Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu Nov 27 18:15:14 2025
| Host              : FSO-A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
LUTAR-1    Warning           LUT drives async reset alert                 7           
TIMING-26  Warning           Missing clock on gigabit transceiver (GT)    5           
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5604)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29173)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5604)
---------------------------
 There are 5604 register/latch pins with no clock driven by root clock pin: mgtrefclk0_x1y1_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29173)
----------------------------------------------------
 There are 29173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.828        0.000                      0                 7320        0.012        0.000                      0                 7256        0.750        0.000                       0                  4031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                                 {0.000 32.000}       64.000          15.625          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   5.828        0.000                      0                 5749        0.012        0.000                      0                 5749        3.500        0.000                       0                  3357  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       16.798        0.000                      0                  992        0.013        0.000                      0                  992       24.468        0.000                       0                   479  
sys_clk_p                                                                                                                                                                                                                                              0.750        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                      62.433        0.000                      0                  310        0.040        0.000                      0                  310       31.725        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.544        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.658        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.933        0.000                      0                  105        0.114        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.548        0.000                      0                  100        0.097        0.000                      0                  100  
**default**                                                                                                                                                                                                                                                                                                        999.477        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                               clk_pl_0                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_0                                                                                   
(none)                                                                                               clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                               clk_pl_0                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[8]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.169ns (5.516%)  route 2.895ns (94.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.859     3.475    <hidden>
    SLICE_X23Y180        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.565 r  <hidden>
                         net (fo=1, routed)           1.036     4.601    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[8]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[8])
                                                     -0.918    10.429    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[15]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.227ns (7.596%)  route 2.761ns (92.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.916     3.533    <hidden>
    SLICE_X24Y180        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.681 r  <hidden>
                         net (fo=1, routed)           0.845     4.526    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[15]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[15])
                                                     -0.971    10.376    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[10]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.178ns (5.942%)  route 2.818ns (94.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.802     3.418    <hidden>
    SLICE_X21Y180        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.517 r  <hidden>
                         net (fo=1, routed)           1.016     4.533    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[10]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[10])
                                                     -0.921    10.426    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[5]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.175ns (5.915%)  route 2.783ns (94.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.860     3.477    <hidden>
    SLICE_X23Y180        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.573 r  <hidden>
                         net (fo=1, routed)           0.923     4.496    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[5])
                                                     -0.937    10.410    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.228ns (7.618%)  route 2.765ns (92.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.815     3.431    <hidden>
    SLICE_X21Y180        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.580 r  <hidden>
                         net (fo=1, routed)           0.950     4.530    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[2])
                                                     -0.894    10.453    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[12]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.178ns (6.137%)  route 2.722ns (93.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.863     3.480    <hidden>
    SLICE_X23Y180        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.579 r  <hidden>
                         net (fo=1, routed)           0.859     4.438    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[12]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[12])
                                                     -0.982    10.365    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[6]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.203ns (6.886%)  route 2.745ns (93.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.811     3.427    <hidden>
    SLICE_X23Y180        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.551 r  <hidden>
                         net (fo=1, routed)           0.934     4.485    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[6])
                                                     -0.922    10.425    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.201ns (6.798%)  route 2.756ns (93.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.899     3.515    <hidden>
    SLICE_X24Y180        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.637 r  <hidden>
                         net (fo=1, routed)           0.857     4.494    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[0])
                                                     -0.902    10.445    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[11]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.175ns (5.905%)  route 2.789ns (94.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.799     3.415    <hidden>
    SLICE_X21Y180        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.511 r  <hidden>
                         net (fo=1, routed)           0.990     4.501    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[11]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[11])
                                                     -0.871    10.476    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[14]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.169ns (5.982%)  route 2.656ns (94.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.319ns = ( 11.319 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.207ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.186ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.374     1.537    <hidden>
    SLICE_X38Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.616 r  <hidden>
                         net (fo=65, routed)          1.790     3.406    <hidden>
    SLICE_X21Y180        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.496 r  <hidden>
                         net (fo=1, routed)           0.866     4.362    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rid[14]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RID[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.189    11.319    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.116    11.435    
                         clock uncertainty           -0.087    11.347    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[14])
                                                     -0.992    10.355    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.061ns (35.201%)  route 0.112ns (64.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.449ns (routing 0.186ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.207ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.449     1.579    <hidden>
    SLICE_X104Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.640 r  <hidden>
                         net (fo=7, routed)           0.112     1.752    <hidden>
    SLICE_X105Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.656     1.819    <hidden>
    SLICE_X105Y84        FDRE                                         r  <hidden>
                         clock pessimism             -0.141     1.678    
    SLICE_X105Y84        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.740    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.184%)  route 0.132ns (68.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.479ns (routing 0.186ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.207ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.479     1.609    <hidden>
    SLICE_X106Y89        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.669 r  <hidden>
                         net (fo=2, routed)           0.132     1.801    <hidden>
    SLICE_X109Y89        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.702     1.865    <hidden>
    SLICE_X109Y89        FDRE                                         r  <hidden>
                         clock pessimism             -0.141     1.724    
    SLICE_X109Y89        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.786    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.785%)  route 0.130ns (69.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.215ns (routing 0.186ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.207ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.215     1.345    <hidden>
    SLICE_X38Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.403 r  <hidden>
                         net (fo=16, routed)          0.130     1.533    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_wdata[4]
    SLICE_X41Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.408     1.571    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X41Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[7][4]/C
                         clock pessimism             -0.115     1.456    
    SLICE_X41Y130        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.518    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.714%)  route 0.133ns (69.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.218ns (routing 0.186ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.207ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.218     1.348    <hidden>
    SLICE_X39Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.407 r  <hidden>
                         net (fo=16, routed)          0.133     1.540    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_wdata[10]
    SLICE_X40Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.413     1.576    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X40Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[3][10]/C
                         clock pessimism             -0.115     1.461    
    SLICE_X40Y132        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.523    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps8_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.096ns (52.071%)  route 0.088ns (47.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.203ns (routing 0.186ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.207ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.203     1.333    design_1_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y157        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.394 r  design_1_i/rst_ps8_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.066     1.460    design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt[0]
    SLICE_X41Y157        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.495 r  design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.022     1.517    design_1_i/rst_ps8_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X41Y157        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.392     1.555    design_1_i/rst_ps8_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y157        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.115     1.440    
    SLICE_X41Y157        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.500    design_1_i/rst_ps8_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.919ns (routing 0.113ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.128ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.919     1.012    <hidden>
    SLICE_X106Y90        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.051 r  <hidden>
                         net (fo=2, routed)           0.033     1.084    <hidden>
    SLICE_X106Y90        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.038     1.154    <hidden>
    SLICE_X106Y90        FDRE                                         r  <hidden>
                         clock pessimism             -0.137     1.018    
    SLICE_X106Y90        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.065    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.084%)  route 0.119ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.449ns (routing 0.186ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.207ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.449     1.579    <hidden>
    SLICE_X104Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.638 r  <hidden>
                         net (fo=8, routed)           0.119     1.757    <hidden>
    SLICE_X105Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.656     1.819    <hidden>
    SLICE_X105Y84        FDRE                                         r  <hidden>
                         clock pessimism             -0.141     1.678    
    SLICE_X105Y84        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.738    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.236%)  route 0.119ns (66.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.227ns (routing 0.186ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.207ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.227     1.357    <hidden>
    SLICE_X41Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.416 r  <hidden>
                         net (fo=16, routed)          0.119     1.535    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_wdata[2]
    SLICE_X43Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.406     1.569    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[6][2]/C
                         clock pessimism             -0.115     1.454    
    SLICE_X43Y128        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.516    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.445ns (routing 0.186ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.207ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.445     1.575    <hidden>
    SLICE_X104Y87        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.634 r  <hidden>
                         net (fo=1, routed)           0.080     1.714    <hidden>
    SLICE_X104Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.666     1.829    <hidden>
    SLICE_X104Y86        FDRE                                         r  <hidden>
                         clock pessimism             -0.195     1.634    
    SLICE_X104Y86        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.694    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.923ns (routing 0.113ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.128ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.923     1.016    <hidden>
    SLICE_X106Y91        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.055 r  <hidden>
                         net (fo=2, routed)           0.035     1.090    <hidden>
    SLICE_X106Y91        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.043     1.159    <hidden>
    SLICE_X106Y91        FDRE                                         r  <hidden>
                         clock pessimism             -0.138     1.022    
    SLICE_X106Y91        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.069    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X9Y34   <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X9Y34   <hidden>
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X107Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X107Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X107Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X107Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X107Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y34   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.355ns (19.418%)  route 1.473ns (80.582%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.830ns (routing 0.001ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.830     6.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.132     6.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.272     6.744    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y105       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     6.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.432     7.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X102Y106       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     7.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.637     7.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                 16.798    

Slack (MET) :             19.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.934ns  (logic 5.322ns (76.757%)  route 1.612ns (23.243%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 51.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.705ns (routing 0.001ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.624    31.761    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y102       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    31.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.050    31.934    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X101Y102       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.705    51.874    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X101Y102       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism              0.000    51.874    
                         clock uncertainty           -0.235    51.639    
    SLICE_X101Y102       FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         51.664    
                         arrival time                         -31.934    
  -------------------------------------------------------------------
                         slack                                 19.730    

Slack (MET) :             19.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.950ns  (logic 5.300ns (76.263%)  route 1.650ns (23.737%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 51.893 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.272    31.409    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y105       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101    31.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.440    31.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X102Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.724    51.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    51.893    
                         clock uncertainty           -0.235    51.658    
    SLICE_X102Y107       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    51.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         51.683    
                         arrival time                         -31.950    
  -------------------------------------------------------------------
                         slack                                 19.733    

Slack (MET) :             19.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.890ns  (logic 5.322ns (77.244%)  route 1.568ns (22.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 51.877 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.708ns (routing 0.001ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.580    31.717    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y100       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    31.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.050    31.890    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X101Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.708    51.877    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X101Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
                         clock pessimism              0.000    51.877    
                         clock uncertainty           -0.235    51.641    
    SLICE_X101Y100       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         51.666    
                         arrival time                         -31.890    
  -------------------------------------------------------------------
                         slack                                 19.776    

Slack (MET) :             19.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.876ns  (logic 5.321ns (77.390%)  route 1.555ns (22.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 51.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.705ns (routing 0.001ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.568    31.705    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y102       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    31.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[8]_i_1/O
                         net (fo=1, routed)           0.049    31.876    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[8]
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.705    51.874    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C
                         clock pessimism              0.000    51.874    
                         clock uncertainty           -0.235    51.639    
    SLICE_X101Y102       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    51.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]
  -------------------------------------------------------------------
                         required time                         51.664    
                         arrival time                         -31.876    
  -------------------------------------------------------------------
                         slack                                 19.788    

Slack (MET) :             19.795ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.871ns  (logic 5.321ns (77.441%)  route 1.550ns (22.559%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 51.877 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.708ns (routing 0.001ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.563    31.700    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y100       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    31.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[16]_i_1/O
                         net (fo=1, routed)           0.049    31.871    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[16]
    SLICE_X101Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.708    51.877    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X101Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
                         clock pessimism              0.000    51.877    
                         clock uncertainty           -0.235    51.641    
    SLICE_X101Y100       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    51.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]
  -------------------------------------------------------------------
                         required time                         51.666    
                         arrival time                         -31.871    
  -------------------------------------------------------------------
                         slack                                 19.795    

Slack (MET) :             19.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.868ns  (logic 5.348ns (77.871%)  route 1.520ns (22.129%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 51.880 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.523    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y100       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    31.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1/O
                         net (fo=1, routed)           0.059    31.868    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[23]
    SLICE_X102Y100       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.711    51.880    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y100       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C
                         clock pessimism              0.000    51.880    
                         clock uncertainty           -0.235    51.644    
    SLICE_X102Y100       FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.025    51.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         51.669    
                         arrival time                         -31.868    
  -------------------------------------------------------------------
                         slack                                 19.801    

Slack (MET) :             19.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.836ns  (logic 5.322ns (77.855%)  route 1.514ns (22.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 51.880 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.510    31.647    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y100       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123    31.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[22]_i_1/O
                         net (fo=1, routed)           0.066    31.836    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[22]
    SLICE_X102Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.711    51.880    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
                         clock pessimism              0.000    51.880    
                         clock uncertainty           -0.235    51.644    
    SLICE_X102Y100       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    51.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         51.669    
                         arrival time                         -31.836    
  -------------------------------------------------------------------
                         slack                                 19.833    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.828ns  (logic 5.322ns (77.944%)  route 1.506ns (22.056%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 51.878 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.709ns (routing 0.001ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.518    31.655    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y101       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    31.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/O
                         net (fo=1, routed)           0.050    31.828    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[0]
    SLICE_X101Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.709    51.878    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X101Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                         clock pessimism              0.000    51.878    
                         clock uncertainty           -0.235    51.642    
    SLICE_X101Y101       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]
  -------------------------------------------------------------------
                         required time                         51.667    
                         arrival time                         -31.828    
  -------------------------------------------------------------------
                         slack                                 19.839    

Slack (MET) :             19.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.818ns  (logic 5.321ns (78.043%)  route 1.497ns (21.957%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 51.880 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.938    31.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X101Y106       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    31.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.487    31.624    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X102Y100       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122    31.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1/O
                         net (fo=1, routed)           0.072    31.818    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[21]
    SLICE_X102Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.711    51.880    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C
                         clock pessimism              0.000    51.880    
                         clock uncertainty           -0.235    51.644    
    SLICE_X102Y100       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    51.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]
  -------------------------------------------------------------------
                         required time                         51.669    
                         arrival time                         -31.818    
  -------------------------------------------------------------------
                         slack                                 19.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.128%)  route 0.076ns (56.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.086ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    4.205ns
  Clock Net Delay (Source):      0.651ns (routing 0.001ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.651     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.076     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X113Y96        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.778     6.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X113Y96        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.205     1.881    
    SLICE_X113Y96        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.113%)  route 0.073ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.086ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    4.205ns
  Clock Net Delay (Source):      0.651ns (routing 0.001ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.651     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.073     1.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X113Y96        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.778     6.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X113Y96        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.205     1.881    
    SLICE_X113Y96        RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.666%)  route 0.069ns (54.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.726ns (routing 0.001ns, distribution 0.725ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.726     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y109       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y109       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.069     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X101Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.834     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -4.209     1.933    
    SLICE_X101Y108       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (47.098%)  route 0.043ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.432     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.043     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[1]
    SLICE_X111Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.494     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.070     1.436    
    SLICE_X111Y94        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.243%)  route 0.083ns (57.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.083ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    4.205ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.652     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.083     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.205     1.878    
    SLICE_X113Y94        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.992%)  route 0.048ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    4.069ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.433     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.494     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.069     1.437    
    SLICE_X112Y103       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.052ns (52.525%)  route 0.047ns (47.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    4.056ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.434     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.026     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[4]
    SLICE_X108Y97        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.021     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X108Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.494     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X108Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -4.056     1.450    
    SLICE_X108Y97        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.579%)  route 0.085ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.001ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.718     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y110       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/Q
                         net (fo=2, routed)           0.085     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[16]
    SLICE_X100Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.834     6.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism             -4.209     1.933    
    SLICE_X100Y108       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.095ns (45.238%)  route 0.115ns (54.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.098ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Net Delay (Source):      0.664ns (routing 0.001ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.001ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X110Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.093     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[2]
    SLICE_X109Y103       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     2.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.022     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.790     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -4.156     1.942    
    SLICE_X109Y103       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.620%)  route 0.065ns (44.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.146ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    4.208ns
  Clock Net Delay (Source):      0.723ns (routing 0.001ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.001ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.723     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.043     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X103Y108       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.022     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.838     6.146    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -4.208     1.938    
    SLICE_X103Y108       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y30   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X113Y94  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       62.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.433ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.426ns (31.142%)  route 0.942ns (68.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 67.508 - 64.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.770ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.700ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.998     3.186    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y271       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.267 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=15, routed)          0.310     3.577    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[1]
    SLICE_X115Y271       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.734 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.240     3.974    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X115Y271       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.043     4.106    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X115Y271       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.205 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.349     4.554    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.777    67.508    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism             -0.330    67.178    
                         clock uncertainty           -0.132    67.046    
    SLICE_X114Y271       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    66.987    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         66.987    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                 62.433    

Slack (MET) :             62.433ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.426ns (31.165%)  route 0.941ns (68.835%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 67.508 - 64.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.770ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.700ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.998     3.186    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y271       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.267 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=15, routed)          0.310     3.577    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[1]
    SLICE_X115Y271       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.734 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.240     3.974    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X115Y271       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.043     4.106    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X115Y271       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.205 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.348     4.553    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.777    67.508    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism             -0.330    67.178    
                         clock uncertainty           -0.132    67.046    
    SLICE_X114Y271       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    66.986    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         66.986    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 62.433    

Slack (MET) :             62.504ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.426ns (34.958%)  route 0.793ns (65.042%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 67.502 - 64.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.770ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.700ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.998     3.186    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y271       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.267 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=15, routed)          0.310     3.577    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[1]
    SLICE_X115Y271       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.734 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.240     3.974    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X115Y271       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.043     4.106    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X115Y271       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.205 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.200     4.405    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0
    SLICE_X115Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.771    67.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism             -0.401    67.100    
                         clock uncertainty           -0.132    66.968    
    SLICE_X115Y271       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    66.908    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         66.908    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 62.504    

Slack (MET) :             62.647ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.326ns (30.771%)  route 0.733ns (69.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 67.512 - 64.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.770ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.700ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.023     3.211    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y271       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.291 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=17, routed)          0.318     3.609    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/Q[2]
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.705 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.195     3.900    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_2
    SLICE_X112Y271       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.050 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.220     4.271    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X113Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.781    67.512    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism             -0.402    67.110    
                         clock uncertainty           -0.132    66.978    
    SLICE_X113Y271       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    66.917    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         66.917    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 62.647    

Slack (MET) :             62.648ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.326ns (30.771%)  route 0.733ns (69.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 67.512 - 64.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.770ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.700ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.023     3.211    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y271       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.291 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=17, routed)          0.318     3.609    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/Q[2]
    SLICE_X112Y271       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.705 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.195     3.900    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_2
    SLICE_X112Y271       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.050 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.220     4.271    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X113Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.781    67.512    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism             -0.402    67.110    
                         clock uncertainty           -0.132    66.978    
    SLICE_X113Y271       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    66.918    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         66.918    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 62.648    

Slack (MET) :             62.678ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.806%)  route 0.777ns (70.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 67.520 - 64.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.770ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.700ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.002     3.190    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y280       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y280       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.222     3.492    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X113Y278       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.644 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.248     3.892    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X113Y278       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.991 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.307     4.297    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.789    67.520    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/C
                         clock pessimism             -0.353    67.167    
                         clock uncertainty           -0.132    67.035    
    SLICE_X112Y277       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    66.975    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         66.975    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 62.678    

Slack (MET) :             62.678ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.806%)  route 0.777ns (70.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 67.520 - 64.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.770ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.700ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.002     3.190    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y280       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y280       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.222     3.492    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X113Y278       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.644 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.248     3.892    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X113Y278       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.991 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.307     4.297    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.789    67.520    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/C
                         clock pessimism             -0.353    67.167    
                         clock uncertainty           -0.132    67.035    
    SLICE_X112Y277       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    66.975    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         66.975    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 62.678    

Slack (MET) :             62.678ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.806%)  route 0.777ns (70.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 67.520 - 64.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.770ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.700ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.002     3.190    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y280       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y280       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.222     3.492    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X113Y278       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.644 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.248     3.892    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X113Y278       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.991 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.307     4.297    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.789    67.520    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
                         clock pessimism             -0.353    67.167    
                         clock uncertainty           -0.132    67.035    
    SLICE_X112Y277       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    66.975    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         66.975    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 62.678    

Slack (MET) :             62.678ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.806%)  route 0.777ns (70.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 67.520 - 64.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.770ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.700ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.002     3.190    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y280       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y280       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.222     3.492    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X113Y278       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.644 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.248     3.892    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X113Y278       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.991 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.307     4.297    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.789    67.520    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                         clock pessimism             -0.353    67.167    
                         clock uncertainty           -0.132    67.035    
    SLICE_X112Y277       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    66.975    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         66.975    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 62.678    

Slack (MET) :             62.723ns  (required time - arrival time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.330ns (31.124%)  route 0.730ns (68.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 67.518 - 64.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.770ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.700ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.002     3.190    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y280       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y280       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.269 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.222     3.492    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X113Y278       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.644 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.248     3.892    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X113Y278       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.991 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.260     4.250    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.787    67.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y277       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/C
                         clock pessimism             -0.353    67.165    
                         clock uncertainty           -0.132    67.033    
    SLICE_X112Y277       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    66.973    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         66.973    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 62.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.649%)  route 0.034ns (36.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.116ns (routing 0.424ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.475ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.116     2.085    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y265       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.124 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.028     2.151    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X112Y265       LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     2.171 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     2.177    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.262     1.884    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.207     2.091    
    SLICE_X112Y265       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.138    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.916%)  route 0.035ns (37.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.116ns (routing 0.424ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.475ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.116     2.085    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y265       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.124 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]/Q
                         net (fo=6, routed)           0.029     2.152    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]
    SLICE_X112Y265       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.172 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.006     2.178    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[7]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.262     1.884    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism              0.207     2.091    
    SLICE_X112Y265       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.138    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.475ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=10, routed)          0.032     2.146    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X114Y266       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     2.166 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.006     2.172    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[0]
    SLICE_X114Y266       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.251     1.873    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism              0.207     2.081    
    SLICE_X114Y266       FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.128    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.475ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=10, routed)          0.032     2.146    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X114Y266       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.166 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2/O
                         net (fo=1, routed)           0.006     2.172    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[2]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.251     1.873    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism              0.207     2.081    
    SLICE_X114Y266       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.128    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.109ns (routing 0.424ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.109     2.078    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y271       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y271       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.117 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/Q
                         net (fo=13, routed)          0.029     2.145    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0
    SLICE_X112Y271       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.159 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1/O
                         net (fo=1, routed)           0.016     2.175    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1_n_0
    SLICE_X112Y271       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y271       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg/C
                         clock pessimism              0.208     2.084    
    SLICE_X112Y271       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.130    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.574%)  route 0.041ns (40.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.099ns (routing 0.424ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.475ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.099     2.068    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X116Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y272       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.106 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/Q
                         net (fo=6, routed)           0.033     2.138    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]
    SLICE_X116Y272       LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     2.160 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1/O
                         net (fo=1, routed)           0.008     2.168    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[4]
    SLICE_X116Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.243     1.865    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X116Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.208     2.074    
    SLICE_X116Y272       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.121    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.475ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y273       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y273       FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.029     2.142    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X112Y273       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.157 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.017     2.174    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_3
    SLICE_X112Y273       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.251     1.873    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y273       FDSE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism              0.207     2.081    
    SLICE_X112Y273       FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.127    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.549%)  route 0.166ns (73.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Net Delay (Source):      1.771ns (routing 0.700ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.771     3.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y275       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y275       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.562 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.166     3.728    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                         clock pessimism              0.402     3.618    
    SLICE_X114Y273       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.680    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.264%)  route 0.044ns (41.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.116ns (routing 0.424ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.475ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.116     2.085    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y265       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.124 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.028     2.151    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X112Y265       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     2.173 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1/O
                         net (fo=1, routed)           0.016     2.189    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[8]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.262     1.884    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism              0.207     2.091    
    SLICE_X112Y265       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.137    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.617%)  route 0.053ns (49.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.110ns (routing 0.424ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.475ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.110     2.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y273       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.118 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=2, routed)           0.032     2.149    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gen_gtwizard_gthe4.rxuserrdy_int
    SLICE_X113Y273       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     2.164 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.021     2.185    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X113Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.257     1.879    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism              0.206     2.085    
    SLICE_X113Y273       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.131    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         64.000      62.710     BUFGCE_X0Y23    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         64.000      62.929     MMCM_X0Y0       design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X115Y276  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X116Y271  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X116Y271  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X116Y271  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y276  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y276  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y276  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y276  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X115Y278  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.544ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.424%)  route 0.402ns (83.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X107Y97        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.402     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y97        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 49.544    

Slack (MET) :             49.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.457ns  (logic 0.078ns (17.068%)  route 0.379ns (82.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X107Y97        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.379     0.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X107Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y99        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                 49.568    

Slack (MET) :             49.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.355ns  (logic 0.076ns (21.408%)  route 0.279ns (78.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X107Y97        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y97        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                 49.670    

Slack (MET) :             49.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X112Y97        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.269     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X113Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X113Y97        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 49.675    

Slack (MET) :             49.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.349ns  (logic 0.076ns (21.777%)  route 0.273ns (78.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X107Y97        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.273     0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X107Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y99        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 49.676    

Slack (MET) :             49.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X112Y95        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.265     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X112Y95        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 49.681    

Slack (MET) :             49.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.312ns  (logic 0.079ns (25.321%)  route 0.233ns (74.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X112Y97        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.233     0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X113Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X113Y97        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                 49.713    

Slack (MET) :             49.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X112Y95        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X112Y95        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 49.743    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X106Y98        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.288     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X106Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y99        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.658    

Slack (MET) :             9.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X106Y98        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y98        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  9.677    

Slack (MET) :             9.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y96                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X114Y96        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y94        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  9.687    

Slack (MET) :             9.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.303ns  (logic 0.079ns (26.073%)  route 0.224ns (73.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X112Y95        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.224     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y95        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  9.722    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.297ns  (logic 0.081ns (27.273%)  route 0.216ns (72.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y96                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X114Y96        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.216     0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y94        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.239ns  (logic 0.080ns (33.473%)  route 0.159ns (66.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X112Y95        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.159     0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y94        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.234ns  (logic 0.081ns (34.615%)  route 0.153ns (65.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X106Y98        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.153     0.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X106Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y99        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.233ns  (logic 0.079ns (33.906%)  route 0.154ns (66.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X106Y98        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.154     0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y98        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  9.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.228ns (28.144%)  route 0.582ns (71.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.207ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.186ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.690     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y101       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.308     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X107Y101       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.274     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X106Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.479    11.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.141    11.750    
                         clock uncertainty           -0.087    11.662    
    SLICE_X106Y97        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    11.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.228ns (28.144%)  route 0.582ns (71.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.207ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.186ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.690     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y101       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.308     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X107Y101       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.274     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X106Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.479    11.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.141    11.750    
                         clock uncertainty           -0.087    11.662    
    SLICE_X106Y97        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    11.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.228ns (28.144%)  route 0.582ns (71.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.207ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.186ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.690     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y101       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.308     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X107Y101       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.274     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X106Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.479    11.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.141    11.750    
                         clock uncertainty           -0.087    11.662    
    SLICE_X106Y97        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    11.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.076ns (11.803%)  route 0.568ns (88.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.568     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499    11.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.141    11.769    
                         clock uncertainty           -0.087    11.682    
    SLICE_X110Y99        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.076ns (11.803%)  route 0.568ns (88.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.568     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499    11.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.141    11.769    
                         clock uncertainty           -0.087    11.682    
    SLICE_X110Y99        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.076ns (11.803%)  route 0.568ns (88.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.568     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499    11.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.141    11.769    
                         clock uncertainty           -0.087    11.682    
    SLICE_X110Y99        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.076ns (11.803%)  route 0.568ns (88.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.568     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499    11.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.141    11.769    
                         clock uncertainty           -0.087    11.682    
    SLICE_X110Y99        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  9.115    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.076ns (12.331%)  route 0.540ns (87.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.186ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.540     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y98        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.493    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y98        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.196    11.819    
                         clock uncertainty           -0.087    11.731    
    SLICE_X109Y98        FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066    11.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.076ns (13.579%)  route 0.484ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.186ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.484     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.496    11.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.141    11.767    
                         clock uncertainty           -0.087    11.679    
    SLICE_X111Y99        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.076ns (13.579%)  route 0.484ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.186ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.484     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.496    11.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.141    11.767    
                         clock uncertainty           -0.087    11.679    
    SLICE_X111Y99        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  9.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.923ns (routing 0.113ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.128ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.923     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.108     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.047     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.094     1.069    
    SLICE_X107Y97        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.923ns (routing 0.113ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.128ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.923     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.108     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.047     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.094     1.069    
    SLICE_X107Y97        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.923ns (routing 0.113ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.128ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.923     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.108     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.047     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.094     1.069    
    SLICE_X107Y97        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.465%)  route 0.108ns (73.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.923ns (routing 0.113ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.128ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.923     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.108     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.047     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.094     1.069    
    SLICE_X107Y97        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.449%)  route 0.117ns (75.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.128ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.117     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.058     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.094     1.081    
    SLICE_X110Y102       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.449%)  route 0.117ns (75.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.128ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.117     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.058     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.094     1.081    
    SLICE_X110Y102       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.449%)  route 0.117ns (75.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.128ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.117     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.058     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.094     1.081    
    SLICE_X110Y102       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.820%)  route 0.076ns (66.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.934ns (routing 0.113ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.128ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.934     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.076     1.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X110Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.053     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X110Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.131     1.038    
    SLICE_X110Y98        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.473%)  route 0.083ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.128ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.083     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y101       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.054     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.132     1.038    
    SLICE_X109Y101       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.473%)  route 0.083ns (68.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.128ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.083     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y101       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.054     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.132     1.038    
    SLICE_X109Y101       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.396ns (32.035%)  route 0.840ns (67.965%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 51.851 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.001ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.525     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.682    51.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.156    56.007    
                         clock uncertainty           -0.035    55.971    
    SLICE_X106Y105       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    55.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         55.905    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                 48.548    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.396ns (43.700%)  route 0.510ns (56.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 51.877 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.001ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.195     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X104Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.708    51.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.208    56.084    
                         clock uncertainty           -0.035    56.049    
    SLICE_X104Y105       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    55.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         55.983    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 48.956    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.396ns (43.700%)  route 0.510ns (56.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 51.877 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.001ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.195     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X104Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.708    51.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.208    56.084    
                         clock uncertainty           -0.035    56.049    
    SLICE_X104Y105       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    55.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         55.983    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 48.956    

Slack (MET) :             48.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.396ns (43.700%)  route 0.510ns (56.300%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 51.877 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    4.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.001ns, distribution 0.812ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.001ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     6.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.198     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X104Y106       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.550 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.117     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X104Y105       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     6.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.195     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X104Y105       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.708    51.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.208    56.084    
                         clock uncertainty           -0.035    56.049    
    SLICE_X104Y105       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    55.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         55.983    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 48.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.514ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.434     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X106Y100       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.502     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.026     1.488    
    SLICE_X106Y100       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.733%)  route 0.113ns (74.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.497     5.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -4.026     1.483    
    SLICE_X107Y96        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.733%)  route 0.113ns (74.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.497     5.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -4.026     1.483    
    SLICE_X107Y96        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.733%)  route 0.113ns (74.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.497     5.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -4.026     1.483    
    SLICE_X107Y96        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.733%)  route 0.113ns (74.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.497     5.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -4.026     1.483    
    SLICE_X107Y96        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.904%)  route 0.112ns (74.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -4.026     1.481    
    SLICE_X107Y96        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.904%)  route 0.112ns (74.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.026     1.481    
    SLICE_X107Y96        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.904%)  route 0.112ns (74.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.026     1.481    
    SLICE_X107Y96        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.904%)  route 0.112ns (74.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X107Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X107Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -4.026     1.481    
    SLICE_X107Y96        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.402%)  route 0.074ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.063ns
  Clock Net Delay (Source):      0.438ns (routing 0.000ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.438     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.074     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y96        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X106Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.063     1.444    
    SLICE_X106Y96        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      999.477ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.477ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.548ns  (logic 0.079ns (14.416%)  route 0.469ns (85.584%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y154        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X42Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.469     0.548    <hidden>
    SLICE_X42Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X42Y154        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                999.477    

Slack (MET) :             999.497ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.528ns  (logic 0.079ns (14.962%)  route 0.449ns (85.038%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.449     0.528    <hidden>
    SLICE_X60Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                999.497    

Slack (MET) :             999.515ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.510ns  (logic 0.079ns (15.490%)  route 0.431ns (84.510%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.431     0.510    <hidden>
    SLICE_X56Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y160        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                999.515    

Slack (MET) :             999.515ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.510ns  (logic 0.081ns (15.882%)  route 0.429ns (84.118%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y157        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  <hidden>
                         net (fo=1, routed)           0.429     0.510    <hidden>
    SLICE_X60Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                999.515    

Slack (MET) :             999.546ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y158        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.400     0.479    <hidden>
    SLICE_X55Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y158        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                999.546    

Slack (MET) :             999.550ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.475ns  (logic 0.080ns (16.842%)  route 0.395ns (83.158%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y158        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.395     0.475    <hidden>
    SLICE_X55Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y158        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                999.550    

Slack (MET) :             999.577ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y158        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.369     0.448    <hidden>
    SLICE_X55Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y158        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                999.577    

Slack (MET) :             999.582ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X42Y153        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=1, routed)           0.364     0.443    <hidden>
    SLICE_X42Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X42Y153        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                999.582    

Slack (MET) :             999.590ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.435ns  (logic 0.078ns (17.931%)  route 0.357ns (82.069%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X42Y153        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  <hidden>
                         net (fo=1, routed)           0.357     0.435    <hidden>
    SLICE_X42Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X42Y153        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                999.590    

Slack (MET) :             999.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.427ns  (logic 0.080ns (18.735%)  route 0.347ns (81.265%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y159        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y159        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  <hidden>
                         net (fo=1, routed)           0.347     0.427    <hidden>
    SLICE_X58Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X58Y159        FDRE (Setup_fdre_C_D)        0.025  1000.025    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                999.598    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.879ns  (logic 0.198ns (4.058%)  route 4.681ns (95.942%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.614     4.879    <hidden>
    SLICE_X44Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.832ns  (logic 0.198ns (4.098%)  route 4.634ns (95.902%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.567     4.832    <hidden>
    SLICE_X53Y157        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 0.198ns (4.124%)  route 4.603ns (95.876%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.536     4.801    <hidden>
    SLICE_X46Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 0.198ns (4.158%)  route 4.564ns (95.842%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.497     4.762    <hidden>
    SLICE_X60Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.650ns  (logic 0.198ns (4.258%)  route 4.452ns (95.742%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.384     4.650    <hidden>
    SLICE_X57Y156        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 0.198ns (4.428%)  route 4.273ns (95.572%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.067     4.143    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_done_out[0]
    SLICE_X57Y170        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.265 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_2/O
                         net (fo=6, routed)           0.206     4.471    <hidden>
    SLICE_X56Y170        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.769ns  (logic 0.078ns (10.143%)  route 0.691ns (89.857%))
  Logic Levels:           1  (FDSE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170        FDSE                         0.000     0.000 r  <hidden>
    SLICE_X57Y170        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  <hidden>
                         net (fo=35, routed)          0.691     0.769    <hidden>
    SLICE_X59Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.756ns  (logic 0.077ns (10.179%)  route 0.679ns (89.821%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y160        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X57Y160        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  <hidden>
                         net (fo=48, routed)          0.679     0.756    <hidden>
    SLICE_X54Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.497ns  (logic 0.078ns (15.686%)  route 0.419ns (84.314%))
  Logic Levels:           1  (FDSE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y153        FDSE                         0.000     0.000 r  <hidden>
    SLICE_X45Y153        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  <hidden>
                         net (fo=23, routed)          0.419     0.497    <hidden>
    SLICE_X40Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.420ns  (logic 0.079ns (18.819%)  route 0.341ns (81.181%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y153        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  <hidden>
                         net (fo=34, routed)          0.341     0.420    <hidden>
    SLICE_X44Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.033     0.072    <hidden>
    SLICE_X56Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y154        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.033     0.072    <hidden>
    SLICE_X44Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X58Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=1, routed)           0.041     0.079    <hidden>
    SLICE_X58Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X41Y155        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.054     0.093    <hidden>
    SLICE_X41Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y158        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.056     0.095    <hidden>
    SLICE_X55Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X56Y164        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.057     0.096    <hidden>
    SLICE_X56Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y158        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X55Y158        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  <hidden>
                         net (fo=1, routed)           0.057     0.097    <hidden>
    SLICE_X55Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X58Y163        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  <hidden>
                         net (fo=1, routed)           0.060     0.098    <hidden>
    SLICE_X58Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X44Y154        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.041 r  <hidden>
                         net (fo=1, routed)           0.057     0.098    <hidden>
    SLICE_X44Y155        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y163        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X58Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.060     0.099    <hidden>
    SLICE_X58Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.495ns  (logic 0.079ns (15.961%)  route 0.416ns (84.039%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.013ns (routing 0.770ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.013     3.201    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.280 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.416     3.696    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.394ns  (logic 0.079ns (20.049%)  route 0.315ns (79.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.013ns (routing 0.770ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.013     3.201    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.280 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.315     3.595    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.394ns  (logic 0.079ns (20.049%)  route 0.315ns (79.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.013ns (routing 0.770ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.013     3.201    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.280 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.315     3.595    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.394ns  (logic 0.079ns (20.049%)  route 0.315ns (79.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.013ns (routing 0.770ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.013     3.201    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.280 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.315     3.595    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.394ns  (logic 0.079ns (20.049%)  route 0.315ns (79.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.013ns (routing 0.770ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.013     3.201    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.280 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.315     3.595    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.039ns (21.926%)  route 0.139ns (78.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.139     2.253    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.039ns (21.926%)  route 0.139ns (78.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.139     2.253    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.039ns (21.926%)  route 0.139ns (78.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.139     2.253    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.039ns (21.926%)  route 0.139ns (78.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.139     2.253    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X112Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.039ns (16.693%)  route 0.195ns (83.307%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.106ns (routing 0.424ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.106     2.075    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y272       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y272       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.195     2.309    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y272       FDCE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.601ns  (logic 0.081ns (13.477%)  route 0.520ns (86.523%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.207ns, distribution 1.187ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.394     1.557    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X41Y141        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.638 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/Q
                         net (fo=2, routed)           0.520     2.158    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/src_in
    SLICE_X46Y143        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.041ns (15.911%)  route 0.217ns (84.089%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.113ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.761     0.854    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X41Y141        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y141        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.895 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]/Q
                         net (fo=2, routed)           0.217     1.111    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/src_in
    SLICE_X46Y143        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_ctrl_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.361ns (49.746%)  route 1.374ns (50.254%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.775ns (routing 0.700ns, distribution 1.075ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.130     2.390    design_1_i/fso_rx_top_0/inst/u_gth_phy/sys_rst_n
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.491 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.244     2.735    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.775     3.506    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.361ns (49.746%)  route 1.374ns (50.254%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.775ns (routing 0.700ns, distribution 1.075ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.130     2.390    design_1_i/fso_rx_top_0/inst/u_gth_phy/sys_rst_n
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.491 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.244     2.735    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.775     3.506    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.361ns (49.746%)  route 1.374ns (50.254%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.775ns (routing 0.700ns, distribution 1.075ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.130     2.390    design_1_i/fso_rx_top_0/inst/u_gth_phy/sys_rst_n
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.491 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.244     2.735    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.775     3.506    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.361ns (49.746%)  route 1.374ns (50.254%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.775ns (routing 0.700ns, distribution 1.075ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.130     2.390    design_1_i/fso_rx_top_0/inst/u_gth_phy/sys_rst_n
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.491 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.244     2.735    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.775     3.506    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.604ns  (logic 0.000ns (0.000%)  route 0.604ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.770ns (routing 0.700ns, distribution 1.070ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.604     0.604    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll1lock_out[0]
    SLICE_X115Y270       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.770     3.501    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y270       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.579     0.579    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.579     0.579    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.579     0.579    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.579     0.579    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.579     0.579    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.000ns (0.000%)  route 0.136ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.240ns (routing 0.475ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.136     0.136    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X116Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.240     1.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X116Y271       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.000ns (0.000%)  route 0.159ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.242ns (routing 0.475ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.159     0.159    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X115Y278       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.242     1.864    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.000ns (0.000%)  route 0.172ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.240ns (routing 0.475ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                         net (fo=1, routed)           0.172     0.172    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxcdrlock_out[0]
    SLICE_X115Y275       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.240     1.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y275       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.000ns (0.000%)  route 0.238ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.238     0.238    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll1lock_out[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.092     0.092    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz_n_1
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     0.153 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.103     0.256    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.092     0.092    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz_n_1
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     0.153 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.103     0.256    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.092     0.092    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz_n_1
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     0.153 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.103     0.256    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.254ns (routing 0.475ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.092     0.092    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz_n_1
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     0.153 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main_i_1/O
                         net (fo=4, routed)           0.103     0.256    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/src_arst
    SLICE_X116Y54        FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.254     1.876    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.000ns (0.000%)  route 0.282ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.246ns (routing 0.475ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.282     0.282    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.246     1.868    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.000ns (0.000%)  route 0.282ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Destination): 1.246ns (routing 0.475ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.282     0.282    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y278       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.246     1.868    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.077ns (3.962%)  route 1.866ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.770ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.700ns, distribution 1.096ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.995     3.183    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y54        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.260 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/Q
                         net (fo=5, routed)           1.866     5.126    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X114Y255       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.796     3.527    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y255       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.077ns (3.962%)  route 1.866ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.770ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.700ns, distribution 1.096ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.995     3.183    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y54        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.260 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/Q
                         net (fo=5, routed)           1.866     5.126    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X114Y255       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.796     3.527    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y255       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.077ns (3.962%)  route 1.866ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.770ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.700ns, distribution 1.096ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.995     3.183    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y54        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.260 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/Q
                         net (fo=5, routed)           1.866     5.126    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X114Y255       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.796     3.527    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y255       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.077ns (3.962%)  route 1.866ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.770ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.700ns, distribution 1.096ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.995     3.183    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y54        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.260 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/Q
                         net (fo=5, routed)           1.866     5.126    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X114Y255       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.796     3.527    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y255       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.942ns  (logic 0.077ns (3.964%)  route 1.865ns (96.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.995ns (routing 0.770ns, distribution 1.225ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.700ns, distribution 1.098ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.995     3.183    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/dest_clk
    SLICE_X116Y54        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y54        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.260 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff_reg[3]/Q
                         net (fo=5, routed)           1.865     5.125    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X114Y255       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.798     3.529    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y255       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.639%)  route 0.548ns (70.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.770ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.005     3.193    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.272 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.185     3.458    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X113Y266       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.610 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.363     3.973    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y270       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y270       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.639%)  route 0.548ns (70.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.770ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.005     3.193    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.272 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.185     3.458    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X113Y266       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.610 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.363     3.973    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y270       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y270       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.639%)  route 0.548ns (70.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.770ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.005     3.193    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.272 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.185     3.458    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X113Y266       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.610 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.363     3.973    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y270       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y270       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.639%)  route 0.548ns (70.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.770ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.005     3.193    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.272 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.185     3.458    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X113Y266       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.610 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.363     3.973    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y270       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.780     3.511    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y270       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.753%)  route 0.545ns (70.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.770ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.700ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.005     3.193    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.272 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.185     3.458    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X113Y266       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.610 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.360     3.970    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y270       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.779     3.510    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y270       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.116ns (routing 0.424ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.475ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.116     2.085    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y265       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.123 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.085     2.208    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/in0
    SLICE_X112Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.245     1.867    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.424ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.475ns, distribution 0.764ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.102     2.071    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y266       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y266       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.110 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.102     2.212    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/in0
    SLICE_X115Y268       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.239     1.861    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y268       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.041ns (28.168%)  route 0.105ns (71.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.475ns, distribution 0.788ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.113 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=7, routed)           0.105     2.217    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X113Y265       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.263     1.885    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.041ns (27.976%)  route 0.106ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.475ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.113 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=7, routed)           0.106     2.218    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X113Y265       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.264     1.886    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.041ns (27.976%)  route 0.106ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.475ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.113 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=7, routed)           0.106     2.218    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X113Y265       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.264     1.886    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.041ns (27.976%)  route 0.106ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.475ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.113 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=7, routed)           0.106     2.218    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X113Y265       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.264     1.886    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.041ns (27.976%)  route 0.106ns (72.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.475ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.113 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/Q
                         net (fo=7, routed)           0.106     2.218    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0
    SLICE_X113Y265       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.264     1.886    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.424ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.475ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.107     2.076    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y278       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y278       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.114 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.126     2.240    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/in0
    SLICE_X113Y274       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.250     1.872    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y274       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.837%)  route 0.115ns (75.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.424ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.475ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.118     2.087    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X111Y265       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.125 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.115     2.240    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/in0
    SLICE_X114Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.256     1.878    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y265       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.655%)  route 0.137ns (77.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.424ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.475ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.103     2.072    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y266       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y266       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.112 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.137     2.248    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X115Y266       FDPE                                         f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.241     1.863    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y266       FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.154ns  (logic 0.150ns (12.998%)  route 1.004ns (87.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.213ns (routing 0.186ns, distribution 1.027ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.695     0.695    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     0.845 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.309     1.154    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y159        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.213     1.343    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y159        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[211]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][211]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.076ns (13.547%)  route 0.485ns (86.453%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.186ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[211]/C
    SLICE_X48Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[211]/Q
                         net (fo=1, routed)           0.485     0.561    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[211]
    SLICE_X43Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.225     1.355    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X43Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][211]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[215]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][215]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.079ns (16.024%)  route 0.414ns (83.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.186ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[215]/C
    SLICE_X48Y136        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[215]/Q
                         net (fo=1, routed)           0.414     0.493    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[215]
    SLICE_X43Y136        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.224     1.354    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X43Y136        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][215]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[97]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][97]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.481ns  (logic 0.079ns (16.424%)  route 0.402ns (83.576%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.237ns (routing 0.186ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[97]/C
    SLICE_X48Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[97]/Q
                         net (fo=1, routed)           0.402     0.481    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[97]
    SLICE_X48Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.237     1.367    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X48Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][97]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[181]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][181]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.478ns  (logic 0.076ns (15.900%)  route 0.402ns (84.100%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.236ns (routing 0.186ns, distribution 1.050ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[181]/C
    SLICE_X48Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[181]/Q
                         net (fo=1, routed)           0.402     0.478    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[181]
    SLICE_X45Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.236     1.366    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X45Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][181]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[115]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][115]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.230ns (routing 0.186ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[115]/C
    SLICE_X46Y133        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[115]/Q
                         net (fo=1, routed)           0.398     0.477    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[115]
    SLICE_X40Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.230     1.360    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X40Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][115]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[77]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.081ns (17.382%)  route 0.385ns (82.618%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.254ns (routing 0.186ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[77]/C
    SLICE_X56Y130        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[77]/Q
                         net (fo=1, routed)           0.385     0.466    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[77]
    SLICE_X52Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.254     1.384    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X52Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][77]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[106]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][106]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.462ns  (logic 0.076ns (16.450%)  route 0.386ns (83.550%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.253ns (routing 0.186ns, distribution 1.067ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[106]/C
    SLICE_X48Y133        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[106]/Q
                         net (fo=1, routed)           0.386     0.462    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[106]
    SLICE_X52Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.253     1.383    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X52Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][106]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[156]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][156]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.457ns  (logic 0.079ns (17.287%)  route 0.378ns (82.713%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.186ns, distribution 1.052ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[156]/C
    SLICE_X49Y139        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[156]/Q
                         net (fo=1, routed)           0.378     0.457    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[156]
    SLICE_X50Y141        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.238     1.368    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X50Y141        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][156]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[146]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][146]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.447ns  (logic 0.079ns (17.673%)  route 0.368ns (82.327%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.223ns (routing 0.186ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[146]/C
    SLICE_X46Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[146]/Q
                         net (fo=1, routed)           0.368     0.447    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[146]
    SLICE_X44Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.223     1.353    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X44Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][146]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.877ns (routing 0.128ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[12]/C
    SLICE_X53Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[12]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[12]
    SLICE_X53Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.877     0.993    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X53Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][12]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.877ns (routing 0.128ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[14]/C
    SLICE_X53Y130        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[14]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[14]
    SLICE_X53Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.877     0.993    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X53Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][14]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.873ns (routing 0.128ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[42]/C
    SLICE_X55Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[42]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[42]
    SLICE_X55Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.873     0.989    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X55Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][42]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.872ns (routing 0.128ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[44]/C
    SLICE_X55Y137        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[44]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[44]
    SLICE_X55Y137        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.872     0.988    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X55Y137        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][44]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.871ns (routing 0.128ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[46]/C
    SLICE_X56Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[46]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[46]
    SLICE_X56Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.871     0.987    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X56Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][46]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.871ns (routing 0.128ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[47]/C
    SLICE_X56Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[47]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[47]
    SLICE_X56Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.871     0.987    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X56Y135        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][47]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[74]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][74]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.872ns (routing 0.128ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[74]/C
    SLICE_X56Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[74]/Q
                         net (fo=1, routed)           0.050     0.089    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[74]
    SLICE_X56Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.872     0.988    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X56Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][74]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[145]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.865ns (routing 0.128ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[145]/C
    SLICE_X47Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[145]/Q
                         net (fo=1, routed)           0.055     0.094    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[145]
    SLICE_X47Y138        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.865     0.981    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X47Y138        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][145]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.881ns (routing 0.128ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[2]/C
    SLICE_X51Y128        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     0.097    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[2]
    SLICE_X50Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.881     0.997    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X50Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[159]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][159]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.865ns (routing 0.128ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[159]/C
    SLICE_X44Y139        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[159]/Q
                         net (fo=1, routed)           0.060     0.099    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/async_path_bit[159]
    SLICE_X44Y138        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.865     0.981    design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/dest_clk
    SLICE_X44Y138        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/u_data_sync/syncstages_ff_reg[0][159]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.644ns  (logic 0.555ns (33.759%)  route 1.089ns (66.241%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.207ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.718     1.881    <hidden>
    SLICE_X107Y88        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.273 r  <hidden>
                         net (fo=1, routed)           0.595     2.868    <hidden>
    SLICE_X105Y88        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     3.031 r  <hidden>
                         net (fo=1, routed)           0.494     3.525    <hidden>
    SLICE_X107Y87        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X107Y87        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.511ns (31.898%)  route 1.091ns (68.102%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.207ns, distribution 1.510ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.186ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.717     1.880    <hidden>
    SLICE_X107Y89        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.267 r  <hidden>
                         net (fo=1, routed)           0.565     2.832    <hidden>
    SLICE_X105Y89        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     2.956 r  <hidden>
                         net (fo=1, routed)           0.526     3.482    <hidden>
    SLICE_X107Y89        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.486     1.616    <hidden>
    SLICE_X107Y89        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.707ns (49.063%)  route 0.734ns (50.937%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.207ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.186ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.688     1.851    <hidden>
    SLICE_X105Y84        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.243 r  <hidden>
                         net (fo=1, routed)           0.435     2.678    <hidden>
    SLICE_X102Y84        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.834 r  <hidden>
                         net (fo=1, routed)           0.026     2.860    <hidden>
    SLICE_X102Y85        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.920 r  <hidden>
                         net (fo=1, routed)           0.224     3.144    <hidden>
    SLICE_X103Y82        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.243 r  <hidden>
                         net (fo=1, routed)           0.049     3.292    <hidden>
    SLICE_X103Y82        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.445     1.575    <hidden>
    SLICE_X103Y82        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.560ns (41.026%)  route 0.805ns (58.974%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.207ns, distribution 1.540ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.186ns, distribution 1.258ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.747     1.910    <hidden>
    SLICE_X108Y87        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.304 r  <hidden>
                         net (fo=1, routed)           0.284     2.588    <hidden>
    SLICE_X108Y88        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     2.754 r  <hidden>
                         net (fo=1, routed)           0.521     3.275    <hidden>
    SLICE_X104Y88        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.444     1.574    <hidden>
    SLICE_X104Y88        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.674ns (53.407%)  route 0.588ns (46.593%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.186ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    <hidden>
    SLICE_X105Y79        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.249 r  <hidden>
                         net (fo=1, routed)           0.329     2.578    <hidden>
    SLICE_X102Y79        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.734 r  <hidden>
                         net (fo=1, routed)           0.026     2.760    <hidden>
    SLICE_X102Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.820 r  <hidden>
                         net (fo=1, routed)           0.218     3.038    <hidden>
    SLICE_X103Y82        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.104 r  <hidden>
                         net (fo=1, routed)           0.015     3.119    <hidden>
    SLICE_X103Y82        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.445     1.575    <hidden>
    SLICE_X103Y82        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.560ns (45.234%)  route 0.678ns (54.766%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.207ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.186ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.703     1.866    <hidden>
    SLICE_X107Y91        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.260 r  <hidden>
                         net (fo=1, routed)           0.320     2.580    <hidden>
    SLICE_X107Y90        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     2.746 r  <hidden>
                         net (fo=1, routed)           0.358     3.104    <hidden>
    SLICE_X107Y89        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.486     1.616    <hidden>
    SLICE_X107Y89        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.560ns (48.738%)  route 0.589ns (51.262%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.207ns, distribution 1.513ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.720     1.883    <hidden>
    SLICE_X107Y87        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.277 r  <hidden>
                         net (fo=1, routed)           0.272     2.549    <hidden>
    SLICE_X107Y86        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     2.715 r  <hidden>
                         net (fo=1, routed)           0.317     3.032    <hidden>
    SLICE_X107Y87        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X107Y87        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.630ns (55.901%)  route 0.497ns (44.099%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.207ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.186ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.691     1.854    <hidden>
    SLICE_X105Y82        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.241 r  <hidden>
                         net (fo=1, routed)           0.268     2.509    <hidden>
    SLICE_X105Y80        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.626 r  <hidden>
                         net (fo=1, routed)           0.026     2.652    <hidden>
    SLICE_X105Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.712 r  <hidden>
                         net (fo=1, routed)           0.185     2.897    <hidden>
    SLICE_X105Y82        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     2.963 r  <hidden>
                         net (fo=1, routed)           0.018     2.981    <hidden>
    SLICE_X105Y82        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.463     1.593    <hidden>
    SLICE_X105Y82        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 0.484ns (45.560%)  route 0.578ns (54.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.685ns (routing 0.207ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.186ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.685     1.848    <hidden>
    SLICE_X102Y81        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.242 r  <hidden>
                         net (fo=1, routed)           0.155     2.397    <hidden>
    SLICE_X102Y82        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     2.487 r  <hidden>
                         net (fo=3, routed)           0.423     2.910    <hidden>
    SLICE_X105Y82        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.463     1.593    <hidden>
    SLICE_X105Y82        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.460ns (44.503%)  route 0.574ns (55.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.207ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.186ns, distribution 1.261ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.684     1.847    <hidden>
    SLICE_X102Y82        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.239 r  <hidden>
                         net (fo=1, routed)           0.225     2.464    <hidden>
    SLICE_X102Y82        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     2.532 r  <hidden>
                         net (fo=10, routed)          0.349     2.880    <hidden>
    SLICE_X103Y85        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.447     1.577    <hidden>
    SLICE_X103Y85        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.394%)  route 0.103ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.128ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.103     0.990    <hidden>
    SLICE_X38Y170        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.850     0.966    <hidden>
    SLICE_X38Y170        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.394%)  route 0.103ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.128ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.103     0.990    <hidden>
    SLICE_X38Y170        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.850     0.966    <hidden>
    SLICE_X38Y170        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.394%)  route 0.103ns (72.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.128ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.103     0.990    <hidden>
    SLICE_X38Y170        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.850     0.966    <hidden>
    SLICE_X38Y170        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.551%)  route 0.120ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.128ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     1.007    <hidden>
    SLICE_X39Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.854     0.970    <hidden>
    SLICE_X39Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.551%)  route 0.120ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.128ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     1.007    <hidden>
    SLICE_X39Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.854     0.970    <hidden>
    SLICE_X39Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.551%)  route 0.120ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.128ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     1.007    <hidden>
    SLICE_X39Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.854     0.970    <hidden>
    SLICE_X39Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.113%)  route 0.137ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.128ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.137     1.024    <hidden>
    SLICE_X38Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.853     0.969    <hidden>
    SLICE_X38Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.113%)  route 0.137ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.128ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.137     1.024    <hidden>
    SLICE_X38Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.853     0.969    <hidden>
    SLICE_X38Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.113%)  route 0.137ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.755ns (routing 0.113ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.128ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.755     0.848    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.887 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.137     1.024    <hidden>
    SLICE_X38Y166        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.853     0.969    <hidden>
    SLICE_X38Y166        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.113ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.128ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.898     0.991    <hidden>
    SLICE_X103Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.030 r  <hidden>
                         net (fo=2, routed)           0.035     1.065    <hidden>
    SLICE_X103Y84        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.018     1.134    <hidden>
    SLICE_X103Y84        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.078ns (9.713%)  route 0.725ns (90.287%))
  Logic Levels:           0  
  Clock Path Skew:        -4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    6.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.186ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.768     6.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X111Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.725     6.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X109Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.491     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.295ns (45.385%)  route 0.355ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        -4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.186ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     6.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.355     6.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.495     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.307ns (49.357%)  route 0.315ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     6.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.315     6.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.301ns (49.588%)  route 0.306ns (50.412%))
  Logic Levels:           0  
  Clock Path Skew:        -4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.186ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.306     6.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.495     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.305ns (50.413%)  route 0.300ns (49.587%))
  Logic Levels:           0  
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.300     6.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X114Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X114Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.604ns  (logic 0.304ns (50.331%)  route 0.300ns (49.669%))
  Logic Levels:           0  
  Clock Path Skew:        -4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.186ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     6.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.300     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.495     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.295ns (49.580%)  route 0.300ns (50.420%))
  Logic Levels:           0  
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     6.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.300     6.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.288ns (48.980%)  route 0.300ns (51.020%))
  Logic Levels:           0  
  Clock Path Skew:        -4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.186ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     6.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.300     6.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.495     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.292ns (50.000%)  route 0.292ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.775ns (routing 0.001ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.186ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.775     6.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X113Y94        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     6.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.292     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.499     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.079ns (13.556%)  route 0.504ns (86.444%))
  Logic Levels:           0  
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    6.082ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.186ns, distribution 1.324ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.980     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.774     6.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.504     6.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X113Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.510     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.420%)  route 0.061ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.128ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.428     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.061     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X112Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.068     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.428     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.065     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.128ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.433     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.065     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X112Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.068     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.466%)  route 0.065ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.128ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.433     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.065     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X111Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.054     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X111Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.128ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.419     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.080     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.058     1.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.804%)  route 0.069ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.430     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.069     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.217%)  route 0.069ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.128ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.431     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X111Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.069     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X111Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.061     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X111Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.041ns (36.711%)  route 0.071ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.430     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.071     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X113Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.445%)  route 0.062ns (61.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.128ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.441     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X109Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.062     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X109Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.056     1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X109Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.306%)  route 0.075ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.128ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.516     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.430     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.075     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X111Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.054     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X111Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.076ns (9.494%)  route 0.725ns (90.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.725     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.664     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.505%)  route 0.724ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.724     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.666     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.076ns (9.505%)  route 0.724ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.694ns (routing 0.207ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.694     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.724     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.666     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X112Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        4.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.513ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.921ns (routing 0.113ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.001ns, distribution 0.500ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.921     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.057     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X106Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.501     5.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X106Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        4.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.508ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.921ns (routing 0.113ns, distribution 0.808ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.921     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.059     1.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.496     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X106Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        4.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.501ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.113ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.936     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.060     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.489     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X110Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X110Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.492     5.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X110Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.113ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.932     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X108Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X108Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.495     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X108Y107       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.113ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.936     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X111Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X111Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.486     5.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X111Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.518ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.113ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.937     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X108Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X108Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.506     5.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X108Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.510ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.938ns (routing 0.113ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.938     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X108Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X108Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.498     5.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X108Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.508ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.113ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.940     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X108Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.496     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X108Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.113ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.939     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X114Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y96        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.087     1.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.493     5.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X112Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         29173 Endpoints
Min Delay         29173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_105/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.962ns  (logic 0.209ns (1.497%)  route 13.753ns (98.503%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.559    13.962    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y23         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_105/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_106/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.864ns  (logic 0.209ns (1.508%)  route 13.655ns (98.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.461    13.864    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_106/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_107/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.844ns  (logic 0.209ns (1.510%)  route 13.635ns (98.490%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.441    13.844    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y25         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_107/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_111/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.819ns  (logic 0.209ns (1.512%)  route 13.610ns (98.488%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.417    13.819    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y29         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_111/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_108/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.769ns  (logic 0.209ns (1.518%)  route 13.560ns (98.482%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.366    13.769    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y26         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_108/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_110/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.708ns  (logic 0.209ns (1.525%)  route 13.499ns (98.475%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.306    13.708    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y28         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_110/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_109/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.652ns  (logic 0.209ns (1.531%)  route 13.443ns (98.469%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.250    13.652    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y27         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_109/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_81/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.474ns  (logic 0.209ns (1.551%)  route 13.265ns (98.449%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         9.072    13.474    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X6Y5          RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_81/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_117/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.395ns  (logic 0.209ns (1.560%)  route 13.186ns (98.440%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         8.992    13.395    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X5Y27         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_117/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_121/CASDOMUXEN_A
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.389ns  (logic 0.209ns (1.561%)  route 13.180ns (98.439%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        4.193     4.269    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/lopt
    SLICE_X66Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.402 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_gate_1285_LOPT_REMAP/O
                         net (fo=224, routed)         8.987    13.389    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOMUXEN_A_cooolgate_en_sig_532
    RAMB36_X5Y15         RAMB36E2                                     r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_121/CASDOMUXEN_A
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_frame_index_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_frame_index_reg[10]/C
    SLICE_X53Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_frame_index_reg[10]/Q
                         net (fo=1, routed)           0.033     0.072    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[10]
    SLICE_X53Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[7]/C
    SLICE_X53Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[7]/Q
                         net (fo=1, routed)           0.033     0.072    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[23]
    SLICE_X53Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[8]/C
    SLICE_X56Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_block_id_reg[8]/Q
                         net (fo=1, routed)           0.033     0.072    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[24]
    SLICE_X56Y128        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X59Y148        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=2, routed)           0.035     0.074    <hidden>
    SLICE_X59Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X47Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=2, routed)           0.035     0.074    <hidden>
    SLICE_X47Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X47Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  <hidden>
                         net (fo=1, routed)           0.035     0.074    <hidden>
    SLICE_X47Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[76]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[12]/C
    SLICE_X56Y130        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[12]/Q
                         net (fo=4, routed)           0.035     0.074    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[44]
    SLICE_X56Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[66]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[2]/C
    SLICE_X53Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[2]/Q
                         net (fo=5, routed)           0.037     0.076    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[34]
    SLICE_X53Y129        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[73]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[9]/C
    SLICE_X55Y130        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[9]/Q
                         net (fo=4, routed)           0.037     0.076    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[41]
    SLICE_X55Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[78]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y133        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[14]/C
    SLICE_X55Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_frame_in_block_reg[14]/Q
                         net (fo=3, routed)           0.037     0.076    design_1_i/fso_rx_top_0/inst/u_mon_cdc/D[46]
    SLICE_X55Y133        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 0.466ns (14.759%)  route 2.691ns (85.241%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          2.016     5.313    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.448 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_2/O
                         net (fo=5, routed)           0.555     6.004    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]_1
    SLICE_X58Y171        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     6.105 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[6]_i_2/O
                         net (fo=1, routed)           0.061     6.166    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[6]
    SLICE_X58Y171        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     6.315 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[6]_i_1/O
                         net (fo=1, routed)           0.059     6.374    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[6]
    SLICE_X58Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.141ns  (logic 0.451ns (14.356%)  route 2.690ns (85.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          2.016     5.313    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.448 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_2/O
                         net (fo=5, routed)           0.502     5.951    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]_1
    SLICE_X58Y171        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.041 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[5]_i_2/O
                         net (fo=1, routed)           0.106     6.147    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[5]
    SLICE_X58Y171        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     6.292 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[5]_i_1/O
                         net (fo=1, routed)           0.066     6.358    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[5]
    SLICE_X58Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.093ns  (logic 0.506ns (16.362%)  route 2.587ns (83.638%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          2.016     5.313    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.448 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_2/O
                         net (fo=5, routed)           0.397     5.846    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]_1
    SLICE_X58Y170        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.991 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[3]_i_2/O
                         net (fo=1, routed)           0.101     6.092    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[3]
    SLICE_X58Y171        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     6.237 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[3]_i_1/O
                         net (fo=1, routed)           0.072     6.309    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[3]
    SLICE_X58Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.376ns (12.914%)  route 2.536ns (87.086%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          2.016     5.313    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.448 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_2/O
                         net (fo=5, routed)           0.400     5.849    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[3]_1
    SLICE_X58Y170        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     5.886 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[4]_i_2/O
                         net (fo=1, routed)           0.053     5.939    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[4]
    SLICE_X58Y170        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     6.062 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[4]_i_1/O
                         net (fo=1, routed)           0.066     6.128    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[4]
    SLICE_X58Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.888ns  (logic 0.409ns (14.161%)  route 2.479ns (85.839%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.955     5.252    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.393 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_7/O
                         net (fo=3, routed)           0.127     5.520    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]_0
    SLICE_X60Y170        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.618 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5/O
                         net (fo=6, routed)           0.186     5.804    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5_n_0
    SLICE_X60Y171        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.893 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_2/O
                         net (fo=1, routed)           0.211     6.104    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_2_n_0
    SLICE_X60Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.884ns  (logic 0.466ns (16.158%)  route 2.418ns (83.842%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.955     5.252    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.393 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_7/O
                         net (fo=3, routed)           0.127     5.520    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]_0
    SLICE_X60Y170        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.618 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5/O
                         net (fo=6, routed)           0.287     5.905    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5_n_0
    SLICE_X59Y171        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     6.051 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[1]_i_1/O
                         net (fo=1, routed)           0.049     6.100    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[1]_i_1_n_0
    SLICE_X59Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.861ns  (logic 0.477ns (16.673%)  route 2.384ns (83.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.955     5.252    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.393 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_7/O
                         net (fo=3, routed)           0.127     5.520    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]_0
    SLICE_X60Y170        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     5.618 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5/O
                         net (fo=6, routed)           0.287     5.905    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_5_n_0
    SLICE_X59Y171        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.062 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[3]_i_1/O
                         net (fo=1, routed)           0.015     6.077    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[3]_i_1_n_0
    SLICE_X59Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.775ns  (logic 0.312ns (11.244%)  route 2.463ns (88.756%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.955     5.252    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.393 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_7/O
                         net (fo=3, routed)           0.123     5.516    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]_0
    SLICE_X60Y170        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     5.606 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_1/O
                         net (fo=8, routed)           0.385     5.991    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_1_n_0
    SLICE_X59Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 0.312ns (11.248%)  route 2.462ns (88.752%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.955     5.252    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.393 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_i_7/O
                         net (fo=3, routed)           0.123     5.516    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[7]_0
    SLICE_X60Y170        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     5.606 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_1/O
                         net (fo=8, routed)           0.384     5.990    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_1_n_0
    SLICE_X59Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.756ns  (logic 0.339ns (12.300%)  route 2.417ns (87.700%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      2.028ns (routing 0.770ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         2.028     3.216    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.297 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          2.016     5.313    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.448 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_2/O
                         net (fo=5, routed)           0.351     5.799    design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state_reg[1]_0
    SLICE_X59Y170        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.922 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[0]_i_1/O
                         net (fo=1, routed)           0.050     5.972    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[0]
    SLICE_X59Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/o_rxslide_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.074ns (6.593%)  route 1.048ns (93.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.040     3.160    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X60Y170        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     3.194 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/o_rxslide_i_1/O
                         net (fo=1, routed)           0.008     3.202    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/o_rxslide1_out
    SLICE_X60Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/o_rxslide_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.102ns (8.965%)  route 1.036ns (91.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          0.991     3.110    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y170        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     3.150 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[7]_i_8/O
                         net (fo=1, routed)           0.024     3.174    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[7]
    SLICE_X58Y170        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     3.196 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[7]_i_2/O
                         net (fo=1, routed)           0.021     3.217    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[7]
    SLICE_X58Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.101ns (8.568%)  route 1.078ns (91.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.057     3.176    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X60Y170        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.061     3.237 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[0]_i_1/O
                         net (fo=1, routed)           0.021     3.258    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[0]_i_1_n_0
    SLICE_X60Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.076ns (6.383%)  route 1.115ns (93.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.018     3.137    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X60Y170        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     3.173 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.097     3.270    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state[2]_i_2_n_0
    SLICE_X59Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.197ns  (logic 0.130ns (10.863%)  route 1.067ns (89.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.018     3.137    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     3.177 f  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt[2]_i_2/O
                         net (fo=1, routed)           0.028     3.205    design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt_reg[2]
    SLICE_X58Y169        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.050     3.255 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/verify_cnt[2]_i_1/O
                         net (fo=1, routed)           0.021     3.276    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[7]_0[2]
    SLICE_X58Y169        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/verify_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 0.081ns (6.729%)  route 1.123ns (93.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.045     3.164    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X60Y170        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     3.205 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.078     3.283    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.223ns  (logic 0.103ns (8.424%)  route 1.120ns (91.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.045     3.164    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X60Y170        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     3.206 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[2]_i_2/O
                         net (fo=1, routed)           0.068     3.274    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[2]_i_2_n_0
    SLICE_X60Y171        LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     3.295 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[2]_i_1/O
                         net (fo=1, routed)           0.007     3.302    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[2]_i_1_n_0
    SLICE_X60Y171        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.226ns  (logic 0.077ns (6.280%)  route 1.149ns (93.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.020     3.140    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X57Y170        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     3.177 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.129     3.306    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[0]_1[0]
    SLICE_X59Y170        FDPE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.130ns (10.582%)  route 1.098ns (89.418%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.015     3.135    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X59Y170        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     3.185 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state[2]_i_4/O
                         net (fo=2, routed)           0.027     3.212    design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state[2]_i_4_n_0
    SLICE_X59Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.252 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.056     3.308    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[0]_0[0]
    SLICE_X59Y170        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/timeout_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.112ns (9.091%)  route 1.120ns (90.909%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.353ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.223ns
  Clock Net Delay (Source):      1.111ns (routing 0.424ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=192, routed)         1.111     2.080    design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y273       FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y273       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.120 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=17, routed)          1.041     3.160    design_1_i/fso_rx_top_0/inst/u_gth_phy/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X58Y169        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     3.210 f  design_1_i/fso_rx_top_0/inst/u_gth_phy/timeout_counter[11]_i_4/O
                         net (fo=12, routed)          0.053     3.264    design_1_i/fso_rx_top_0/inst/u_gth_phy/timeout_counter[11]_i_4_n_0
    SLICE_X58Y168        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     3.286 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/timeout_counter[0]_i_1/O
                         net (fo=1, routed)           0.026     3.312    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/timeout_counter_reg[11]_1[0]
    SLICE_X58Y168        FDCE                                         r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/timeout_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[56]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.132ns (9.738%)  route 1.223ns (90.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.910     2.927    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[56]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[57]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.132ns (9.738%)  route 1.223ns (90.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.910     2.927    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[57]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[58]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.132ns (9.738%)  route 1.223ns (90.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.910     2.927    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[58]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[59]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.132ns (9.738%)  route 1.223ns (90.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.910     2.927    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[59]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[60]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.132ns (9.760%)  route 1.220ns (90.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.907     2.924    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[60]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[61]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.132ns (9.760%)  route 1.220ns (90.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.907     2.924    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[61]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[62]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.132ns (9.760%)  route 1.220ns (90.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.907     2.924    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[62]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[63]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.352ns  (logic 0.132ns (9.760%)  route 1.220ns (90.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.907     2.924    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X45Y139        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_err_bits_reg[63]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[51]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.346ns  (logic 0.132ns (9.808%)  route 1.214ns (90.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.901     2.918    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y136        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[51]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[52]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.346ns  (logic 0.132ns (9.808%)  route 1.214ns (90.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.207ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.409     1.572    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.652 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.313     1.965    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.017 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.901     2.918    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y136        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[52]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.074ns (28.396%)  route 0.187ns (71.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 f  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.161     1.061    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/err_detect_reg_reg_1[0]
    SLICE_X46Y131        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.096 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/err_detect_reg_i_1/O
                         net (fo=1, routed)           0.026     1.122    design_1_i/fso_rx_top_0/inst/u_fec_rx_n_33
    SLICE_X46Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.089ns (31.716%)  route 0.192ns (68.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 f  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.168     1.068    design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/err_detect_reg_reg_1[0]
    SLICE_X46Y131        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.118 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/link_locked_reg_i_1/O
                         net (fo=1, routed)           0.024     1.142    design_1_i/fso_rx_top_0/inst/u_fec_rx_n_32
    SLICE_X46Y131        FDRE                                         r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.061ns (17.367%)  route 0.290ns (82.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.113ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        0.769     0.862    design_1_i/fso_rx_top_0/inst/u_axi_slave/s_axi_aclk
    SLICE_X43Y132        FDRE                                         r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.901 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][0]/Q
                         net (fo=4, routed)           0.165     1.065    design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs_reg[0][1]_0[0]
    SLICE_X46Y131        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.087 r  design_1_i/fso_rx_top_0/inst/u_axi_slave/prbs_rxtotal_err_bits[63]_i_1/O
                         net (fo=128, routed)         0.126     1.213    design_1_i/fso_rx_top_0/inst/u_axi_slave_n_41
    SLICE_X47Y130        FDRE                                         r  design_1_i/fso_rx_top_0/inst/prbs_rxtotal_rx_bits_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.550ns  (logic 0.127ns (1.939%)  route 6.423ns (98.061%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.501ns (routing 0.186ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        6.351     6.427    <hidden>
    SLICE_X108Y86        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.478 r  <hidden>
                         net (fo=1, routed)           0.072     6.550    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.501     1.631    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 0.076ns (1.254%)  route 5.985ns (98.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        5.985     6.061    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 0.237ns (11.026%)  route 1.913ns (88.974%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.501ns (routing 0.186ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
    SLICE_X59Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/Q
                         net (fo=11, routed)          1.883     1.962    <hidden>
    SLICE_X108Y86        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.120 r  <hidden>
                         net (fo=1, routed)           0.030     2.150    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.501     1.631    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.177ns (9.328%)  route 1.720ns (90.672%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.477ns (routing 0.186ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/Q
                         net (fo=3, routed)           1.671     1.749    <hidden>
    SLICE_X106Y86        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     1.848 r  <hidden>
                         net (fo=1, routed)           0.049     1.897    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.477     1.607    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.144ns (7.879%)  route 1.684ns (92.121%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.477ns (routing 0.186ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/Q
                         net (fo=2, routed)           1.669     1.747    <hidden>
    SLICE_X106Y86        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     1.813 r  <hidden>
                         net (fo=1, routed)           0.015     1.828    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.477     1.607    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.696ns  (logic 0.079ns (4.658%)  route 1.617ns (95.342%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
    SLICE_X59Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/Q
                         net (fo=11, routed)          1.617     1.696    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.574ns  (logic 0.078ns (4.954%)  route 1.496ns (95.046%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/Q
                         net (fo=3, routed)           1.496     1.574    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.078ns (5.086%)  route 1.456ns (94.914%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.489ns (routing 0.186ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/Q
                         net (fo=2, routed)           1.456     1.534    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.489     1.619    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.039ns (4.985%)  route 0.743ns (95.015%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/Q
                         net (fo=2, routed)           0.743     0.782    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.038ns (4.713%)  route 0.768ns (95.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/Q
                         net (fo=3, routed)           0.768     0.806    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.039ns (4.461%)  route 0.835ns (95.539%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
    SLICE_X59Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/Q
                         net (fo=11, routed)          0.835     0.874    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.059ns (6.369%)  route 0.867ns (93.631%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.039ns (routing 0.128ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/err_detect_reg_reg/Q
                         net (fo=2, routed)           0.861     0.900    <hidden>
    SLICE_X106Y86        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.920 r  <hidden>
                         net (fo=1, routed)           0.006     0.926    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.039     1.155    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.079ns (8.209%)  route 0.883ns (91.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.039ns (routing 0.128ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/C
    SLICE_X46Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  design_1_i/fso_rx_top_0/inst/link_locked_reg_reg/Q
                         net (fo=3, routed)           0.867     0.905    <hidden>
    SLICE_X106Y86        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     0.946 r  <hidden>
                         net (fo=1, routed)           0.016     0.962    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.039     1.155    <hidden>
    SLICE_X106Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.100ns (9.267%)  route 0.979ns (90.733%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/C
    SLICE_X59Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/locked_reg_reg/Q
                         net (fo=11, routed)          0.970     1.009    <hidden>
    SLICE_X108Y86        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.061     1.070 r  <hidden>
                         net (fo=1, routed)           0.009     1.079    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.179ns  (logic 0.038ns (1.195%)  route 3.141ns (98.805%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        3.141     3.179    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X105Y86        SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.397ns  (logic 0.060ns (1.766%)  route 3.337ns (98.234%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.128ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE                         0.000     0.000 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X113Y272       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1599, routed)        3.311     3.349    <hidden>
    SLICE_X108Y86        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     3.371 r  <hidden>
                         net (fo=1, routed)           0.026     3.397    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=3357, routed)        1.059     1.175    <hidden>
    SLICE_X108Y86        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 4.445ns (88.013%)  route 0.605ns (11.987%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.539     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y109       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     4.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.066     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y109       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.728     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y109       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 4.300ns (88.136%)  route 0.579ns (11.864%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.709ns (routing 0.001ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.579     4.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.709     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 4.398ns (90.301%)  route 0.472ns (9.699%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.722ns (routing 0.001ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.424     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y108       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     4.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.048     4.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.722     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 4.352ns (89.887%)  route 0.490ns (10.113%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.711ns (routing 0.001ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.435     4.735    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X102Y101       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     4.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.055     4.842    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.711     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.487ns (68.423%)  route 0.225ns (31.577%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.206     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X102Y101       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     0.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.019     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.520     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.465ns (62.834%)  route 0.275ns (37.166%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.275     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.521     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X104Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.506ns (68.267%)  route 0.235ns (31.733%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.529ns (routing 0.001ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.219     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y108       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.041     0.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.016     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.529     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y108       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.524ns (63.500%)  route 0.301ns (36.500%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.536ns (routing 0.001ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.277     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y109       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.059     0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.024     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y109       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.536     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y109       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





