

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:24:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Filter_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 4.880 us | 4.880 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |       60|       60|        30|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |       60|       60|        30|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 
7 --> 8 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.18ns)   --->   "br label %0" [pooling.cpp:13]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0_0 = phi i2 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pooling.cpp:13]   --->   Operation 17 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0_0, -2" [pooling.cpp:13]   --->   Operation 18 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 19 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%add_ln13 = add i2 %r_0_0, 1" [pooling.cpp:13]   --->   Operation 20 'add' 'add_ln13' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop, label %Row_Loop_begin" [pooling.cpp:13]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pooling.cpp:14]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:14]   --->   Operation 23 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0_0, 1" [pooling.cpp:25]   --->   Operation 24 'shl' 'shl_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0_0, i1 false)" [pooling.cpp:35]   --->   Operation 25 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_13 to i4" [pooling.cpp:16]   --->   Operation 26 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:16]   --->   Operation 27 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pooling.cpp:38]   --->   Operation 28 'specregionend' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 29 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:13]   --->   Operation 30 'br' <Predicate = (icmp_ln13)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0_0 = phi i2 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [pooling.cpp:16]   --->   Operation 31 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0_0, -2" [pooling.cpp:16]   --->   Operation 32 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.00ns)   --->   "%add_ln16 = add i2 %c_0_0, 1" [pooling.cpp:16]   --->   Operation 34 'add' 'add_ln16' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pooling.cpp:16]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 37 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %c_0_0, 1" [pooling.cpp:26]   --->   Operation 38 'shl' 'shl_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 39 'br' <Predicate = (!icmp_ln16)> <Delay = 1.18>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pooling.cpp:37]   --->   Operation 40 'specregionend' 'empty_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [pooling.cpp:13]   --->   Operation 41 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [pooling.cpp:28]   --->   Operation 42 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [pooling.cpp:20]   --->   Operation 43 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [pooling.cpp:20]   --->   Operation 44 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.00ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [pooling.cpp:20]   --->   Operation 46 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [pooling.cpp:20]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 49 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.00ns)   --->   "%add_ln25 = add i2 %mpr_0_0, %shl_ln25" [pooling.cpp:25]   --->   Operation 50 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:23]   --->   Operation 51 'br' <Predicate = (!icmp_ln20)> <Delay = 1.18>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %c_0_0 to i4" [pooling.cpp:35]   --->   Operation 52 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln16" [pooling.cpp:35]   --->   Operation 53 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 54 'bitconcatenate' 'tmp_15' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %tmp_15 to i64" [pooling.cpp:35]   --->   Operation 55 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 56 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.42ns)   --->   "store float %max_0_0, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 57 'store' <Predicate = (icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_5) nounwind" [pooling.cpp:36]   --->   Operation 58 'specregionend' 'empty_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:16]   --->   Operation 59 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pooling.cpp:28]   --->   Operation 60 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pooling.cpp:23]   --->   Operation 61 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pooling.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.00ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pooling.cpp:23]   --->   Operation 64 'add' 'add_ln23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [pooling.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %mpc_0_0, %shl_ln26" [pooling.cpp:26]   --->   Operation 66 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln25, i2 %add_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 67 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_16 to i64" [pooling.cpp:28]   --->   Operation 68 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28" [pooling.cpp:28]   --->   Operation 69 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_7) nounwind" [pooling.cpp:33]   --->   Operation 71 'specregionend' 'empty_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 72 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 19.6>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 75 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 76 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 77 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pooling.cpp:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 79 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 80 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 83 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 86 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 87 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (15.7ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_load, %max_1_0" [pooling.cpp:28]   --->   Operation 88 'fcmp' 'tmp_s' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_s" [pooling.cpp:28]   --->   Operation 89 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pooling.cpp:28]   --->   Operation 90 'select' 'select_ln28' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:23]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.18>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%r_0_1 = phi i2 [ 0, %Filter_Loop ], [ %add_ln13_1, %Row_Loop_end1 ]" [pooling.cpp:13]   --->   Operation 92 'phi' 'r_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.61ns)   --->   "%icmp_ln13_1 = icmp eq i2 %r_0_1, -2" [pooling.cpp:13]   --->   Operation 93 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 94 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.00ns)   --->   "%add_ln13_1 = add i2 %r_0_1, 1" [pooling.cpp:13]   --->   Operation 95 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %Filter_Loop_end, label %Row_Loop_begin1" [pooling.cpp:13]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pooling.cpp:14]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:14]   --->   Operation 98 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln25_1 = shl i2 %r_0_1, 1" [pooling.cpp:25]   --->   Operation 99 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_14 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0_1, i1 false)" [pooling.cpp:35]   --->   Operation 100 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %tmp_14 to i4" [pooling.cpp:16]   --->   Operation 101 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.18ns)   --->   "br label %5" [pooling.cpp:16]   --->   Operation 102 'br' <Predicate = (!icmp_ln13_1)> <Delay = 1.18>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind" [pooling.cpp:38]   --->   Operation 103 'specregionend' 'empty_11' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 104 'ret' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.18>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%c_0_1 = phi i2 [ 0, %Row_Loop_begin1 ], [ %add_ln16_1, %Col_Loop_end1 ]" [pooling.cpp:16]   --->   Operation 105 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.61ns)   --->   "%icmp_ln16_1 = icmp eq i2 %c_0_1, -2" [pooling.cpp:16]   --->   Operation 106 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.00ns)   --->   "%add_ln16_1 = add i2 %c_0_1, 1" [pooling.cpp:16]   --->   Operation 108 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_1, label %Row_Loop_end1, label %Col_Loop_begin1" [pooling.cpp:16]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 110 'specloopname' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 111 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln26_1 = shl i2 %c_0_1, 1" [pooling.cpp:26]   --->   Operation 112 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.18ns)   --->   "br label %6" [pooling.cpp:20]   --->   Operation 113 'br' <Predicate = (!icmp_ln16_1)> <Delay = 1.18>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_4) nounwind" [pooling.cpp:37]   --->   Operation 114 'specregionend' 'empty_13' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:13]   --->   Operation 115 'br' <Predicate = (icmp_ln16_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.60>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop_begin1 ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:28]   --->   Operation 116 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop_begin1 ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:20]   --->   Operation 117 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [pooling.cpp:20]   --->   Operation 118 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 119 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.00ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [pooling.cpp:20]   --->   Operation 120 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end1, label %Pool_Row_Loop_begin1" [pooling.cpp:20]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 123 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.00ns)   --->   "%add_ln25_1 = add i2 %mpr_0_1, %shl_ln25_1" [pooling.cpp:25]   --->   Operation 124 'add' 'add_ln25_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (1.18ns)   --->   "br label %7" [pooling.cpp:23]   --->   Operation 125 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.18>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i2 %c_0_1 to i4" [pooling.cpp:35]   --->   Operation 126 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.18ns)   --->   "%add_ln35_1 = add i4 %zext_ln35_2, %zext_ln16_1" [pooling.cpp:35]   --->   Operation 127 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_23_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35_1, i1 false)" [pooling.cpp:35]   --->   Operation 128 'bitconcatenate' 'tmp_23_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln35 = or i5 %tmp_23_cast, 1" [pooling.cpp:35]   --->   Operation 129 'or' 'or_ln35' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %or_ln35 to i64" [pooling.cpp:35]   --->   Operation 130 'zext' 'zext_ln35_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pooling.cpp:35]   --->   Operation 131 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.42ns)   --->   "store float %max_0_1, float* %max_pool_1_out_addr_1, align 4" [pooling.cpp:35]   --->   Operation 132 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_6) nounwind" [pooling.cpp:36]   --->   Operation 133 'specregionend' 'empty_15' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %5" [pooling.cpp:16]   --->   Operation 134 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.67>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]" [pooling.cpp:28]   --->   Operation 135 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [pooling.cpp:23]   --->   Operation 136 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.61ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pooling.cpp:23]   --->   Operation 137 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.00ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pooling.cpp:23]   --->   Operation 139 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [pooling.cpp:23]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %shl_ln26_1, %mpc_0_1" [pooling.cpp:26]   --->   Operation 141 'add' 'add_ln26_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln25_1, i2 %add_ln26_1, i1 false)" [pooling.cpp:28]   --->   Operation 142 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i5 %tmp_17, 1" [pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_4' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln28_4)" [pooling.cpp:28]   --->   Operation 144 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %tmp_18" [pooling.cpp:28]   --->   Operation 145 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 146 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_8) nounwind" [pooling.cpp:33]   --->   Operation 147 'specregionend' 'empty_17' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %6" [pooling.cpp:20]   --->   Operation 148 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 19.6>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 150 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 151 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 152 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 153 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pooling.cpp:28]   --->   Operation 154 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 155 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 156 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_10, -1" [pooling.cpp:28]   --->   Operation 157 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 158 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 159 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_11, -1" [pooling.cpp:28]   --->   Operation 160 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 161 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 162 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 163 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (15.7ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pooling.cpp:28]   --->   Operation 164 'fcmp' 'tmp_12' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_12" [pooling.cpp:28]   --->   Operation 165 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pooling.cpp:28]   --->   Operation 166 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %7" [pooling.cpp:23]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000]
tmp                   (specregionbegin  ) [ 001111100000]
br_ln13               (br               ) [ 011111100000]
r_0_0                 (phi              ) [ 001000000000]
icmp_ln13             (icmp             ) [ 001111100000]
empty_4               (speclooptripcount) [ 000000000000]
add_ln13              (add              ) [ 011111100000]
br_ln13               (br               ) [ 000000000000]
specloopname_ln14     (specloopname     ) [ 000000000000]
tmp_3                 (specregionbegin  ) [ 000111100000]
shl_ln25              (shl              ) [ 000111100000]
tmp_13                (bitconcatenate   ) [ 000000000000]
zext_ln16             (zext             ) [ 000111100000]
br_ln16               (br               ) [ 001111100000]
empty                 (specregionend    ) [ 000000000000]
tmp_2                 (specregionbegin  ) [ 000000011111]
br_ln13               (br               ) [ 001111111111]
c_0_0                 (phi              ) [ 000111100000]
icmp_ln16             (icmp             ) [ 001111100000]
empty_6               (speclooptripcount) [ 000000000000]
add_ln16              (add              ) [ 001111100000]
br_ln16               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
tmp_5                 (specregionbegin  ) [ 000011100000]
shl_ln26              (shl              ) [ 000011100000]
br_ln20               (br               ) [ 001111100000]
empty_5               (specregionend    ) [ 000000000000]
br_ln13               (br               ) [ 011111100000]
max_0_0               (phi              ) [ 000011100000]
mpr_0_0               (phi              ) [ 000010000000]
icmp_ln20             (icmp             ) [ 001111100000]
empty_8               (speclooptripcount) [ 000000000000]
add_ln20              (add              ) [ 001111100000]
br_ln20               (br               ) [ 000000000000]
specloopname_ln21     (specloopname     ) [ 000000000000]
tmp_7                 (specregionbegin  ) [ 000001100000]
add_ln25              (add              ) [ 000001100000]
br_ln23               (br               ) [ 001111100000]
zext_ln35             (zext             ) [ 000000000000]
add_ln35              (add              ) [ 000000000000]
tmp_15                (bitconcatenate   ) [ 000000000000]
zext_ln35_1           (zext             ) [ 000000000000]
max_pool_1_out_addr   (getelementptr    ) [ 000000000000]
store_ln35            (store            ) [ 000000000000]
empty_7               (specregionend    ) [ 000000000000]
br_ln16               (br               ) [ 001111100000]
max_1_0               (phi              ) [ 001111100000]
mpc_0_0               (phi              ) [ 000001000000]
icmp_ln23             (icmp             ) [ 001111100000]
empty_10              (speclooptripcount) [ 000000000000]
add_ln23              (add              ) [ 001111100000]
br_ln23               (br               ) [ 000000000000]
add_ln26              (add              ) [ 000000000000]
tmp_16                (bitconcatenate   ) [ 000000000000]
zext_ln28             (zext             ) [ 000000000000]
conv_1_out_addr       (getelementptr    ) [ 000000100000]
empty_9               (specregionend    ) [ 000000000000]
br_ln20               (br               ) [ 001111100000]
specloopname_ln24     (specloopname     ) [ 000000000000]
conv_1_out_load       (load             ) [ 000000000000]
bitcast_ln28          (bitcast          ) [ 000000000000]
tmp_1                 (partselect       ) [ 000000000000]
trunc_ln28            (trunc            ) [ 000000000000]
bitcast_ln28_1        (bitcast          ) [ 000000000000]
tmp_9                 (partselect       ) [ 000000000000]
trunc_ln28_1          (trunc            ) [ 000000000000]
icmp_ln28             (icmp             ) [ 000000000000]
icmp_ln28_1           (icmp             ) [ 000000000000]
or_ln28               (or               ) [ 000000000000]
icmp_ln28_2           (icmp             ) [ 000000000000]
icmp_ln28_3           (icmp             ) [ 000000000000]
or_ln28_1             (or               ) [ 000000000000]
and_ln28              (and              ) [ 000000000000]
tmp_s                 (fcmp             ) [ 000000000000]
and_ln28_1            (and              ) [ 000000000000]
select_ln28           (select           ) [ 001111100000]
br_ln23               (br               ) [ 001111100000]
r_0_1                 (phi              ) [ 000000010000]
icmp_ln13_1           (icmp             ) [ 000000011111]
empty_12              (speclooptripcount) [ 000000000000]
add_ln13_1            (add              ) [ 001000011111]
br_ln13               (br               ) [ 000000000000]
specloopname_ln14     (specloopname     ) [ 000000000000]
tmp_4                 (specregionbegin  ) [ 000000001111]
shl_ln25_1            (shl              ) [ 000000001111]
tmp_14                (bitconcatenate   ) [ 000000000000]
zext_ln16_1           (zext             ) [ 000000001111]
br_ln16               (br               ) [ 000000011111]
empty_11              (specregionend    ) [ 000000000000]
ret_ln39              (ret              ) [ 000000000000]
c_0_1                 (phi              ) [ 000000001111]
icmp_ln16_1           (icmp             ) [ 000000011111]
empty_14              (speclooptripcount) [ 000000000000]
add_ln16_1            (add              ) [ 000000011111]
br_ln16               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
tmp_6                 (specregionbegin  ) [ 000000000111]
shl_ln26_1            (shl              ) [ 000000000111]
br_ln20               (br               ) [ 000000011111]
empty_13              (specregionend    ) [ 000000000000]
br_ln13               (br               ) [ 001000011111]
max_0_1               (phi              ) [ 000000000111]
mpr_0_1               (phi              ) [ 000000000100]
icmp_ln20_1           (icmp             ) [ 000000011111]
empty_16              (speclooptripcount) [ 000000000000]
add_ln20_1            (add              ) [ 000000011111]
br_ln20               (br               ) [ 000000000000]
specloopname_ln21     (specloopname     ) [ 000000000000]
tmp_8                 (specregionbegin  ) [ 000000000011]
add_ln25_1            (add              ) [ 000000000011]
br_ln23               (br               ) [ 000000011111]
zext_ln35_2           (zext             ) [ 000000000000]
add_ln35_1            (add              ) [ 000000000000]
tmp_23_cast           (bitconcatenate   ) [ 000000000000]
or_ln35               (or               ) [ 000000000000]
zext_ln35_3           (zext             ) [ 000000000000]
max_pool_1_out_addr_1 (getelementptr    ) [ 000000000000]
store_ln35            (store            ) [ 000000000000]
empty_15              (specregionend    ) [ 000000000000]
br_ln16               (br               ) [ 000000011111]
max_1_1               (phi              ) [ 000000011111]
mpc_0_1               (phi              ) [ 000000000010]
icmp_ln23_1           (icmp             ) [ 000000011111]
empty_18              (speclooptripcount) [ 000000000000]
add_ln23_1            (add              ) [ 000000011111]
br_ln23               (br               ) [ 000000000000]
add_ln26_1            (add              ) [ 000000000000]
tmp_17                (bitconcatenate   ) [ 000000000000]
or_ln28_4             (or               ) [ 000000000000]
tmp_18                (bitconcatenate   ) [ 000000000000]
conv_1_out_addr_1     (getelementptr    ) [ 000000000001]
empty_17              (specregionend    ) [ 000000000000]
br_ln20               (br               ) [ 000000011111]
specloopname_ln24     (specloopname     ) [ 000000000000]
conv_1_out_load_1     (load             ) [ 000000000000]
bitcast_ln28_2        (bitcast          ) [ 000000000000]
tmp_10                (partselect       ) [ 000000000000]
trunc_ln28_2          (trunc            ) [ 000000000000]
bitcast_ln28_3        (bitcast          ) [ 000000000000]
tmp_11                (partselect       ) [ 000000000000]
trunc_ln28_3          (trunc            ) [ 000000000000]
icmp_ln28_4           (icmp             ) [ 000000000000]
icmp_ln28_5           (icmp             ) [ 000000000000]
or_ln28_2             (or               ) [ 000000000000]
icmp_ln28_6           (icmp             ) [ 000000000000]
icmp_ln28_7           (icmp             ) [ 000000000000]
or_ln28_3             (or               ) [ 000000000000]
and_ln28_2            (and              ) [ 000000000000]
tmp_12                (fcmp             ) [ 000000000000]
and_ln28_3            (and              ) [ 000000000000]
select_ln28_1         (select           ) [ 000000011111]
br_ln23               (br               ) [ 000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="max_pool_1_out_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 store_ln35/9 "/>
</bind>
</comp>

<comp id="77" class="1004" name="conv_1_out_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="max_pool_1_out_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr_1/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="conv_1_out_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/10 "/>
</bind>
</comp>

<comp id="106" class="1005" name="r_0_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_0_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_0/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="c_0_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="c_0_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="max_0_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_0_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_0/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="mpr_0_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="1"/>
<pin id="144" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="mpr_0_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_0/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="max_1_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="max_1_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="mpc_0_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="mpc_0_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="r_0_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0_1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_0_1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_1/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c_0_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0_1 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="c_0_1_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_1/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="max_0_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="max_0_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_1/9 "/>
</bind>
</comp>

<comp id="212" class="1005" name="mpr_0_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="mpr_0_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_1/9 "/>
</bind>
</comp>

<comp id="223" class="1005" name="max_1_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="max_1_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/10 "/>
</bind>
</comp>

<comp id="235" class="1005" name="mpc_0_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="mpc_0_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="2" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/6 tmp_12/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln13_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln13_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shl_ln25_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_13_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln26_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln20_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln20_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln25_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="2"/>
<pin id="316" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln35_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln35_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="2"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_15_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln35_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln23_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln26_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="2"/>
<pin id="355" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_16_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="1"/>
<pin id="360" dir="0" index="2" bw="2" slack="0"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln28_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="bitcast_ln28_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="bitcast_ln28_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln28_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln28_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln28_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="23" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln28_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln28_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln28_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="23" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln28_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln28_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln28_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln28_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="1"/>
<pin id="459" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln13_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln13_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln25_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_14_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln16_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln16_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln16_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln26_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln20_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln20_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln25_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="2"/>
<pin id="526" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln35_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln35_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="2"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_23_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_cast/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln35_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln35_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln23_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln23_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln26_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="2"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_17_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="2" slack="1"/>
<pin id="576" dir="0" index="2" bw="2" slack="0"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln28_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_18_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln28_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln28_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="bitcast_ln28_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_11_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln28_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln28_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln28_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln28_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln28_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln28_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="23" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="or_ln28_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln28_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln28_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln28_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="1"/>
<pin id="685" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/11 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln13_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="697" class="1005" name="shl_ln25_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="2"/>
<pin id="699" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="702" class="1005" name="zext_ln16_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="2"/>
<pin id="704" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln16_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="715" class="1005" name="shl_ln26_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="2"/>
<pin id="717" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln20_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln25_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="1"/>
<pin id="730" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln23_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="741" class="1005" name="conv_1_out_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln28_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="754" class="1005" name="add_ln13_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="shl_ln25_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="2"/>
<pin id="761" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln25_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln16_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="2"/>
<pin id="766" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln16_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="shl_ln26_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="2"/>
<pin id="779" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln26_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln20_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="0"/>
<pin id="787" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln25_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="1"/>
<pin id="792" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln23_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="0"/>
<pin id="800" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="conv_1_out_addr_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="1"/>
<pin id="805" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln28_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="141"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="163"><net_src comp="129" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="211"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="233"><net_src comp="199" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="84" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="153" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="110" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="110" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="110" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="110" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="121" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="121" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="121" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="146" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="146" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="146" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="117" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="344"><net_src comp="169" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="169" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="169" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="369"><net_src comp="357" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="374"><net_src comp="84" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="388"><net_src comp="371" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="153" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="389" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="375" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="385" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="393" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="403" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="419" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="246" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="84" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="153" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="180" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="16" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="180" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="22" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="180" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="180" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="30" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="191" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="16" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="191" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="191" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="22" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="216" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="216" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="22" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="216" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="187" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="40" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="58" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="560"><net_src comp="239" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="16" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="239" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="22" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="239" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="44" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="30" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="58" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="60" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="62" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="588" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="600"><net_src comp="84" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="50" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="52" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="597" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="223" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="48" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="52" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="615" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="601" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="611" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="619" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="629" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="645" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="246" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="84" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="223" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="695"><net_src comp="259" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="700"><net_src comp="265" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="705"><net_src comp="279" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="713"><net_src comp="289" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="718"><net_src comp="295" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="726"><net_src comp="307" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="731"><net_src comp="313" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="739"><net_src comp="346" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="744"><net_src comp="77" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="749"><net_src comp="455" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="757"><net_src comp="469" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="762"><net_src comp="475" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="767"><net_src comp="489" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="775"><net_src comp="499" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="780"><net_src comp="505" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="788"><net_src comp="517" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="793"><net_src comp="523" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="801"><net_src comp="562" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="806"><net_src comp="98" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="811"><net_src comp="681" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 9 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		shl_ln25 : 1
		tmp_13 : 1
		zext_ln16 : 2
	State 3
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		shl_ln26 : 1
	State 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		add_ln25 : 1
		add_ln35 : 1
		tmp_15 : 2
		zext_ln35_1 : 3
		max_pool_1_out_addr : 4
		store_ln35 : 5
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln26 : 1
		tmp_16 : 2
		zext_ln28 : 3
		conv_1_out_addr : 4
		conv_1_out_load : 5
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		tmp_9 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_s : 1
		and_ln28_1 : 4
		select_ln28 : 4
	State 7
		icmp_ln13_1 : 1
		add_ln13_1 : 1
		br_ln13 : 2
		shl_ln25_1 : 1
		tmp_14 : 1
		zext_ln16_1 : 2
	State 8
		icmp_ln16_1 : 1
		add_ln16_1 : 1
		br_ln16 : 2
		shl_ln26_1 : 1
	State 9
		icmp_ln20_1 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		add_ln25_1 : 1
		add_ln35_1 : 1
		tmp_23_cast : 2
		or_ln35 : 3
		zext_ln35_3 : 3
		max_pool_1_out_addr_1 : 4
		store_ln35 : 5
	State 10
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		add_ln26_1 : 1
		tmp_17 : 2
		or_ln28_4 : 3
		tmp_18 : 3
		conv_1_out_addr_1 : 4
		conv_1_out_load_1 : 5
	State 11
		bitcast_ln28_2 : 1
		tmp_10 : 2
		trunc_ln28_2 : 2
		tmp_11 : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 4
		tmp_12 : 1
		and_ln28_3 : 4
		select_ln28_1 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln13_fu_253   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_283   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_301   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_340   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_407   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_413  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_425  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_3_fu_431  |    0    |    0    |    18   |
|          |  icmp_ln13_1_fu_463  |    0    |    0    |    8    |
|          |  icmp_ln16_1_fu_493  |    0    |    0    |    8    |
|          |  icmp_ln20_1_fu_511  |    0    |    0    |    8    |
|          |  icmp_ln23_1_fu_556  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_633  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_639  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_651  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_657  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln13_fu_259   |    0    |    0    |    10   |
|          |    add_ln16_fu_289   |    0    |    0    |    10   |
|          |    add_ln20_fu_307   |    0    |    0    |    10   |
|          |    add_ln25_fu_313   |    0    |    0    |    10   |
|          |    add_ln35_fu_322   |    0    |    0    |    12   |
|          |    add_ln23_fu_346   |    0    |    0    |    10   |
|    add   |    add_ln26_fu_352   |    0    |    0    |    10   |
|          |   add_ln13_1_fu_469  |    0    |    0    |    10   |
|          |   add_ln16_1_fu_499  |    0    |    0    |    10   |
|          |   add_ln20_1_fu_517  |    0    |    0    |    10   |
|          |   add_ln25_1_fu_523  |    0    |    0    |    10   |
|          |   add_ln35_1_fu_532  |    0    |    0    |    12   |
|          |   add_ln23_1_fu_562  |    0    |    0    |    10   |
|          |   add_ln26_1_fu_568  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_246      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_455  |    0    |    0    |    32   |
|          | select_ln28_1_fu_681 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln28_fu_419    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_437   |    0    |    0    |    2    |
|    or    |    or_ln35_fu_545    |    0    |    0    |    0    |
|          |   or_ln28_4_fu_582   |    0    |    0    |    0    |
|          |   or_ln28_2_fu_645   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_663   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_443   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_449  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_669  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_675  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_265   |    0    |    0    |    0    |
|    shl   |    shl_ln26_fu_295   |    0    |    0    |    0    |
|          |   shl_ln25_1_fu_475  |    0    |    0    |    0    |
|          |   shl_ln26_1_fu_505  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_13_fu_271    |    0    |    0    |    0    |
|          |     tmp_15_fu_327    |    0    |    0    |    0    |
|          |     tmp_16_fu_357    |    0    |    0    |    0    |
|bitconcatenate|     tmp_14_fu_481    |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_537  |    0    |    0    |    0    |
|          |     tmp_17_fu_573    |    0    |    0    |    0    |
|          |     tmp_18_fu_588    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln16_fu_279   |    0    |    0    |    0    |
|          |   zext_ln35_fu_318   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_335  |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_366   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_489  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_528  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_551  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_375     |    0    |    0    |    0    |
|partselect|     tmp_9_fu_393     |    0    |    0    |    0    |
|          |     tmp_10_fu_601    |    0    |    0    |    0    |
|          |     tmp_11_fu_619    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_385  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_403 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_611 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_629 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   470   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln13_1_reg_754   |    2   |
|     add_ln13_reg_692    |    2   |
|    add_ln16_1_reg_772   |    2   |
|     add_ln16_reg_710    |    2   |
|    add_ln20_1_reg_785   |    2   |
|     add_ln20_reg_723    |    2   |
|    add_ln23_1_reg_798   |    2   |
|     add_ln23_reg_736    |    2   |
|    add_ln25_1_reg_790   |    2   |
|     add_ln25_reg_728    |    2   |
|      c_0_0_reg_117      |    2   |
|      c_0_1_reg_187      |    2   |
|conv_1_out_addr_1_reg_803|    5   |
| conv_1_out_addr_reg_741 |    5   |
|     max_0_0_reg_129     |   32   |
|     max_0_1_reg_199     |   32   |
|     max_1_0_reg_153     |   32   |
|     max_1_1_reg_223     |   32   |
|     mpc_0_0_reg_165     |    2   |
|     mpc_0_1_reg_235     |    2   |
|     mpr_0_0_reg_142     |    2   |
|     mpr_0_1_reg_212     |    2   |
|      r_0_0_reg_106      |    2   |
|      r_0_1_reg_176      |    2   |
|  select_ln28_1_reg_808  |   32   |
|   select_ln28_reg_746   |   32   |
|    shl_ln25_1_reg_759   |    2   |
|     shl_ln25_reg_697    |    2   |
|    shl_ln26_1_reg_777   |    2   |
|     shl_ln26_reg_715    |    2   |
|   zext_ln16_1_reg_764   |    4   |
|    zext_ln16_reg_702    |    4   |
+-------------------------+--------+
|          Total          |   254  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_71 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_84 |  p0  |   4  |   5  |   20   ||    21   |
|   c_0_0_reg_117  |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_0_reg_129 |  p0  |   2  |  32  |   64   ||    9    |
|   c_0_1_reg_187  |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_1_reg_199 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_246    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   290  ||  9.577  ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   470  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   84   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   254  |   554  |
+-----------+--------+--------+--------+--------+
