// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HDL_pfc_gold_fi\simscape_system.v
// Created: 2024-12-27 09:23:12
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1.386e-08
// Target subsystem base rate: 1.386e-08
// Explicit user oversample request: 37x
// 
// 
// Clock Enable  Sample Time
// -- -------------------------------------------------------------
// ce_out        5.12821e-07
// -- -------------------------------------------------------------
// 
// 
// Output Signal                 Clock Enable  Sample Time
// -- -------------------------------------------------------------
// O_Ia                          ce_out        5.12821e-07
// O_Ib                          ce_out        5.12821e-07
// O_Ic                          ce_out        5.12821e-07
// O_Vc                          ce_out        5.12821e-07
// O_Vb                          ce_out        5.12821e-07
// O_Va                          ce_out        5.12821e-07
// O_Vout                        ce_out        5.12821e-07
// O_I_load                      ce_out        5.12821e-07
// -- -------------------------------------------------------------
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: simscape_system
// Source Path: HDL_pfc_gold_fi/simscape_system
// Hierarchy Level: 0
// Model version: 1.63
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module simscape_system
          (clk,
           reset,
           clk_enable,
           UP_L1,
           DW_L1,
           UP_L2,
           DW_L2,
           UP_L3,
           DW_L3,
           I_load_in,
           va_i,
           vb_i,
           vc_i,
           ce_out,
           O_Ia,
           O_Ib,
           O_Ic,
           O_Vc,
           O_Vb,
           O_Va,
           O_Vout,
           O_I_load);


  input   clk;
  input   reset;
  input   clk_enable;
  input   UP_L1;
  input   DW_L1;
  input   UP_L2;
  input   DW_L2;
  input   UP_L3;
  input   DW_L3;
  input   signed [17:0] I_load_in;  // sfix18_En8
  input   signed [17:0] va_i;  // sfix18_En8
  input   signed [17:0] vb_i;  // sfix18_En8
  input   signed [17:0] vc_i;  // sfix18_En8
  output  ce_out;
  output  signed [17:0] O_Ia;  // sfix18_En6
  output  signed [17:0] O_Ib;  // sfix18_En6
  output  signed [17:0] O_Ic;  // sfix18_En6
  output  signed [17:0] O_Vc;  // sfix18_En6
  output  signed [17:0] O_Vb;  // sfix18_En6
  output  signed [17:0] O_Va;  // sfix18_En6
  output  signed [17:0] O_Vout;  // sfix18_En6
  output  signed [17:0] O_I_load;  // sfix18_En6


  wire enb;
  wire enb_1_37_1;
  wire enb_1_37_0;
  wire signed [17:0] I_load_in_1;  // sfix18_En8
  reg [5:0] s;  // ufix6
  wire signed [17:0] va;  // sfix18_En8
  wire signed [17:0] vb;  // sfix18_En8
  wire signed [17:0] vc;  // sfix18_En8
  wire signed [17:0] vs_out_MOSFET;  // sfix18_En6
  wire signed [17:0] vs_out_MOSFET1;  // sfix18_En6
  wire signed [17:0] vs_out_MOSFET2;  // sfix18_En6
  wire signed [17:0] vs_out_MOSFET3;  // sfix18_En6
  wire signed [17:0] vs_out_MOSFET5;  // sfix18_En6
  wire signed [17:0] vs_out_MOSFET4;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET1;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET2;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET3;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET5;  // sfix18_En6
  wire signed [17:0] is_out_MOSFET4;  // sfix18_En6
  wire signed [17:0] ic_in_MOSFET_0;  // sfix18_En8
  wire signed [17:0] ic_in_MOSFET_1;  // sfix18_En8
  wire signed [17:0] ic_in_MOSFET_2;  // sfix18_En8
  wire signed [17:0] ic_in_MOSFET_3;  // sfix18_En8
  wire signed [17:0] ic_in_MOSFET_4;  // sfix18_En8
  wire signed [17:0] ic_in_MOSFET_5;  // sfix18_En8
  wire signed [17:0] I_load;  // sfix18_En6
  wire signed [17:0] Vout;  // sfix18_En6
  wire signed [17:0] Ib;  // sfix18_En6
  wire signed [17:0] Ic;  // sfix18_En6
  wire signed [17:0] Ia;  // sfix18_En6
  wire signed [17:0] Vb_1;  // sfix18_En6
  wire signed [17:0] Vc_1;  // sfix18_En6
  wire signed [17:0] Va_1;  // sfix18_En6


  // <S2>/Rate Transition1
  assign I_load_in_1 = I_load_in;

  simscape_system_tc u_simscape_system_tc (.clk(clk),
                                           .reset(reset),
                                           .clk_enable(clk_enable),
                                           .enb(enb),
                                           .enb_1_37_0(enb_1_37_0),
                                           .enb_1_37_1(enb_1_37_1)
                                           );

  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 36
  always @(posedge clk)
    begin : ctr_0_36_process
      if (reset == 1'b1) begin
        s <= 6'b000000;
      end
      else begin
        if (enb) begin
          if (s >= 6'b100100) begin
            s <= 6'b000000;
          end
          else begin
            s <= s + 6'b000001;
          end
        end
      end
    end

  // <S2>/Rate Transition2
  assign va = va_i;

  // <S2>/Rate Transition3
  assign vb = vb_i;

  // <S2>/Rate Transition6
  assign vc = vc_i;

  // <S2>/FET_CTRL
  // <S2>/Vector Concatenate2
  // <S2>/Demux
  // <S2>/Rate Transition7
  // <S2>/Rate Transition10
  // <S2>/Rate Transition4
  // <S2>/Rate Transition5
  // <S2>/Rate Transition9
  // <S2>/Rate Transition8
  FET_CTRL u_FET_CTRL (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .enb_1_37_1(enb_1_37_1),
                       .vs_0(vs_out_MOSFET),  // sfix18_En6
                       .vs_1(vs_out_MOSFET1),  // sfix18_En6
                       .vs_2(vs_out_MOSFET2),  // sfix18_En6
                       .vs_3(vs_out_MOSFET3),  // sfix18_En6
                       .vs_4(vs_out_MOSFET5),  // sfix18_En6
                       .vs_5(vs_out_MOSFET4),  // sfix18_En6
                       .is_0(is_out_MOSFET),  // sfix18_En6
                       .is_1(is_out_MOSFET1),  // sfix18_En6
                       .is_2(is_out_MOSFET2),  // sfix18_En6
                       .is_3(is_out_MOSFET3),  // sfix18_En6
                       .is_4(is_out_MOSFET5),  // sfix18_En6
                       .is_5(is_out_MOSFET4),  // sfix18_En6
                       .G_0(UP_L1),  // boolean
                       .G_1(DW_L1),  // boolean
                       .G_2(DW_L2),  // boolean
                       .G_3(DW_L3),  // boolean
                       .G_4(UP_L3),  // boolean
                       .G_5(UP_L2),  // boolean
                       .sch_ctr_36(s),  // ufix6
                       .ic_0(ic_in_MOSFET_0),  // sfix18_En8
                       .ic_1(ic_in_MOSFET_1),  // sfix18_En8
                       .ic_2(ic_in_MOSFET_2),  // sfix18_En8
                       .ic_3(ic_in_MOSFET_3),  // sfix18_En8
                       .ic_4(ic_in_MOSFET_4),  // sfix18_En8
                       .ic_5(ic_in_MOSFET_5)  // sfix18_En8
                       );

  // <S2>/HDL Subsystem
  // <S2>/Vector Concatenate
  // <S2>/Vector Concatenate1
  HDL_Subsystem u_HDL_Subsystem (.clk(clk),
                                 .reset(reset),
                                 .enb(enb),
                                 .enb_1_37_1(enb_1_37_1),
                                 .enb_1_37_0(enb_1_37_0),
                                 .I_load_in(I_load_in_1),  // sfix18_En8
                                 .ic_in_MOSFET(ic_in_MOSFET_0),  // sfix18_En8
                                 .ic_in_MOSFET1(ic_in_MOSFET_1),  // sfix18_En8
                                 .ic_in_MOSFET2(ic_in_MOSFET_2),  // sfix18_En8
                                 .ic_in_MOSFET3(ic_in_MOSFET_3),  // sfix18_En8
                                 .ic_in_MOSFET4(ic_in_MOSFET_5),  // sfix18_En8
                                 .ic_in_MOSFET5(ic_in_MOSFET_4),  // sfix18_En8
                                 .va(va),  // sfix18_En8
                                 .vb(vb),  // sfix18_En8
                                 .vc(vc),  // sfix18_En8
                                 .sch_ctr_36(s),  // ufix6
                                 .I_load(I_load),  // sfix18_En6
                                 .is_out_MOSFET(is_out_MOSFET),  // sfix18_En6
                                 .vs_out_MOSFET(vs_out_MOSFET),  // sfix18_En6
                                 .is_out_MOSFET1(is_out_MOSFET1),  // sfix18_En6
                                 .vs_out_MOSFET1(vs_out_MOSFET1),  // sfix18_En6
                                 .is_out_MOSFET2(is_out_MOSFET2),  // sfix18_En6
                                 .vs_out_MOSFET2(vs_out_MOSFET2),  // sfix18_En6
                                 .is_out_MOSFET3(is_out_MOSFET3),  // sfix18_En6
                                 .vs_out_MOSFET3(vs_out_MOSFET3),  // sfix18_En6
                                 .is_out_MOSFET4(is_out_MOSFET4),  // sfix18_En6
                                 .vs_out_MOSFET4(vs_out_MOSFET4),  // sfix18_En6
                                 .is_out_MOSFET5(is_out_MOSFET5),  // sfix18_En6
                                 .vs_out_MOSFET5(vs_out_MOSFET5),  // sfix18_En6
                                 .Vout(Vout),  // sfix18_En6
                                 .Ib(Ib),  // sfix18_En6
                                 .Ic(Ic),  // sfix18_En6
                                 .Ia(Ia),  // sfix18_En6
                                 .Vb_1(Vb_1),  // sfix18_En6
                                 .Vc_1(Vc_1),  // sfix18_En6
                                 .Va_1(Va_1)  // sfix18_En6
                                 );

  assign O_Ia = Ia;

  assign O_Ib = Ib;

  assign O_Ic = Ic;

  assign O_Vc = Vc_1;

  assign O_Vb = Vb_1;

  assign O_Va = Va_1;

  assign O_Vout = Vout;

  assign O_I_load = I_load;

  assign ce_out = enb_1_37_1;

endmodule  // simscape_system

