<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: RISC-V-main/rtl/as_rv32i_core.v Source File</title>
<link href="tabs.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.vss" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__core_8v_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">as_rv32i_core.v</div></div>
</div><!--header-->
<div class="contents">
<a href="as__rv32i__core_8v.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span>//////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span>// Company: UQAC</div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span>// Engineer: SHACHA</div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span>// </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span>// Create Date: 07/07/2023 03:51:30 PM</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span>// Design Name: </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span>// Module Name: as_rv32i_core</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span>// Project Name: </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span>// Target Devices: </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span>// Tool Versions: </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>// Description: Top Module</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>/* </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>   </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>*/</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>// Dependencies: </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>// </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>// Revision:</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>// Revision 0.01 - File Created</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>// Additional Comments:</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>// </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>//////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>`timescale 1ns / 1ps</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>`default_nettype none</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>`include &quot;as_rv32i_header.vh&quot;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>module as_rv32i_core #(parameter PC_RESET = 32&#39;h00_00_00_00, TRAP_ADDRESS = 0, ZICSR_EXTENSION = 1) ( </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    input wire i_clk, i_rst_n,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    /// Instruction Memory Interface (32 bit rom) ///</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    input wire[31:0] i_inst, //32-bit instruction</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    output wire[31:0] o_iaddr, //address of instruction </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    output wire o_stb_inst, //request for read access to instruction memory</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    input wire i_ack_inst, //ack (high if new instruction is ready)</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    /// Data Memory Interface (32 bit ram) ///</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    input wire[31:0] i_din, //data retrieve from memory</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    output wire[31:0] o_dout, //data to be stored to memory</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    output wire[31:0] o_daddr, //address of data memory for store/load</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    output wire[3:0] o_wr_mask, //write mask control</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    output wire o_wr_en, //write enable </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    output wire o_stb_data, //request for read/write access to data memory</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    input wire i_ack_data, //ack by data memory (high when read data is ready or when write data is already written)</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    /// Interrupts ///</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    input wire i_external_interrupt, //interrupt from external source</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    input wire i_software_interrupt, //interrupt from software (inter-processor interrupt)</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    input wire i_timer_interrupt //interrupt from timer</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>);</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>   </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    /// wires for basereg ///</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    wire[31:0] rs1_orig,rs2_orig;   </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    wire[31:0] rs1,rs2;  </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    wire ce_read;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    /// wires for as_rv32i_fetch ///</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>     wire[31:0] fetch_pc;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>     wire[31:0] fetch_inst;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    /// wires for as_rv32i_decoder ///</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    wire[`ALU_WIDTH-1:0] decoder_alu;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    wire[`OPCODE_WIDTH-1:0] decoder_opcode;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    wire[31:0] decoder_pc;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    wire[4:0] decoder_rs1_addr, decoder_rs2_addr;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    wire[4:0] decoder_rs1_addr_q, decoder_rs2_addr_q;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    wire[4:0] decoder_rd_addr; </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    wire[31:0] decoder_imm; </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    wire[2:0] decoder_funct3;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    wire[`EXCEPTION_WIDTH-1:0] decoder_exception;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    wire decoder_ce;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    wire decoder_flush;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    /// wires for as_rv32i_alu ///</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    wire[`OPCODE_WIDTH-1:0] alu_opcode;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    wire[4:0] alu_rs1_addr;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    wire[31:0] alu_rs1;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    wire[31:0] alu_rs2;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    wire[11:0] alu_imm;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    wire[2:0] alu_funct3;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    wire[31:0] alu_y;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    wire[31:0] alu_pc;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    wire[31:0] alu_next_pc;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    wire alu_change_pc;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    wire alu_wr_rd;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    wire[4:0] alu_rd_addr;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    wire[31:0] alu_rd;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    wire alu_rd_valid;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    wire[`EXCEPTION_WIDTH-1:0] alu_exception;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    wire alu_ce;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    wire alu_flush;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    wire alu_force_stall;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    /// wires for as_rv32i_memoryaccess ///</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    wire[`OPCODE_WIDTH-1:0] memoryaccess_opcode;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    wire[2:0] memoryaccess_funct3;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    wire[31:0] memoryaccess_pc;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    wire memoryaccess_wr_rd;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    wire[4:0] memoryaccess_rd_addr;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    wire[31:0] memoryaccess_rd;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    wire[31:0] memoryaccess_data_load;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    wire memoryaccess_wr_mem;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    wire memoryaccess_ce;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    wire memoryaccess_flush;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    wire o_stall_from_alu;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    /// wires for as_rv32i_writeback ///</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    wire writeback_wr_rd; </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    wire[4:0] writeback_rd_addr; </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    wire[31:0] writeback_rd;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    wire[31:0] writeback_next_pc;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    wire writeback_change_pc;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    wire writeback_ce;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    wire writeback_flush;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    /// wires for as_rv32i_csr ///</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    wire[31:0] csr_out; //CSR value to be stored to basereg</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    wire[31:0] csr_return_address; //mepc CSR</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    wire[31:0] csr_trap_address; //mtvec CSR</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    wire csr_go_to_trap; //high before going to trap (if exception/interrupt detected)</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    wire csr_return_from_trap; //high before returning from trap (via mret)</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    wire stall_decoder,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>         stall_alu,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>         stall_memoryaccess,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>         stall_writeback; //control stall of each pipeline stages</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    assign ce_read = decoder_ce &amp;&amp; !stall_decoder; //reads basereg only decoder is not stalled </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    assign o_wr_en = memoryaccess_wr_mem &amp;&amp; !writeback_change_pc; </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    /// module instantiations ///</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    rv32i_forwarding operand_forwarding ( //logic for operand forwarding</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        .i_rs1_orig(rs1_orig), //current rs1 value saved in basereg</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        .i_rs2_orig(rs2_orig), //current rs2 value saved in basereg</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        .i_decoder_rs1_addr_q(decoder_rs1_addr_q), //address of operand rs1 used in ALU stage</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        .i_decoder_rs2_addr_q(decoder_rs2_addr_q), //address of operand rs2 used in ALU stage</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        .o_alu_force_stall(alu_force_stall), //high to force ALU stage to stall</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        .o_rs1(rs1), //rs1 value with Operand Forwarding</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        .o_rs2(rs2), //rs2 value with Operand Forwarding</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>        /// Stage 4 [MEMORYACCESS] ///</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        .i_alu_rd_addr(alu_rd_addr), //destination register address</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>        .i_alu_wr_rd(alu_wr_rd), //high if rd_addr will be written</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        .i_alu_rd_valid(alu_rd_valid), //high if rd is already valid at this stage (not LOAD nor CSR instruction)</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        .i_alu_rd(alu_rd), //rd value in stage 4</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        .i_memoryaccess_ce(memoryaccess_ce), //high if stage 4 is enabled</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        /// Stage 5 [WRITEBACK] ///</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        .i_memoryaccess_rd_addr(memoryaccess_rd_addr), //destination register address</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        .i_memoryaccess_wr_rd(memoryaccess_wr_rd), //high if rd_addr will be written</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        .i_writeback_rd(writeback_rd), //rd value in stage 5</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        .i_writeback_ce(writeback_ce) //high if stage 4 is enabled</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    );</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    as_rv32i_basereg m0( //regfile controller for the 32 integer base registers</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        .i_clk(i_clk),</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        .i_ce_read(ce_read), //clock enable for reading from basereg [STAGE 2]</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        .i_rs1_addr(decoder_rs1_addr), //source register 1 address</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        .i_rs2_addr(decoder_rs2_addr), //source register 2 address</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        .i_rd_addr(writeback_rd_addr), //destination register address</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        .i_rd(writeback_rd), //data to be written to destination register</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        .i_wr(writeback_wr_rd), //write enable</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        .o_rs1(rs1_orig), //source register 1 value</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        .o_rs2(rs2_orig) //source register 2 value</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    );</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    as_rv32i_fetch #(.PC_RESET(PC_RESET)) m1( // logic for fetching instruction [FETCH STAGE , STAGE 1]</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        .i_clk(i_clk),</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        .i_rst_n(i_rst_n),</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        .o_iaddr(o_iaddr), //Instruction address</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        .o_pc(fetch_pc), //PC value of o_inst</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        .i_inst(i_inst), // retrieved instruction from Memory</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        .o_inst(fetch_inst), // instruction</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>        .o_stb_inst(o_stb_inst), // request for instruction</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        .i_ack_inst(i_ack_inst), //ack (high if new instruction is ready)</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>        /// PC Control ///</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>        .i_writeback_change_pc(writeback_change_pc), //high when PC needs to change when going to trap or returning from trap</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>        .i_writeback_next_pc(writeback_next_pc), //next PC due to trap</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>        .i_alu_change_pc(alu_change_pc), //high when PC needs to change for taken branches and jumps</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        .i_alu_next_pc(alu_next_pc), //next PC due to branch or jump</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        /// Pipeline Control ///</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>        .o_ce(decoder_ce), // output clk enable for pipeline stalling of next stage</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        .i_stall((stall_decoder || stall_alu || stall_memoryaccess || stall_writeback)), //informs this stage to stall</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        .i_flush(decoder_flush) //flush this stage</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    ); </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    as_rv32i_decoder m2( //logic for the decoding of the 32 bit instruction [DECODE STAGE , STAGE 2]</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        .i_clk(i_clk),</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        .i_rst_n(i_rst_n),</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        .i_inst(fetch_inst), //32 bit instruction</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>        .i_pc(fetch_pc), //PC value from fetch stage</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>        .o_pc(decoder_pc), //PC value</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>        .o_rs1_addr(decoder_rs1_addr),// address for register source 1</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        .o_rs1_addr_q(decoder_rs1_addr_q), // registered address for register source 1</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        .o_rs2_addr(decoder_rs2_addr), // address for register source 2</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        .o_rs2_addr_q(decoder_rs2_addr_q), // registered address for register source 2</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>        .o_rd_addr(decoder_rd_addr), // address for destination register</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        .o_imm(decoder_imm), // extended value for immediate</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        .o_funct3(decoder_funct3), // function type</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        .o_alu(decoder_alu), //alu operation type</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        .o_opcode(decoder_opcode), //opcode type</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>        .o_exception(decoder_exception), //exceptions: illegal inst, ecall, ebreak, mret</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>         /// Pipeline Control ///</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>        .i_ce(decoder_ce), // input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        .o_ce(alu_ce), // output clk enable for pipeline stalling of next stage</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        .i_stall((stall_alu || stall_memoryaccess || stall_writeback)), //informs this stage to stall</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        .o_stall(stall_decoder), //informs pipeline to stall</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        .i_flush(alu_flush), //flush this stage</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        .o_flush(decoder_flush) //flushes previous stages</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    );</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    as_rv32i_alu m3( //ALU combinational logic [EXECUTE STAGE , STAGE 3]</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>        .i_clk(i_clk),</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        .i_rst_n(i_rst_n),</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        .i_alu(decoder_alu), //alu operation type</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        .i_rs1_addr(decoder_rs1_addr_q), //address for register source 1</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        .o_rs1_addr(alu_rs1_addr), //address for register source 1</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        .i_rs1(rs1), //Source register 1 value</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        .o_rs1(alu_rs1), //Source register 1 value</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        .i_rs2(rs2), //Source Register 2 value</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        .o_rs2(alu_rs2), //Source Register 2 value</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        .i_imm(decoder_imm), //Immediate value from previous stage</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        .o_imm(alu_imm), //Immediate value</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        .i_funct3(decoder_funct3), //function type from decoder stage</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        .o_funct3(alu_funct3), //function type</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        .i_opcode(decoder_opcode), //opcode type from previous stage</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        .o_opcode(alu_opcode), //opcode type</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        .i_exception(decoder_exception), //exception from decoder stage</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        .o_exception(alu_exception), //exception: illegal inst,ecall,ebreak,mret</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        .o_y(alu_y), //result of arithmetic operation</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>        /// PC Control ///</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        .i_pc(decoder_pc), //pc from decoder stage</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>        .o_pc(alu_pc), // current pc </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>        .o_next_pc(alu_next_pc), //next pc </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        .o_change_pc(alu_change_pc), //change pc if high</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        /// Basereg Control ///</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        .o_wr_rd(alu_wr_rd), //write rd to basereg if enabled</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        .i_rd_addr(decoder_rd_addr), //address for destination register (from previous stage)</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>        .o_rd_addr(alu_rd_addr), //address for destination register</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        .o_rd(alu_rd), //value to be written back to destination register</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>        .o_rd_valid(alu_rd_valid), //high if o_rd is valid (not load nor csr instruction)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>         /// Pipeline Control ///</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>        .o_stall_from_alu(o_stall_from_alu), //prepare to stall next stage(memory-access stage) for load/store instruction</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>        .i_ce(alu_ce), // input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        .o_ce(memoryaccess_ce), // output clk enable for pipeline stalling of next stage</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        .i_stall((stall_memoryaccess || stall_writeback)), //informs this stage to stall</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        .i_force_stall(alu_force_stall), //force this stage to stall</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        .o_stall(stall_alu), //informs pipeline to stall</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        .i_flush(memoryaccess_flush), //flush this stage</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        .o_flush(alu_flush) //flushes previous stages</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    );</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    as_rv32i_memoryaccess m4( //logic controller for data memory access (load/store) [MEMORY STAGE , STAGE 4]</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>        .i_clk(i_clk),</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>        .i_rst_n(i_rst_n),</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>        .i_rs2(alu_rs2), //data to be stored to memory is always rs2</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        .i_din(i_din), //data retrieve from memory </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>        .i_y(alu_y), //y value from ALU (address of data to memory be stored or loaded)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        .o_y(o_daddr), //y value used as data memory address</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        .i_funct3(alu_funct3), //funct3 from previous stage</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        .o_funct3(memoryaccess_funct3), //funct3 (byte,halfword,word)</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        .i_opcode(alu_opcode), //opcode type from previous stage</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        .o_opcode(memoryaccess_opcode), //opcode type</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>        .i_pc(alu_pc), //PC from previous stage</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        .o_pc(memoryaccess_pc), //PC value</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        /// Basereg Control ///</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        .i_wr_rd(alu_wr_rd), //write rd to base reg is enabled (from memoryaccess stage)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        .o_wr_rd(memoryaccess_wr_rd), //write rd to the base reg if enabled</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        .i_rd_addr(alu_rd_addr), //address for destination register (from previous stage)</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        .o_rd_addr(memoryaccess_rd_addr), //address for destination register</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        .i_rd(alu_rd), //value to be written back to destination reg</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        .o_rd(memoryaccess_rd), //value to be written back to destination register</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        /// Data Memory Control ///</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        .o_stb_data(o_stb_data), //request for read/write access to data memory</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        .i_ack_data(i_ack_data), //ack by data memory (high when read data is ready or when write data is already written</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        .o_data_store(o_dout), //data to be stored to memory (mask-aligned)</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        .o_data_load(memoryaccess_data_load), //data to be loaded to base reg (z-or-s extended) </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        .o_wr_mask(o_wr_mask), //write mask {byte3,byte2,byte1,byte0}</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        .o_wr_mem(memoryaccess_wr_mem), //write to data memory if enabled</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>         /// Pipeline Control ///</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        .i_stall_from_alu(o_stall_from_alu), //stalls this stage when incoming instruction is a load/store</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        .i_ce(memoryaccess_ce), // input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        .o_ce(writeback_ce), // output clk enable for pipeline stalling of next stage</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        .i_stall(stall_writeback), //informs this stage to stall</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        .o_stall(stall_memoryaccess), //informs pipeline to stall</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        .i_flush(writeback_flush), //flush this stage</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        .o_flush(memoryaccess_flush) //flushes previous stages</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    );</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    as_rv32i_writeback m5( //logic controller for the next PC and rd value [WRITEBACK STAGE , STAGE 5]</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        .i_funct3(memoryaccess_funct3), //function type</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        .i_data_load(memoryaccess_data_load), //data to be loaded to base reg (from previous stage)</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        .i_csr_out(csr_out), //CSR value to be loaded to basereg</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        .i_opcode_load(memoryaccess_opcode[`LOAD]),</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        .i_opcode_system(memoryaccess_opcode[`SYSTEM]), </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        /// Basereg Control ///</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        .i_wr_rd(memoryaccess_wr_rd), //write rd to base reg is enabled (from memoryaccess stage)</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        .o_wr_rd(writeback_wr_rd), //write rd to the base reg if enabled</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        .i_rd_addr(memoryaccess_rd_addr), //address for destination register (from previous stage)</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        .o_rd_addr(writeback_rd_addr), //address for destination register</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        .i_rd(memoryaccess_rd), //value to be written back to destination reg</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        .o_rd(writeback_rd), //value to be written back to destination register</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        /// PC Control ///</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>        .i_pc(memoryaccess_pc), //pc value</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        .o_next_pc(writeback_next_pc), //new PC value</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        .o_change_pc(writeback_change_pc), //high if PC needs to jump</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        /// Trap-Handler ///</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        .i_go_to_trap(csr_go_to_trap), //high before going to trap (if exception/interrupt detected)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>        .i_return_from_trap(csr_return_from_trap), //high before returning from trap (via mret)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>        .i_return_address(csr_return_address), //mepc CSR</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        .i_trap_address(csr_trap_address), //mtvec CSR</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>        /// Pipeline Control ///</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        .i_ce(writeback_ce), // input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        .o_stall(stall_writeback), //informs pipeline to stall</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        .o_flush(writeback_flush) //flushes previous stages </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    );</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    // removable extensions</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    if(ZICSR_EXTENSION == 1) begin: zicsr</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        as_rv32i_csr #(.TRAP_ADDRESS(TRAP_ADDRESS)) m6( // control logic for Control and Status Registers (CSR) [STAGE 4]</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>            .i_clk(i_clk),</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>            .i_rst_n(i_rst_n),</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>            /// Interrupts ///</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>            .i_external_interrupt(i_external_interrupt), //interrupt from external source</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>            .i_software_interrupt(i_software_interrupt), //interrupt from software (inter-processor interrupt)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>            .i_timer_interrupt(i_timer_interrupt), //interrupt from timer</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>            /// Exceptions ///</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>            .i_is_inst_illegal(alu_exception[`ILLEGAL]), //illegal instruction</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>            .i_is_ecall(alu_exception[`ECALL]), //ecall instruction</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>            .i_is_ebreak(alu_exception[`EBREAK]), //ebreak instruction</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>            .i_is_mret(alu_exception[`MRET]), //mret (return from trap) instruction</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>            /// Load/Store Misaligned Exception ///</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>            .i_opcode(alu_opcode), //opcode type from alu stage</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>            .i_y(alu_y), //y value from ALU (address used in load/store/jump/branch)</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>            /// CSR instruction ///</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>            .i_funct3(alu_funct3), // CSR instruction operation</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>            .i_csr_index(alu_imm), //immediate value decoded by decoder</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>            .i_imm({27&#39;b0,alu_rs1_addr}), //unsigned immediate for immediate type of CSR instruction (new value to be stored to CSR)</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>            .i_rs1(alu_rs1), //Source register 1 value (new value to be stored to CSR)</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>            .o_csr_out(csr_out), //CSR value to be loaded to basereg</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>            /// Trap-Handler ///</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>            .i_pc(alu_pc), //Program Counter  (three stages had already been filled [fetch -&gt; decode -&gt; execute ])</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>            .writeback_change_pc(writeback_change_pc), //high if writeback will issue change_pc (which will override this stage)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>            .o_return_address(csr_return_address), //mepc CSR</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>            .o_trap_address(csr_trap_address), //mtvec CSR</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>            .o_go_to_trap_q(csr_go_to_trap), //high before going to trap (if exception/interrupt detected)</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>            .o_return_from_trap_q(csr_return_from_trap), //high before returning from trap (via mret)</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>            .i_minstret_inc(writeback_ce), //high for one clock cycle at the end of every instruction</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>            /// Pipeline Control ///</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>            .i_ce(memoryaccess_ce), // input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>            .i_stall((stall_writeback || stall_memoryaccess)) //informs this stage to stall</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>        );</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    end</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    else begin: zicsr</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>        assign csr_out = 0;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>        assign csr_return_address = 0;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>        assign csr_trap_address = 0;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>        assign csr_go_to_trap = 0;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>        assign csr_return_from_trap = 0;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    end</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>     </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> /********************************** TO DO: Formal Verification | Yosys *********************************/</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>   `ifdef FORMAL </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>        //f_past_valid logic</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>        reg f_past_valid = 0;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>        always @(posedge i_clk) f_past_valid &lt;= 1;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        // assume initial conditions</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>        initial begin</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>            assume(i_rst_n == 0);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        end</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        // assumption on inputs(not more than one opcode and alu operation is high)</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        wire[4:0] f_alu=decoder_alu[`ADD]+decoder_alu[`SUB]+decoder_alu[`SLT]+decoder_alu[`SLTU]+decoder_alu[`XOR]+decoder_alu[`OR]+decoder_alu[`AND]+decoder_alu[`SLL]+decoder_alu[`SRL]+decoder_alu[`SRA]+decoder_alu[`EQ]+decoder_alu[`NEQ]+decoder_alu[`GE]+decoder_alu[`GEU]+0;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>        wire[4:0] f_opcode=decoder_opcode[`RTYPE]+decoder_opcode[`ITYPE]+decoder_opcode[`LOAD]+decoder_opcode[`STORE]+decoder_opcode[`BRANCH]+decoder_opcode[`JAL]+decoder_opcode[`JALR]+decoder_opcode[`LUI]+decoder_opcode[`AUIPC]+decoder_opcode[`SYSTEM]+decoder_opcode[`FENCE]+0;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>        always @* begin</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>            assume(f_alu &lt;= 1);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>            assume(f_opcode &lt;= 1);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>            assume(i_mtime_wr == 0);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>            assume(i_mtimecmp_wr == 0);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        end</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>        //////////////////////////////////////////////// verify Operand Forwarding ///////////////////////////////////////////////////</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        reg[4:0] f_alu_rs2_addr;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>        reg[4:0] f_memoryaccess_rs1_addr; </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        reg[4:0] f_memoryaccess_rs2_addr; </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        reg[31:0] f_memoryaccess_rs1;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        reg[31:0] f_memoryaccess_rs2;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>        always @(posedge i_clk) begin </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>            if(alu_ce &amp;&amp; !(stall[`ALU] || stall[`MEMORYACCESS] || stall[`WRITEBACK])) begin //store rs2_addr pipeline register for ALU stage</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                f_alu_rs2_addr &lt;= decoder_rs2_addr_q;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>            end</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>            if(memoryaccess_ce &amp;&amp; !(stall[`MEMORYACCESS] || stall[`WRITEBACK])) begin //store rs1_addr, rs2_addr, rs1, and rs2  pipeline registers for STAGE 4</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>                f_memoryaccess_rs1_addr &lt;= alu_rs1_addr;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                f_memoryaccess_rs2_addr &lt;= f_alu_rs2_addr;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                f_memoryaccess_rs1 &lt;= alu_rs1;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                f_memoryaccess_rs2 &lt;= alu_rs2;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>            end</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>        end</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>            if(writeback_ce) begin //Stage 5 is enabled</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                if(f_memoryaccess_rs1_addr != 0) begin</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>                    assert(f_memoryaccess_rs1 == m0.base_regfile[f_memoryaccess_rs1_addr]); //verify that the rs1 value used from the ALU stage is the MOST updated value</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                end</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>                else assert(f_memoryaccess_rs1 == 0);</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                if(f_memoryaccess_rs2_addr != 0) begin</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                    assert(f_memoryaccess_rs2 == m0.base_regfile[f_memoryaccess_rs2_addr]); //verify that the rs2 value used from the ALU stage is the MOST updated value</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                end</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                else assert(f_memoryaccess_rs2 == 0);</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>            end</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        end</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        ///////////////////////////////// verify that taken branches, jumps, and traps will update PC ///////////////////////////////////</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>            // change_pc in stage 5 (due to traps) will force first stage to change PC in next clk cycle and all _ce to be</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>            // disabled (excecpt for fetch_ce which is always high)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>            if($past(writeback_change_pc) &amp;&amp; $past(writeback_ce) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                assert(o_iaddr == $past(writeback_next_pc));  </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>                assert({writeback_ce,memoryaccess_ce,alu_ce,decoder_ce,fetch_ce} == 5&#39;b00001);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>            end</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>            // change_pc in stage 3 (due to jumps and branches) will force first stage to change PC in next clock cycle unless</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>            // stalled by stage 3(due to data dependency) or stage 4(due to load instruction) or be flushed by stage 5(due to traps)</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>            // and all _ce of previous stages of STAGE 3 to be disabled (except for fetch_ce which is always high)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>            else if($past(alu_change_pc) &amp;&amp; $past(alu_ce) &amp;&amp; !$past(stall[`ALU]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>                assert(o_iaddr == $past(alu_next_pc));         </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>                assert({alu_ce,decoder_ce,fetch_ce} == 3&#39;b001);</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>            end</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>            </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>            // verify that if no taken branches,jumps,or traps then PC  will just be added by 4</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>            if(!$past(writeback_change_pc) &amp;&amp; !$past(alu_change_pc) &amp;&amp; !$past(stall[`FETCH]) &amp;&amp; $past(fetch_ce) &amp;&amp; $past(i_rst_n) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                assert(o_iaddr == $past(o_iaddr)+4);</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>            end</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        end</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        //////////////////////////////////////// verify valid writes to basereg and data memory /////////////////////////////////////////</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>            // verify that basereg will be written only if writeback_ce is high</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>            if(writeback_wr_rd) assert(writeback_ce);</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>            </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>            // verify data memory will be written at next clk cycle only if memoryaccess_ce is high and stage 5 does not have to change PC</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>            if(o_wr_en) assert($past(memoryaccess_ce) &amp;&amp; !$past(writeback_change_pc) &amp;&amp; !writeback_change_pc);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>        end</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>        </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>        /////////////////////////////////////////////////// verify pipeline stalls /////////////////////////////////////////////////////</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>        reg cover_tick = 0;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>            // verify that when stalled, PC address and _ce will not change</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>            if(($past(stall)!=0) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) assert(o_iaddr == $past(o_iaddr));</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>            if($past(stall[`WRITEBACK]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>               assert(writeback_ce == $past(writeback_ce));</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>               assert(memoryaccess_ce == $past(memoryaccess_ce));</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>               assert(alu_ce == $past(alu_ce));</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>               assert(decoder_ce == $past(decoder_ce));</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>               assert(fetch_ce == $past(fetch_ce));</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>            end</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>            if($past(stall[`MEMORYACCESS]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>               assert(memoryaccess_ce == $past(memoryaccess_ce));</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>               assert(alu_ce == $past(alu_ce));</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>               assert(decoder_ce == $past(decoder_ce));</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>               assert(fetch_ce == $past(fetch_ce));</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>            end</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>            if($past(stall[`ALU]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>               assert(alu_ce == $past(alu_ce));</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>               assert(decoder_ce == $past(decoder_ce));</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>               assert(fetch_ce == $past(fetch_ce));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>            end</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>            if($past(stall[`DECODER]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>               assert(decoder_ce == $past(decoder_ce));</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>               assert(fetch_ce == $past(fetch_ce));</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>            end</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>            if($past(stall[`FETCH]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>               assert(fetch_ce == $past(fetch_ce));</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>            end</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>            </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>            //verify that output states of ALU stage will not change if pipeline is stalled</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>            if($past(alu_ce) &amp;&amp; $past(stall[`MEMORYACCESS]) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>               assert(alu_change_pc == $past(alu_change_pc));</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>               assert(alu_next_pc == $past(alu_next_pc));</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>               assert(alu_force_stall == $past(alu_force_stall));</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>            end</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>            // verify that if a stage is stalled, then the previous stage should be stalled too</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>            if(stall[`WRITEBACK]) assert(stall[`MEMORYACCESS]);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>            if(stall[`MEMORYACCESS] || (alu_force_stall &amp;&amp; !writeback_change_pc)) assert(stall[`ALU]);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>            if(stall[`ALU]) assert(stall[`DECODER]);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>            if(stall[`DECODER]) assert(stall[`FETCH]);</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>            if(writeback_change_pc) assert(stall == 0); //pipeline will never be stalled and flushed(by stage 5) at same time</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                                                        //No stall can stop flush from stage 5</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>            // verify that if stage 4 is stalled while stage 5 is not, stage 5 will be disabled at next clk cycle (writeback_ce wil be low) (pipeline bubbling)</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>            if($past(stall[`MEMORYACCESS]) &amp;&amp; !$past(stall[`WRITEBACK]) &amp;&amp; $past(i_rst_n) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>                assert(memoryaccess_ce &amp;&amp; !writeback_ce);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>            end </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>            // verify that if stage 3 is stalled while stage 4 is not, stage 4 will be disabled at next clk cycle (memoryaccess_ce will be low) (pipeline bubbling)</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>           if($past(alu_force_stall) &amp;&amp; !$past(stall[`MEMORYACCESS]) &amp;&amp; $past(i_rst_n) &amp;&amp; i_rst_n &amp;&amp; !$past(writeback_change_pc) &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                assert(alu_ce &amp;&amp; !memoryaccess_ce);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>           end</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>        end</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>        //////////////////////////////////////// verify increments of mcycle and minstret CSR ///////////////////////////////////////////</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>            //verify mcycle will always increment</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>            if(!$past(zicsr.m6.mcountinhibit_cy) &amp;&amp; $past(i_rst_n) &amp;&amp; i_rst_n &amp;&amp; f_past_valid) begin</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                assert(zicsr.m6.mcycle == $past(zicsr.m6.mcycle) + 1);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>            end</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>            //verify minstret will increment for every instruction executed (except for go_to_trap and return_from_trap)</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>            if($past(!zicsr.m6.mcountinhibit_ir &amp;&amp; writeback_ce &amp;&amp; !stall[`WRITEBACK] &amp;&amp; !csr_go_to_trap &amp;&amp; !csr_return_from_trap &amp;&amp; i_rst_n) &amp;&amp; i_rst_n) begin</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>              assert(zicsr.m6.minstret == $past(zicsr.m6.minstret) + 1);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>            end</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>        end</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>        ////////////////////////////////////////////////////// COVER STATEMENTS /////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        /*</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        always @(posedge i_clk) begin</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>            // cover 10 instruction executed</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>            cover(zicsr.m6.minstret == 10);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>            // cover write to basereg address 2</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>            cover(($past(m0.base_regfile[2]) != m0.base_regfile[2]) &amp;&amp; f_past_valid); </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>            // cover if basereg can change without the wr_rd enabled by writeback stage [FAIL]</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>            //cover(($past(m0.base_regfile[3]) != m0.base_regfile[3] &amp;&amp; f_past_valid) &amp;&amp; !$past(writeback_wr_rd));</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>        end</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>        */</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>        /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    `endif</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    /********************************** End of Formal Verification | Yosys *********************************/</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>endmodule</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_2820ad9171bf05546b333ebb8bc9bb96.html">rtl</a></li><li class="navelem"><a class="el" href="as__rv32i__core_8v.html">as_rv32i_core.v</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
