$date
  Tue Nov 22 15:20:36 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module wuerfel_d2_tb $end
$var reg 3 ! inputs[2:0] $end
$var reg 7 " outputs[6:0] $end
$scope module wuerfel_0 $end
$var reg 3 # inputs[2:0] $end
$var reg 7 $ outputs[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b001 !
b0000001 "
b001 #
b0000001 $
#1
#2
b010 !
b0000110 "
b010 #
b0000110 $
#3
#4
b011 !
b0000111 "
b011 #
b0000111 $
#5
#6
b100 !
b0011110 "
b100 #
b0011110 $
#7
#8
b101 !
b0011111 "
b101 #
b0011111 $
#9
#10
b110 !
b1111110 "
b110 #
b1111110 $
#11
#12
