

================================================================
== Vivado HLS Report for 'pidfixed'
================================================================
* Date:           Tue Aug 28 13:08:35 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pidfixed
* Solution:       pidfixed
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.10|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|    348|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|    5410|   4053|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    161|
|Register         |        -|      -|     921|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     21|    6331|   4562|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       5|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |pidfixed_CTRL_s_axi_U    |pidfixed_CTRL_s_axi   |        0|      0|   454|   648|
    |pidfixed_mul_16s_cud_U4  |pidfixed_mul_16s_cud  |        0|      4|   193|    21|
    |pidfixed_mul_16s_cud_U5  |pidfixed_mul_16s_cud  |        0|      4|   193|    21|
    |pidfixed_mul_16s_cud_U6  |pidfixed_mul_16s_cud  |        0|      4|   193|    21|
    |pidfixed_sdiv_24nbkb_U1  |pidfixed_sdiv_24nbkb  |        0|      0|  1459|  1114|
    |pidfixed_sdiv_24nbkb_U2  |pidfixed_sdiv_24nbkb  |        0|      0|  1459|  1114|
    |pidfixed_sdiv_24nbkb_U3  |pidfixed_sdiv_24nbkb  |        0|      0|  1459|  1114|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     12|  5410|  4053|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |pidfixed_mul_mul_dEe_U7   |pidfixed_mul_mul_dEe  |  i0 * i1  |
    |pidfixed_mul_mul_dEe_U9   |pidfixed_mul_mul_dEe  |  i0 * i1  |
    |pidfixed_mul_mul_dEe_U11  |pidfixed_mul_mul_dEe  |  i0 * i1  |
    |pidfixed_mul_mul_eOg_U8   |pidfixed_mul_mul_eOg  |  i0 * i1  |
    |pidfixed_mul_mul_eOg_U10  |pidfixed_mul_mul_eOg  |  i0 * i1  |
    |pidfixed_mul_mul_eOg_U12  |pidfixed_mul_mul_eOg  |  i0 * i1  |
    |pidfixed_mul_mul_fYi_U13  |pidfixed_mul_mul_fYi  |  i0 * i1  |
    |pidfixed_mul_mul_fYi_U14  |pidfixed_mul_mul_fYi  |  i0 * i1  |
    |pidfixed_mul_mul_fYi_U15  |pidfixed_mul_mul_fYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_13_fu_517_p2   |     +    |      0|  0|  37|          30|          30|
    |p_Val2_22_fu_550_p2   |     +    |      0|  0|  37|          30|          30|
    |p_Val2_27_fu_639_p2   |     +    |      0|  0|  16|          16|          16|
    |p_Val2_31_fu_659_p2   |     +    |      0|  0|  16|          16|          16|
    |p_Val2_3_fu_484_p2    |     +    |      0|  0|  37|          30|          30|
    |p_Val2_s_6_fu_649_p2  |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_644_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_654_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp_fu_634_p2         |     +    |      0|  0|  16|          16|          16|
    |p_Val2_16_fu_322_p2   |     -    |      0|  0|  24|          17|          17|
    |p_Val2_18_fu_253_p2   |     -    |      0|  0|  23|          16|          16|
    |p_Val2_24_fu_356_p2   |     -    |      0|  0|  24|          17|          17|
    |p_Val2_2_fu_229_p2    |     -    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_288_p2    |     -    |      0|  0|  24|          17|          17|
    |p_Val2_8_fu_241_p2    |     -    |      0|  0|  23|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 348|         285|         285|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  161|         36|    1|         36|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  161|         36|    1|         36|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Kd_pitch_V_read_reg_739  |  16|   0|   16|          0|
    |Kd_roll_V_read_reg_754   |  16|   0|   16|          0|
    |Kd_yaw_V_read_reg_724    |  16|   0|   16|          0|
    |Ki_pitch_V_read_reg_744  |  16|   0|   16|          0|
    |Ki_roll_V_read_reg_759   |  16|   0|   16|          0|
    |Ki_yaw_V_read_reg_729    |  16|   0|   16|          0|
    |Kp_pitch_V_read_reg_749  |  16|   0|   16|          0|
    |Kp_roll_V_read_reg_764   |  16|   0|   16|          0|
    |Kp_yaw_V_read_reg_734    |  16|   0|   16|          0|
    |ap_CS_fsm                |  35|   0|   35|          0|
    |dt_V_read_reg_718        |  16|   0|   16|          0|
    |integral_pitch_V         |  16|   0|   16|          0|
    |integral_roll_V          |  16|   0|   16|          0|
    |integral_yaw_V           |  16|   0|   16|          0|
    |p_Val2_10_reg_900        |  23|   0|   23|          0|
    |p_Val2_11_reg_932        |  16|   0|   16|          0|
    |p_Val2_14_reg_962        |  16|   0|   16|          0|
    |p_Val2_16_reg_838        |  17|   0|   17|          0|
    |p_Val2_17_reg_1022       |  23|   0|   23|          0|
    |p_Val2_18_reg_785        |  16|   0|   16|          0|
    |p_Val2_19_reg_910        |  23|   0|   23|          0|
    |p_Val2_24_reg_863        |  17|   0|   17|          0|
    |p_Val2_25_reg_1027       |  23|   0|   23|          0|
    |p_Val2_26_reg_937        |  16|   0|   16|          0|
    |p_Val2_27_reg_1032       |  16|   0|   16|          0|
    |p_Val2_28_reg_967        |  16|   0|   16|          0|
    |p_Val2_2_reg_769         |  16|   0|   16|          0|
    |p_Val2_30_reg_920        |  16|   0|   16|          0|
    |p_Val2_31_reg_1042       |  16|   0|   16|          0|
    |p_Val2_5_reg_957         |  16|   0|   16|          0|
    |p_Val2_6_reg_813         |  17|   0|   17|          0|
    |p_Val2_7_reg_1017        |  23|   0|   23|          0|
    |p_Val2_8_reg_777         |  16|   0|   16|          0|
    |p_Val2_s_6_reg_1037      |  16|   0|   16|          0|
    |p_Val2_s_reg_890         |  23|   0|   23|          0|
    |previous_error_pitch     |  16|   0|   16|          0|
    |previous_error_roll_s    |  16|   0|   16|          0|
    |previous_error_yaw_V     |  16|   0|   16|          0|
    |r_V_1_reg_972            |  23|   0|   23|          0|
    |r_V_2_reg_905            |  30|   0|   30|          0|
    |r_V_3_reg_977            |  23|   0|   23|          0|
    |r_V_4_reg_915            |  30|   0|   30|          0|
    |r_V_5_reg_982            |  23|   0|   23|          0|
    |r_V_reg_895              |  30|   0|   30|          0|
    |tmp_13_cast_reg_947      |  30|   0|   30|          0|
    |tmp_1_cast_reg_942       |  30|   0|   30|          0|
    |tmp_23_cast_reg_952      |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 921|   0|  921|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |   pidfixed   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   pidfixed   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   pidfixed   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

