#! /home/gil/tools-oss-cad-suite-0.1.0/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-407-g192b6aec9)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/system.vpi";
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/v2005_math.vpi";
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/va_math.vpi";
:vpi_module "/home/gil/tools-oss-cad-suite-0.1.0/lib/ivl/v2009.vpi";
S_0x555556cb9a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555556cb8770 .scope module, "sim_audio" "sim_audio" 3 24;
 .timescale -12 -12;
P_0x555556c6fc40 .param/l "CLK_22579200_PS" 1 3 38, +C4<00000000000000001010110100000000>;
P_0x555556c6fc80 .param/l "CLK_24576000_PS" 1 3 32, +C4<00000000000000001001111011110010>;
v0x555556ce4f70_0 .var "btn_reset", 0 0;
v0x555556ce5030_0 .var "clk_22579200", 0 0;
v0x555556ce50f0_0 .var "clk_24576000", 0 0;
v0x555556ce5190_0 .net "fifo_clk", 0 0, L_0x555556ce8290;  1 drivers
o0x7546b419b008 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
I0x555556c611c0 .island tran;
p0x7546b419b008 .port I0x555556c611c0, o0x7546b419b008;
v0x555556ce5280_0 .net8 "fifo_data", 7 0, p0x7546b419b008;  0 drivers, strength-aware
v0x555556ce5370_0 .net "fifo_oe_n", 0 0, v0x555556cdbad0_0;  1 drivers
v0x555556ce5410_0 .net "fifo_rd_n", 0 0, v0x555556cdbb90_0;  1 drivers
v0x555556ce54b0_0 .net "fifo_rxf_n", 0 0, v0x555556ce4690_0;  1 drivers
L_0x7546b4151138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ce5550_0 .net "fifo_siwu", 0 0, L_0x7546b4151138;  1 drivers
v0x555556ce5680_0 .net "fifo_txe_n", 0 0, v0x555556ce48b0_0;  1 drivers
v0x555556ce5720_0 .net "fifo_wr_n", 0 0, v0x555556cdbf20_0;  1 drivers
v0x555556ce57c0_0 .net "ft2232_reset_n", 0 0, L_0x555556c65790;  1 drivers
v0x555556ce5860_0 .net "led_0", 0 0, L_0x555556ca0c50;  1 drivers
v0x555556ce5900_0 .net "led_1", 0 0, L_0x555556c9f9a0;  1 drivers
v0x555556ce59f0_0 .net "led_reset", 0 0, v0x555556cdd920_0;  1 drivers
L_0x7546b4151018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ce5a90_0 .net "led_user", 0 0, L_0x7546b4151018;  1 drivers
S_0x555556cb74c0 .scope module, "audio_m" "audio" 3 52, 4 24 0, S_0x555556cb8770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "btn_reset";
    .port_info 1 /INPUT 1 "clk_24576000";
    .port_info 2 /INPUT 1 "clk_22579200";
    .port_info 3 /INPUT 1 "fifo_clk";
    .port_info 4 /INPUT 1 "fifo_txe_n";
    .port_info 5 /INPUT 1 "fifo_rxf_n";
    .port_info 6 /OUTPUT 1 "ft2232_reset_n";
    .port_info 7 /OUTPUT 1 "fifo_oe_n";
    .port_info 8 /OUTPUT 1 "fifo_siwu";
    .port_info 9 /OUTPUT 1 "fifo_wr_n";
    .port_info 10 /OUTPUT 1 "fifo_rd_n";
    .port_info 11 /INOUT 8 "fifo_data";
    .port_info 12 /OUTPUT 1 "led_0";
    .port_info 13 /OUTPUT 1 "led_1";
    .port_info 14 /OUTPUT 1 "led_reset";
    .port_info 15 /OUTPUT 1 "led_user";
P_0x555556c25d60 .param/l "RESET_CLKS" 1 4 121, +C4<00000000000000000000000000000111>;
P_0x555556c25da0 .param/l "STATE_RESET" 1 4 89, C4<0>;
P_0x555556c25de0 .param/l "STATE_RESET_BEGIN" 1 4 114, C4<00>;
P_0x555556c25e20 .param/l "STATE_RESET_END" 1 4 117, C4<11>;
P_0x555556c25e60 .param/l "STATE_RESET_IN_PROGRESS" 1 4 116, C4<10>;
P_0x555556c25ea0 .param/l "STATE_RESET_WAIT_FOR_BTN_RELEASE" 1 4 115, C4<01>;
P_0x555556c25ee0 .param/l "STATE_RUNNING" 1 4 90, C4<1>;
L_0x555556ca31b0 .functor BUFZ 1, v0x555556ce50f0_0, C4<0>, C4<0>, C4<0>;
L_0x7546b41510f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556cdc790_0 .net/2u *"_ivl_10", 0 0, L_0x7546b41510f0;  1 drivers
L_0x7546b4151060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556cdc870_0 .net/2u *"_ivl_2", 0 0, L_0x7546b4151060;  1 drivers
L_0x7546b41510a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556cdc950_0 .net/2u *"_ivl_6", 0 0, L_0x7546b41510a8;  1 drivers
v0x555556cdca40_0 .net "btn_reset", 0 0, v0x555556ce4f70_0;  1 drivers
v0x555556cdcb10_0 .net "btn_reset_meta", 0 0, v0x555556c9ffc0_0;  1 drivers
v0x555556cdcc00_0 .net "clk", 0 0, L_0x555556ca31b0;  1 drivers
v0x555556cdccd0_0 .net "clk_22579200", 0 0, v0x555556ce5030_0;  1 drivers
v0x555556cdcd70_0 .net "clk_22579200_i", 0 0, L_0x555556ce5e50;  1 drivers
v0x555556cdce10_0 .net "clk_24576000", 0 0, v0x555556ce50f0_0;  1 drivers
v0x555556cdceb0_0 .net "clk_24576000_i", 0 0, L_0x555556ce5d10;  1 drivers
v0x555556cdcf70_0 .net "fifo_clk", 0 0, L_0x555556ce8290;  alias, 1 drivers
v0x555556cdd030_0 .net "fifo_clk_i", 0 0, L_0x555556ce5b80;  1 drivers
v0x555556cdd100_0 .net8 "fifo_data", 7 0, p0x7546b419b008;  alias, 0 drivers, strength-aware
v0x555556cdd1d0_0 .net "fifo_oe_n", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556cdd2a0_0 .net "fifo_rd_n", 0 0, v0x555556cdbb90_0;  alias, 1 drivers
v0x555556cdd370_0 .net "fifo_rxf_n", 0 0, v0x555556ce4690_0;  alias, 1 drivers
v0x555556cdd440_0 .net "fifo_siwu", 0 0, L_0x7546b4151138;  alias, 1 drivers
v0x555556cdd510_0 .net "fifo_txe_n", 0 0, v0x555556ce48b0_0;  alias, 1 drivers
v0x555556cdd5e0_0 .net "fifo_wr_n", 0 0, v0x555556cdbf20_0;  alias, 1 drivers
v0x555556cdd6b0_0 .net "ft2232_reset_n", 0 0, L_0x555556c65790;  alias, 1 drivers
v0x555556cdd780_0 .net "led_0", 0 0, L_0x555556ca0c50;  alias, 1 drivers
v0x555556cdd850_0 .net "led_1", 0 0, L_0x555556c9f9a0;  alias, 1 drivers
v0x555556cdd920_0 .var "led_reset", 0 0;
v0x555556cdd9c0_0 .net "led_user", 0 0, L_0x7546b4151018;  alias, 1 drivers
v0x555556cdda60_0 .var "reset", 0 0;
v0x555556cddb30_0 .var "reset_clks", 2 0;
v0x555556cddbd0_0 .var "reset_state_m", 1 0;
v0x555556cddc70_0 .var "state_m", 0 0;
L_0x555556ce5b80 .functor MUXZ 1, L_0x555556ce8290, L_0x7546b4151060, v0x555556cdda60_0, C4<>;
L_0x555556ce5d10 .functor MUXZ 1, v0x555556ce50f0_0, L_0x7546b41510a8, v0x555556cdda60_0, C4<>;
L_0x555556ce5e50 .functor MUXZ 1, v0x555556ce5030_0, L_0x7546b41510f0, v0x555556cdda60_0, C4<>;
S_0x555556cb6210 .scope module, "fpga_reset_meta_m" "DFF_META" 4 86, 5 23 0, S_0x555556cb74c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
v0x555556ca1270_0 .net "D", 0 0, v0x555556ce4f70_0;  alias, 1 drivers
v0x555556c9ffc0_0 .var "Q", 0 0;
v0x555556c9ed10_0 .var "Q_pipe", 0 0;
v0x555556c9da60_0 .net "clk", 0 0, L_0x555556ca31b0;  alias, 1 drivers
L_0x7546b4151180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556cbea40_0 .net "reset", 0 0, L_0x7546b4151180;  1 drivers
E_0x555556c61750 .event posedge, v0x555556c9da60_0;
S_0x555556cd5b40 .scope module, "ft2232_fifo_m" "ft2232_fifo" 4 69, 6 24 0, S_0x555556cb74c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset_i";
    .port_info 1 /INPUT 1 "fifo_clk_i";
    .port_info 2 /INPUT 1 "fifo_txe_n_i";
    .port_info 3 /INPUT 1 "fifo_rxf_n_i";
    .port_info 4 /OUTPUT 1 "ft2232_reset_n_o";
    .port_info 5 /OUTPUT 1 "fifo_oe_n_o";
    .port_info 6 /OUTPUT 1 "fifo_siwu_o";
    .port_info 7 /OUTPUT 1 "fifo_wr_n_o";
    .port_info 8 /OUTPUT 1 "fifo_rd_n_o";
    .port_info 9 /INOUT 8 "fifo_data_io";
    .port_info 10 /OUTPUT 1 "led_ft2232_rd_data_o";
    .port_info 11 /OUTPUT 1 "led_ft2232_wr_data_o";
P_0x555556c258c0 .param/l "STATE_RD" 1 6 56, C4<00>;
P_0x555556c25900 .param/l "STATE_RD_TURN_AROUND" 1 6 57, C4<01>;
P_0x555556c25940 .param/l "STATE_WR" 1 6 58, C4<11>;
L_0x555556ca0c50 .functor BUFZ 1, v0x555556ce4690_0, C4<0>, C4<0>, C4<0>;
L_0x555556c9f9a0 .functor BUFZ 1, v0x555556ce48b0_0, C4<0>, C4<0>, C4<0>;
L_0x555556c65790 .functor NOT 1, v0x555556cdda60_0, C4<0>, C4<0>, C4<0>;
L_0x555556ce7da0 .functor NOT 1, v0x555556cdbad0_0, C4<0>, C4<0>, C4<0>;
v0x555556cdb640_0 .var "byte_to_write", 7 0;
v0x555556cdb740_0 .net "fifo_clk_i", 0 0, L_0x555556ce5b80;  alias, 1 drivers
v0x555556cdb800_0 .net "fifo_data_i", 7 0, L_0x555556ce7f20;  1 drivers
v0x555556cdb8c0_0 .net8 "fifo_data_io", 7 0, p0x7546b419b008;  alias, 0 drivers, strength-aware
v0x555556cdb9a0_0 .var "fifo_data_o", 7 0;
v0x555556cdbad0_0 .var "fifo_oe_n_o", 0 0;
v0x555556cdbb90_0 .var "fifo_rd_n_o", 0 0;
v0x555556cdbc50_0 .net "fifo_rxf_n_i", 0 0, v0x555556ce4690_0;  alias, 1 drivers
v0x555556cdbd10_0 .net "fifo_siwu_o", 0 0, L_0x7546b4151138;  alias, 1 drivers
v0x555556cdbe60_0 .net "fifo_txe_n_i", 0 0, v0x555556ce48b0_0;  alias, 1 drivers
v0x555556cdbf20_0 .var "fifo_wr_n_o", 0 0;
v0x555556cdbfe0_0 .net "ft2232_reset_n_o", 0 0, L_0x555556c65790;  alias, 1 drivers
v0x555556cdc0a0_0 .var "have_byte_to_write", 0 0;
v0x555556cdc160_0 .net "led_ft2232_rd_data_o", 0 0, L_0x555556ca0c50;  alias, 1 drivers
v0x555556cdc220_0 .net "led_ft2232_wr_data_o", 0 0, L_0x555556c9f9a0;  alias, 1 drivers
v0x555556cdc2e0_0 .net "reset_i", 0 0, v0x555556cdda60_0;  1 drivers
v0x555556cdc3a0_0 .var "state_m", 1 0;
E_0x555556c48320 .event posedge, v0x555556cdc2e0_0, v0x555556cdb740_0;
L_0x555556ce7450 .part v0x555556cdb9a0_0, 0, 1;
L_0x555556ce7540 .part v0x555556cdb9a0_0, 1, 1;
L_0x555556ce7680 .part v0x555556cdb9a0_0, 2, 1;
L_0x555556ce7770 .part v0x555556cdb9a0_0, 3, 1;
L_0x555556ce7890 .part v0x555556cdb9a0_0, 4, 1;
L_0x555556ce7930 .part v0x555556cdb9a0_0, 5, 1;
L_0x555556ce7a60 .part v0x555556cdb9a0_0, 6, 1;
L_0x555556ce7b50 .part v0x555556cdb9a0_0, 7, 1;
LS_0x555556ce7f20_0_0 .concat [ 1 1 1 1], L_0x555556cbed60, L_0x555556cbedd0, L_0x555556ce6470, L_0x555556ce6640;
LS_0x555556ce7f20_0_4 .concat [ 1 1 1 1], L_0x555556ce6860, L_0x555556ce6a80, L_0x555556ce6ca0, L_0x555556ce6ec0;
L_0x555556ce7f20 .concat [ 4 4 0 0], LS_0x555556ce7f20_0_0, LS_0x555556ce7f20_0_4;
p0x7546b419a1f8 .port I0x555556c611c0, L_0x555556ce6260;
 .tranvp 8 1 0, I0x555556c611c0, p0x7546b419b008 p0x7546b419a1f8;
p0x7546b419a3d8 .port I0x555556c611c0, L_0x555556ce6300;
 .tranvp 8 1 1, I0x555556c611c0, p0x7546b419b008 p0x7546b419a3d8;
p0x7546b419a588 .port I0x555556c611c0, L_0x555556ce63a0;
 .tranvp 8 1 2, I0x555556c611c0, p0x7546b419b008 p0x7546b419a588;
p0x7546b419a738 .port I0x555556c611c0, L_0x555556ce6510;
 .tranvp 8 1 3, I0x555556c611c0, p0x7546b419b008 p0x7546b419a738;
p0x7546b419a8e8 .port I0x555556c611c0, L_0x555556ce6730;
 .tranvp 8 1 4, I0x555556c611c0, p0x7546b419b008 p0x7546b419a8e8;
p0x7546b419aa98 .port I0x555556c611c0, L_0x555556ce6950;
 .tranvp 8 1 5, I0x555556c611c0, p0x7546b419b008 p0x7546b419aa98;
p0x7546b419ac48 .port I0x555556c611c0, L_0x555556ce6b70;
 .tranvp 8 1 6, I0x555556c611c0, p0x7546b419b008 p0x7546b419ac48;
p0x7546b419adf8 .port I0x555556c611c0, L_0x555556ce6d90;
 .tranvp 8 1 7, I0x555556c611c0, p0x7546b419b008 p0x7546b419adf8;
S_0x555556cd5ff0 .scope module, "fifo_d_io[0]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd6210 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cbe900_0 .net8 "B", 0 0, p0x7546b419a1f8;  1 drivers, strength-aware
v0x555556cd65d0_0 .net "I", 0 0, L_0x555556ce7450;  1 drivers
v0x555556cd6690_0 .net "O", 0 0, L_0x555556cbed60;  1 drivers
v0x555556cd6730_0 .net "T", 0 0, L_0x555556ce7da0;  1 drivers
v0x555556cd67f0_0 .var "T_pd", 0 0;
E_0x555556cbebc0 .event anyedge, v0x555556cd6730_0;
o0x7546b419a1c8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6260 .functor MUXZ 1, L_0x555556ce7450, o0x7546b419a1c8, v0x555556cd67f0_0, C4<>;
S_0x555556cd6310 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd5ff0;
 .timescale 0 0;
L_0x555556cbed60 .functor BUFZ 1, p0x7546b419a1f8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cbe9a0_0 name=_ivl_0
S_0x555556cd6980 .scope module, "fifo_d_io[1]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd6ba0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cd6f40_0 .net8 "B", 0 0, p0x7546b419a3d8;  1 drivers, strength-aware
v0x555556cd7040_0 .net "I", 0 0, L_0x555556ce7540;  1 drivers
v0x555556cd7100_0 .net "O", 0 0, L_0x555556cbedd0;  1 drivers
v0x555556cd71a0_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cd7270_0 .var "T_pd", 0 0;
o0x7546b419a3a8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6300 .functor MUXZ 1, L_0x555556ce7540, o0x7546b419a3a8, v0x555556cd7270_0, C4<>;
S_0x555556cd6c40 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd6980;
 .timescale 0 0;
L_0x555556cbedd0 .functor BUFZ 1, p0x7546b419a3d8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cd6e40_0 name=_ivl_0
S_0x555556cd73e0 .scope module, "fifo_d_io[2]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd75e0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cd79b0_0 .net8 "B", 0 0, p0x7546b419a588;  1 drivers, strength-aware
v0x555556cd7ab0_0 .net "I", 0 0, L_0x555556ce7680;  1 drivers
v0x555556cd7b70_0 .net "O", 0 0, L_0x555556ce6470;  1 drivers
v0x555556cd7c40_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cd7d30_0 .var "T_pd", 0 0;
o0x7546b419a558 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce63a0 .functor MUXZ 1, L_0x555556ce7680, o0x7546b419a558, v0x555556cd7d30_0, C4<>;
S_0x555556cd76b0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd73e0;
 .timescale 0 0;
L_0x555556ce6470 .functor BUFZ 1, p0x7546b419a588, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cd78b0_0 name=_ivl_0
S_0x555556cd7ec0 .scope module, "fifo_d_io[3]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd80c0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cd8510_0 .net8 "B", 0 0, p0x7546b419a738;  1 drivers, strength-aware
v0x555556cd8610_0 .net "I", 0 0, L_0x555556ce7770;  1 drivers
v0x555556cd86d0_0 .net "O", 0 0, L_0x555556ce6640;  1 drivers
v0x555556cd8770_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cd8810_0 .var "T_pd", 0 0;
o0x7546b419a708 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6510 .functor MUXZ 1, L_0x555556ce7770, o0x7546b419a708, v0x555556cd8810_0, C4<>;
S_0x555556cd8210 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd7ec0;
 .timescale 0 0;
L_0x555556ce6640 .functor BUFZ 1, p0x7546b419a738, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cd8410_0 name=_ivl_0
S_0x555556cd89a0 .scope module, "fifo_d_io[4]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd8bf0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cd9040_0 .net8 "B", 0 0, p0x7546b419a8e8;  1 drivers, strength-aware
v0x555556cd9140_0 .net "I", 0 0, L_0x555556ce7890;  1 drivers
v0x555556cd9200_0 .net "O", 0 0, L_0x555556ce6860;  1 drivers
v0x555556cd92a0_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cd93d0_0 .var "T_pd", 0 0;
o0x7546b419a8b8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6730 .functor MUXZ 1, L_0x555556ce7890, o0x7546b419a8b8, v0x555556cd93d0_0, C4<>;
S_0x555556cd8d40 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd89a0;
 .timescale 0 0;
L_0x555556ce6860 .functor BUFZ 1, p0x7546b419a8e8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cd8f40_0 name=_ivl_0
S_0x555556cd9510 .scope module, "fifo_d_io[5]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cd9710 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cd9b60_0 .net8 "B", 0 0, p0x7546b419aa98;  1 drivers, strength-aware
v0x555556cd9c60_0 .net "I", 0 0, L_0x555556ce7930;  1 drivers
v0x555556cd9d20_0 .net "O", 0 0, L_0x555556ce6a80;  1 drivers
v0x555556cd9df0_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cd9e90_0 .var "T_pd", 0 0;
o0x7546b419aa68 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6950 .functor MUXZ 1, L_0x555556ce7930, o0x7546b419aa68, v0x555556cd9e90_0, C4<>;
S_0x555556cd9860 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cd9510;
 .timescale 0 0;
L_0x555556ce6a80 .functor BUFZ 1, p0x7546b419aa98, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cd9a60_0 name=_ivl_0
S_0x555556cda020 .scope module, "fifo_d_io[6]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cda220 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cda670_0 .net8 "B", 0 0, p0x7546b419ac48;  1 drivers, strength-aware
v0x555556cda770_0 .net "I", 0 0, L_0x555556ce7a60;  1 drivers
v0x555556cda830_0 .net "O", 0 0, L_0x555556ce6ca0;  1 drivers
v0x555556cda900_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cda9a0_0 .var "T_pd", 0 0;
o0x7546b419ac18 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6b70 .functor MUXZ 1, L_0x555556ce7a60, o0x7546b419ac18, v0x555556cda9a0_0, C4<>;
S_0x555556cda370 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cda020;
 .timescale 0 0;
L_0x555556ce6ca0 .functor BUFZ 1, p0x7546b419ac48, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cda570_0 name=_ivl_0
S_0x555556cdab30 .scope module, "fifo_d_io[7]" "TRELLIS_IO" 6 53, 7 21 0, S_0x555556cd5b40;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cdad30 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cdb180_0 .net8 "B", 0 0, p0x7546b419adf8;  1 drivers, strength-aware
v0x555556cdb280_0 .net "I", 0 0, L_0x555556ce7b50;  1 drivers
v0x555556cdb340_0 .net "O", 0 0, L_0x555556ce6ec0;  1 drivers
v0x555556cdb410_0 .net "T", 0 0, L_0x555556ce7da0;  alias, 1 drivers
v0x555556cdb4b0_0 .var "T_pd", 0 0;
o0x7546b419adc8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce6d90 .functor MUXZ 1, L_0x555556ce7b50, o0x7546b419adc8, v0x555556cdb4b0_0, C4<>;
S_0x555556cdae80 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cdab30;
 .timescale 0 0;
L_0x555556ce6ec0 .functor BUFZ 1, p0x7546b419adf8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cdb080_0 name=_ivl_0
S_0x555556cdc600 .scope task, "reset_task" "reset_task" 4 127, 4 127 0, S_0x555556cb74c0;
 .timescale -12 -12;
TD_sim_audio.audio_m.reset_task ;
    %load/vec4 v0x555556cddbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %vpi_call/w 4 132 "$display", $time, " CORE:\011-- STATE_RESET_BEGIN" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdda60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdd920_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556cddbd0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x555556cdcb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556cddbd0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556cddb30_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %vpi_call/w 4 150 "$display", $time, " CORE:\011-- STATE_RESET_WAIT_FOR_BTN_RELEASE" {0 0 0};
T_0.6 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x555556cddb30_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555556cddb30_0, 0;
    %load/vec4 v0x555556cddb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556cddbd0_0, 0;
T_0.7 ;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdda60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdd920_0, 0;
    %vpi_call/w 4 169 "$display", $time, " CORE:\011-- STATE_RESET_END" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cddc70_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_0x555556cdde90 .scope module, "sim_ft2232_m" "sim_ft2232" 3 77, 8 43 0, S_0x555556cb8770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ft2232_reset_n_i";
    .port_info 1 /OUTPUT 1 "fifo_clk_o";
    .port_info 2 /OUTPUT 1 "fifo_txe_n_o";
    .port_info 3 /OUTPUT 1 "fifo_rxf_n_o";
    .port_info 4 /INPUT 1 "fifo_oe_n_i";
    .port_info 5 /INPUT 1 "fifo_siwu_i";
    .port_info 6 /INPUT 1 "fifo_wr_n_i";
    .port_info 7 /INPUT 1 "fifo_rd_n_i";
    .port_info 8 /INOUT 8 "fifo_data_io";
P_0x555556cde040 .param/l "CLK_60000000_PS" 1 8 55, +C4<00000000000000000100000100011010>;
L_0x7546b41511c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ce3f90_0 .net/2u *"_ivl_0", 0 0, L_0x7546b41511c8;  1 drivers
v0x555556ce4090_0 .var "fifo_clk", 0 0;
v0x555556ce4150_0 .net "fifo_clk_o", 0 0, L_0x555556ce8290;  alias, 1 drivers
v0x555556ce4220_0 .net "fifo_data_i", 7 0, L_0x555556cea060;  1 drivers
v0x555556ce42c0_0 .net8 "fifo_data_io", 7 0, p0x7546b419b008;  alias, 0 drivers, strength-aware
v0x555556ce4420_0 .var "fifo_data_o", 7 0;
v0x555556ce4500_0 .net "fifo_oe_n_i", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce45a0_0 .net "fifo_rd_n_i", 0 0, v0x555556cdbb90_0;  alias, 1 drivers
v0x555556ce4690_0 .var "fifo_rxf_n_o", 0 0;
v0x555556ce47c0_0 .net "fifo_siwu_i", 0 0, L_0x7546b4151138;  alias, 1 drivers
v0x555556ce48b0_0 .var "fifo_txe_n_o", 0 0;
v0x555556ce49a0_0 .net "fifo_wr_n_i", 0 0, v0x555556cdbf20_0;  alias, 1 drivers
v0x555556ce4a90_0 .net "ft2232_reset_n_i", 0 0, L_0x555556c65790;  alias, 1 drivers
v0x555556ce4b80_0 .var "in_data", 7 0;
v0x555556ce4c60_0 .var "out_data", 7 0;
v0x555556ce4d40_0 .var "send_data", 0 0;
E_0x555556cde160/0 .event negedge, v0x555556cdbfe0_0;
E_0x555556cde160/1 .event posedge, v0x555556cdcf70_0;
E_0x555556cde160 .event/or E_0x555556cde160/0, E_0x555556cde160/1;
L_0x555556ce8290 .functor MUXZ 1, L_0x7546b41511c8, v0x555556ce4090_0, L_0x555556c65790, C4<>;
L_0x555556ce9820 .part v0x555556ce4420_0, 0, 1;
L_0x555556ce9910 .part v0x555556ce4420_0, 1, 1;
L_0x555556ce9a50 .part v0x555556ce4420_0, 2, 1;
L_0x555556ce9b70 .part v0x555556ce4420_0, 3, 1;
L_0x555556ce9c60 .part v0x555556ce4420_0, 4, 1;
L_0x555556ce9d40 .part v0x555556ce4420_0, 5, 1;
L_0x555556ce9e30 .part v0x555556ce4420_0, 6, 1;
L_0x555556ce9f70 .part v0x555556ce4420_0, 7, 1;
LS_0x555556cea060_0_0 .concat [ 1 1 1 1], L_0x555556ce83d0, L_0x555556ce8530, L_0x555556ce8690, L_0x555556ce8850;
LS_0x555556cea060_0_4 .concat [ 1 1 1 1], L_0x555556ce8a70, L_0x555556ce8c90, L_0x555556ce8eb0, L_0x555556ce90d0;
L_0x555556cea060 .concat [ 4 4 0 0], LS_0x555556cea060_0_0, LS_0x555556cea060_0_4;
p0x7546b419ba88 .port I0x555556c611c0, L_0x555556ce8330;
 .tranvp 8 1 0, I0x555556c611c0, p0x7546b419b008 p0x7546b419ba88;
p0x7546b419bc38 .port I0x555556c611c0, L_0x555556ce8490;
 .tranvp 8 1 1, I0x555556c611c0, p0x7546b419b008 p0x7546b419bc38;
p0x7546b419bde8 .port I0x555556c611c0, L_0x555556ce85f0;
 .tranvp 8 1 2, I0x555556c611c0, p0x7546b419b008 p0x7546b419bde8;
p0x7546b419bf98 .port I0x555556c611c0, L_0x555556ce8750;
 .tranvp 8 1 3, I0x555556c611c0, p0x7546b419b008 p0x7546b419bf98;
p0x7546b419c148 .port I0x555556c611c0, L_0x555556ce8940;
 .tranvp 8 1 4, I0x555556c611c0, p0x7546b419b008 p0x7546b419c148;
p0x7546b419c2f8 .port I0x555556c611c0, L_0x555556ce8b60;
 .tranvp 8 1 5, I0x555556c611c0, p0x7546b419b008 p0x7546b419c2f8;
p0x7546b419c4a8 .port I0x555556c611c0, L_0x555556ce8d80;
 .tranvp 8 1 6, I0x555556c611c0, p0x7546b419b008 p0x7546b419c4a8;
p0x7546b419c658 .port I0x555556c611c0, L_0x555556ce8fa0;
 .tranvp 8 1 7, I0x555556c611c0, p0x7546b419b008 p0x7546b419c658;
S_0x555556cde1c0 .scope module, "fifo_d_io[0]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cde3e0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cde850_0 .net8 "B", 0 0, p0x7546b419ba88;  1 drivers, strength-aware
v0x555556cde950_0 .net "I", 0 0, L_0x555556ce9820;  1 drivers
v0x555556cdea10_0 .net "O", 0 0, L_0x555556ce83d0;  1 drivers
v0x555556cdeae0_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556cdebd0_0 .var "T_pd", 0 0;
E_0x555556cde4d0 .event anyedge, v0x555556cdbad0_0;
o0x7546b419ba58 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8330 .functor MUXZ 1, L_0x555556ce9820, o0x7546b419ba58, v0x555556cdebd0_0, C4<>;
S_0x555556cde550 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cde1c0;
 .timescale 0 0;
L_0x555556ce83d0 .functor BUFZ 1, p0x7546b419ba88, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cde750_0 name=_ivl_0
S_0x555556cded60 .scope module, "fifo_d_io[1]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cdef80 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cdf3b0_0 .net8 "B", 0 0, p0x7546b419bc38;  1 drivers, strength-aware
v0x555556cdf4b0_0 .net "I", 0 0, L_0x555556ce9910;  1 drivers
v0x555556cdf570_0 .net "O", 0 0, L_0x555556ce8530;  1 drivers
v0x555556cdf610_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556cdf6b0_0 .var "T_pd", 0 0;
o0x7546b419bc08 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8490 .functor MUXZ 1, L_0x555556ce9910, o0x7546b419bc08, v0x555556cdf6b0_0, C4<>;
S_0x555556cdf0b0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cded60;
 .timescale 0 0;
L_0x555556ce8530 .functor BUFZ 1, p0x7546b419bc38, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cdf2b0_0 name=_ivl_0
S_0x555556cdf840 .scope module, "fifo_d_io[2]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556cdfa40 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556cdfea0_0 .net8 "B", 0 0, p0x7546b419bde8;  1 drivers, strength-aware
v0x555556cdffa0_0 .net "I", 0 0, L_0x555556ce9a50;  1 drivers
v0x555556ce0060_0 .net "O", 0 0, L_0x555556ce8690;  1 drivers
v0x555556ce0130_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce0260_0 .var "T_pd", 0 0;
o0x7546b419bdb8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce85f0 .functor MUXZ 1, L_0x555556ce9a50, o0x7546b419bdb8, v0x555556ce0260_0, C4<>;
S_0x555556cdfba0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556cdf840;
 .timescale 0 0;
L_0x555556ce8690 .functor BUFZ 1, p0x7546b419bde8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556cdfda0_0 name=_ivl_0
S_0x555556ce03a0 .scope module, "fifo_d_io[3]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556ce05a0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556ce09f0_0 .net8 "B", 0 0, p0x7546b419bf98;  1 drivers, strength-aware
v0x555556ce0af0_0 .net "I", 0 0, L_0x555556ce9b70;  1 drivers
v0x555556ce0bb0_0 .net "O", 0 0, L_0x555556ce8850;  1 drivers
v0x555556ce0c80_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce0d20_0 .var "T_pd", 0 0;
o0x7546b419bf68 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8750 .functor MUXZ 1, L_0x555556ce9b70, o0x7546b419bf68, v0x555556ce0d20_0, C4<>;
S_0x555556ce06f0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556ce03a0;
 .timescale 0 0;
L_0x555556ce8850 .functor BUFZ 1, p0x7546b419bf98, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556ce08f0_0 name=_ivl_0
S_0x555556ce0eb0 .scope module, "fifo_d_io[4]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556ce1100 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556ce1550_0 .net8 "B", 0 0, p0x7546b419c148;  1 drivers, strength-aware
v0x555556ce1650_0 .net "I", 0 0, L_0x555556ce9c60;  1 drivers
v0x555556ce1710_0 .net "O", 0 0, L_0x555556ce8a70;  1 drivers
v0x555556ce17b0_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce1850_0 .var "T_pd", 0 0;
o0x7546b419c118 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8940 .functor MUXZ 1, L_0x555556ce9c60, o0x7546b419c118, v0x555556ce1850_0, C4<>;
S_0x555556ce1250 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556ce0eb0;
 .timescale 0 0;
L_0x555556ce8a70 .functor BUFZ 1, p0x7546b419c148, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556ce1450_0 name=_ivl_0
S_0x555556ce19e0 .scope module, "fifo_d_io[5]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556ce1be0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556ce2030_0 .net8 "B", 0 0, p0x7546b419c2f8;  1 drivers, strength-aware
v0x555556ce2130_0 .net "I", 0 0, L_0x555556ce9d40;  1 drivers
v0x555556ce21f0_0 .net "O", 0 0, L_0x555556ce8c90;  1 drivers
v0x555556ce22c0_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce2360_0 .var "T_pd", 0 0;
o0x7546b419c2c8 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8b60 .functor MUXZ 1, L_0x555556ce9d40, o0x7546b419c2c8, v0x555556ce2360_0, C4<>;
S_0x555556ce1d30 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556ce19e0;
 .timescale 0 0;
L_0x555556ce8c90 .functor BUFZ 1, p0x7546b419c2f8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556ce1f30_0 name=_ivl_0
S_0x555556ce24f0 .scope module, "fifo_d_io[6]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556ce26f0 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556ce2b40_0 .net8 "B", 0 0, p0x7546b419c4a8;  1 drivers, strength-aware
v0x555556ce2c40_0 .net "I", 0 0, L_0x555556ce9e30;  1 drivers
v0x555556ce2d00_0 .net "O", 0 0, L_0x555556ce8eb0;  1 drivers
v0x555556ce2dd0_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce2f80_0 .var "T_pd", 0 0;
o0x7546b419c478 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8d80 .functor MUXZ 1, L_0x555556ce9e30, o0x7546b419c478, v0x555556ce2f80_0, C4<>;
S_0x555556ce2840 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556ce24f0;
 .timescale 0 0;
L_0x555556ce8eb0 .functor BUFZ 1, p0x7546b419c4a8, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556ce2a40_0 name=_ivl_0
S_0x555556ce3110 .scope module, "fifo_d_io[7]" "TRELLIS_IO" 8 64, 7 21 0, S_0x555556cdde90;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "B";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
    .port_info 3 /OUTPUT 1 "O";
P_0x555556ce3310 .param/str "DIR" 0 7 22, "BIDIR";
v0x555556ce36d0_0 .net8 "B", 0 0, p0x7546b419c658;  1 drivers, strength-aware
v0x555556ce37d0_0 .net "I", 0 0, L_0x555556ce9f70;  1 drivers
v0x555556ce3890_0 .net "O", 0 0, L_0x555556ce90d0;  1 drivers
v0x555556ce3960_0 .net "T", 0 0, v0x555556cdbad0_0;  alias, 1 drivers
v0x555556ce3a00_0 .var "T_pd", 0 0;
o0x7546b419c628 .functor BUFZ 1, c4<z>; HiZ drive
L_0x555556ce8fa0 .functor MUXZ 1, L_0x555556ce9f70, o0x7546b419c628, v0x555556ce3a00_0, C4<>;
S_0x555556ce33d0 .scope generate, "genblk1" "genblk1" 7 33, 7 33 0, S_0x555556ce3110;
 .timescale 0 0;
L_0x555556ce90d0 .functor BUFZ 1, p0x7546b419c658, C4<0>, C4<0>, C4<0>;
; Elide local net with no drivers, v0x555556ce35d0_0 name=_ivl_0
S_0x555556ce3b90 .scope task, "input_data_task" "input_data_task" 8 100, 8 100 0, S_0x555556cdde90;
 .timescale -12 -12;
TD_sim_audio.sim_ft2232_m.input_data_task ;
    %load/vec4 v0x555556ce4b80_0;
    %load/vec4 v0x555556ce4220_0;
    %cmp/e;
    %jmp/0xz  T_1.9, 4;
    %vpi_call/w 8 103 "$display", $time, "\033[0;35m FT2232:\011<--- Received: %d. \033[0;0m", v0x555556ce4220_0 {0 0 0};
    %jmp T_1.10;
T_1.9 ;
    %vpi_call/w 8 107 "$display", $time, "\033[0;35m FT2232:\011<--- Received: %d; expected :%d. \033[0;0m", v0x555556ce4220_0, v0x555556ce4b80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce4690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce48b0_0, 0;
T_1.10 ;
    %load/vec4 v0x555556ce4b80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555556ce4b80_0, 0;
    %end;
S_0x555556ce3e00 .scope task, "output_data_task" "output_data_task" 8 76, 8 76 0, S_0x555556cdde90;
 .timescale -12 -12;
TD_sim_audio.sim_ft2232_m.output_data_task ;
    %load/vec4 v0x555556ce4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 8 79 "$display", $time, "\033[0;35m FT2232:\011---> Sending: %d. \033[0;0m", v0x555556ce4c60_0 {0 0 0};
    %load/vec4 v0x555556ce4c60_0;
    %assign/vec4 v0x555556ce4420_0, 0;
    %load/vec4 v0x555556ce4c60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x555556ce4c60_0, 0, 8;
    %load/vec4 v0x555556ce4c60_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce4d40_0, 0;
    %vpi_call/w 8 88 "$display", $time, "\033[0;35m FT2232:\011Done sending. \033[0;0m" {0 0 0};
T_2.13 ;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce4690_0, 0;
T_2.12 ;
    %end;
    .scope S_0x555556cd5ff0;
T_3 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd6730_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_3.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd67f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555556cd6730_0;
    %assign/vec4 v0x555556cd67f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555556cd6980;
T_4 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd71a0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd7270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555556cd71a0_0;
    %assign/vec4 v0x555556cd7270_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555556cd73e0;
T_5 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd7c40_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_5.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd7d30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555556cd7c40_0;
    %assign/vec4 v0x555556cd7d30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555556cd7ec0;
T_6 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd8770_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_6.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd8810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555556cd8770_0;
    %assign/vec4 v0x555556cd8810_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555556cd89a0;
T_7 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd92a0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_7.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd93d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555556cd92a0_0;
    %assign/vec4 v0x555556cd93d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555556cd9510;
T_8 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cd9df0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cd9e90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555556cd9df0_0;
    %assign/vec4 v0x555556cd9e90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555556cda020;
T_9 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cda900_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_9.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cda9a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555556cda900_0;
    %assign/vec4 v0x555556cda9a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555556cdab30;
T_10 ;
    %wait E_0x555556cbebc0;
    %load/vec4 v0x555556cdb410_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdb4b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555556cdb410_0;
    %assign/vec4 v0x555556cdb4b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555556cd5b40;
T_11 ;
    %wait E_0x555556c48320;
    %load/vec4 v0x555556cdc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 6 67 "$display", $time, " FT_FIFO:\011-- Reset." {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556cdc3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdc0a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555556cdc3a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbf20_0, 0;
    %load/vec4 v0x555556cdc0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x555556cdbe60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %vpi_call/w 6 84 "$display", $time, " FT_FIFO:\011[STATE_WR] Wrote: %d. ", v0x555556cdb640_0 {0 0 0};
    %load/vec4 v0x555556cdb640_0;
    %assign/vec4 v0x555556cdb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdbf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdc0a0_0, 0;
T_11.8 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x555556cdbc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdbad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556cdc3a0_0, 0;
T_11.10 ;
T_11.7 ;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdbb90_0, 0;
    %load/vec4 v0x555556cdb800_0;
    %assign/vec4 v0x555556cdb640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdc0a0_0, 0;
    %vpi_call/w 6 109 "$display", $time, " FT_FIFO:\011[STATE_RD_TURN_AROUND] Read: %d. ", v0x555556cdb800_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556cdc3a0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cdbb90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556cdc3a0_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555556cb6210;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c9ed10_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x555556cb6210;
T_13 ;
    %wait E_0x555556c61750;
    %load/vec4 v0x555556cbea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c9ffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c9ed10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555556ca1270_0;
    %assign/vec4 v0x555556c9ed10_0, 0;
    %load/vec4 v0x555556c9ed10_0;
    %assign/vec4 v0x555556c9ffc0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555556cb74c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cdda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cddc70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556cddbd0_0, 0, 2;
    %end;
    .thread T_14, $init;
    .scope S_0x555556cb74c0;
T_15 ;
    %wait E_0x555556c61750;
    %load/vec4 v0x555556cddc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %fork TD_sim_audio.audio_m.reset_task, S_0x555556cdc600;
    %join;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x555556cdcb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cddc70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556cddbd0_0, 0;
T_15.3 ;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555556cde1c0;
T_16 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556cdeae0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_16.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdebd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555556cdeae0_0;
    %assign/vec4 v0x555556cdebd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555556cded60;
T_17 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556cdf610_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_17.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdf6b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555556cdf610_0;
    %assign/vec4 v0x555556cdf6b0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555556cdf840;
T_18 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce0130_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_18.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce0260_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x555556ce0130_0;
    %assign/vec4 v0x555556ce0260_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555556ce03a0;
T_19 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce0c80_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_19.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce0d20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555556ce0c80_0;
    %assign/vec4 v0x555556ce0d20_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555556ce0eb0;
T_20 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce17b0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_20.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce1850_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555556ce17b0_0;
    %assign/vec4 v0x555556ce1850_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555556ce19e0;
T_21 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce22c0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_21.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce2360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555556ce22c0_0;
    %assign/vec4 v0x555556ce2360_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555556ce24f0;
T_22 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce2dd0_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_22.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce2f80_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555556ce2dd0_0;
    %assign/vec4 v0x555556ce2f80_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555556ce3110;
T_23 ;
    %wait E_0x555556cde4d0;
    %load/vec4 v0x555556ce3960_0;
    %cmpi/e 0, 1, 1;
    %jmp/0xz  T_23.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce3a00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555556ce3960_0;
    %assign/vec4 v0x555556ce3a00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555556cdde90;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556ce4090_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_0x555556cdde90;
T_25 ;
    %delay 8333, 0;
    %load/vec4 v0x555556ce4090_0;
    %inv;
    %store/vec4 v0x555556ce4090_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555556cdde90;
T_26 ;
    %wait E_0x555556cde160;
    %load/vec4 v0x555556ce4a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ce4c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ce4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce4d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce48b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce4690_0, 0;
    %vpi_call/w 8 131 "$display", $time, "\033[0;35m FT2232:\011-- Reset. \033[0;0m" {0 0 0};
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x555556ce4690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x555556ce4500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x555556ce45a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %fork TD_sim_audio.sim_ft2232_m.output_data_task, S_0x555556ce3e00;
    %join;
T_26.6 ;
T_26.4 ;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ce4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ce4690_0, 0;
T_26.3 ;
    %load/vec4 v0x555556ce48b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x555556ce4500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x555556ce49a0_0;
    %inv;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %fork TD_sim_audio.sim_ft2232_m.input_data_task, S_0x555556ce3b90;
    %join;
T_26.10 ;
T_26.8 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555556cb8770;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556ce50f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556ce5030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556ce4f70_0, 0, 1;
    %end;
    .thread T_27, $init;
    .scope S_0x555556cb8770;
T_28 ;
    %delay 20345, 0;
    %load/vec4 v0x555556ce50f0_0;
    %inv;
    %store/vec4 v0x555556ce50f0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555556cb8770;
T_29 ;
    %delay 22144, 0;
    %load/vec4 v0x555556ce5030_0;
    %inv;
    %store/vec4 v0x555556ce5030_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555556cb8770;
T_30 ;
    %vpi_call/w 3 92 "$display", $time, "INIT:\011Clock period %d(ps).", P_0x555556c6fc80 {0 0 0};
    %delay 2115098112, 3;
    %vpi_call/w 3 103 "$display", $time, " SIM: ---------------------- Simulation end [Timeout] ------------------------" {0 0 0};
    %vpi_call/w 3 105 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim_audio.sv";
    "audio.sv";
    "utils.sv";
    "test_ft2232_fifo.sv";
    "sim_trellis.sv";
    "sim_ft2232.sv";
