
TagBot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bce4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  0800bec4  0800bec4  0000cec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c174  0800c174  0000e06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c174  0800c174  0000d174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c17c  0800c17c  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c17c  0800c17c  0000d17c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c180  0800c180  0000d180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800c184  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f4c  2000006c  0800c1f0  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001fb8  0800c1f0  0000efb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a6f1  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005cbd  00000000  00000000  0003878d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022e0  00000000  00000000  0003e450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b02  00000000  00000000  00040730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026081  00000000  00000000  00042232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ac9a  00000000  00000000  000682b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecca1  00000000  00000000  00092f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fbee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ab0  00000000  00000000  0017fc34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001896e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800beac 	.word	0x0800beac

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	0800beac 	.word	0x0800beac

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <ADXL343_Init>:
#define TAP_LATENT 0xC8 											// taping latency 250ms


//Function to initialize the accelerometer

int ADXL343_Init(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	uint8_t id = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	71fb      	strb	r3, [r7, #7]

	// read the id of peripherique and check if is equal 0xE5
	ADXL343_ReadRegister(ADXL343_REG_DEVID, &id, 1);
 80005ba:	1dfb      	adds	r3, r7, #7
 80005bc:	2201      	movs	r2, #1
 80005be:	4619      	mov	r1, r3
 80005c0:	2000      	movs	r0, #0
 80005c2:	f000 f857 	bl	8000674 <ADXL343_ReadRegister>

	if (id != 0xE5) {
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	2be5      	cmp	r3, #229	@ 0xe5
 80005ca:	d006      	beq.n	80005da <ADXL343_Init+0x2a>

		printf("ADXL343 no detected ! ID: %02X\r\n", id);
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	4619      	mov	r1, r3
 80005d0:	4815      	ldr	r0, [pc, #84]	@ (8000628 <ADXL343_Init+0x78>)
 80005d2:	f00a fde9 	bl	800b1a8 <iprintf>
		return 1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	e022      	b.n	8000620 <ADXL343_Init+0x70>
	}
	/* Tasks creations */
	ADXL343_TaskCreate(NULL);
 80005da:	2000      	movs	r0, #0
 80005dc:	f000 f8ba 	bl	8000754 <ADXL343_TaskCreate>

	/* Configuration of registers */

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2110      	movs	r1, #16
 80005e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e8:	f003 fcc4 	bl	8003f74 <HAL_GPIO_WritePin>
	ADXL343_WriteRegister(ADXL343_REG_POWER_CTL, 0x04); 			// init the power control (sleep)
 80005ec:	2104      	movs	r1, #4
 80005ee:	202d      	movs	r0, #45	@ 0x2d
 80005f0:	f000 f86e 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_DATA_FORMAT, 0x08);  			// establish format for data :full resolution and ±2g ->0x08, 16g ->0x0B
 80005f4:	2108      	movs	r1, #8
 80005f6:	2031      	movs	r0, #49	@ 0x31
 80005f8:	f000 f86a 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_BW_RATE, 0X0B);
 80005fc:	210b      	movs	r1, #11
 80005fe:	202c      	movs	r0, #44	@ 0x2c
 8000600:	f000 f866 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_POWER_CTL, 0x08);  			// measurement mode of power control (active)
 8000604:	2108      	movs	r1, #8
 8000606:	202d      	movs	r0, #45	@ 0x2d
 8000608:	f000 f862 	bl	80006d0 <ADXL343_WriteRegister>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); 			// Desactiver NSS
 800060c:	2201      	movs	r2, #1
 800060e:	2110      	movs	r1, #16
 8000610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000614:	f003 fcae 	bl	8003f74 <HAL_GPIO_WritePin>


	printf("Initialization done\r\n");
 8000618:	4804      	ldr	r0, [pc, #16]	@ (800062c <ADXL343_Init+0x7c>)
 800061a:	f00a fe2d 	bl	800b278 <puts>
	return 0;
 800061e:	2300      	movs	r3, #0
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	0800bec4 	.word	0x0800bec4
 800062c:	0800bee8 	.word	0x0800bee8

08000630 <ADXL343_Configure>:

//Function to configure the accelerometer
void ADXL343_Configure(void){
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	ADXL343_WriteRegister(ADXL343_REG_THRESH_TAP, TAP_THRESHOLD);  	// Set tap threshold : 2g ou 16g
 8000634:	21ff      	movs	r1, #255	@ 0xff
 8000636:	201d      	movs	r0, #29
 8000638:	f000 f84a 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_DUR, TAP_DURATION);         	// Set tap duration : 10ms
 800063c:	2110      	movs	r1, #16
 800063e:	2021      	movs	r0, #33	@ 0x21
 8000640:	f000 f846 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_LATENT, TAP_LATENT);
 8000644:	21c8      	movs	r1, #200	@ 0xc8
 8000646:	2022      	movs	r0, #34	@ 0x22
 8000648:	f000 f842 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_TAP_AXES, 0x07);				// Enable axe X Y Z for tap
 800064c:	2107      	movs	r1, #7
 800064e:	202a      	movs	r0, #42	@ 0x2a
 8000650:	f000 f83e 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_INT_ENABLE, 0x40);			// Enable interruption for single tap
 8000654:	2140      	movs	r1, #64	@ 0x40
 8000656:	202e      	movs	r0, #46	@ 0x2e
 8000658:	f000 f83a 	bl	80006d0 <ADXL343_WriteRegister>
	ADXL343_WriteRegister(ADXL343_REG_INT_MAP, 0x40);				// Enable interruption on pin INT1
 800065c:	2140      	movs	r1, #64	@ 0x40
 800065e:	202f      	movs	r0, #47	@ 0x2f
 8000660:	f000 f836 	bl	80006d0 <ADXL343_WriteRegister>
	printf("Configuration done\r\n");
 8000664:	4802      	ldr	r0, [pc, #8]	@ (8000670 <ADXL343_Configure+0x40>)
 8000666:	f00a fe07 	bl	800b278 <puts>

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	0800bf00 	.word	0x0800bf00

08000674 <ADXL343_ReadRegister>:

// Function to read from a register
void ADXL343_ReadRegister(uint8_t reg, int8_t* rx_data, size_t length) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	60b9      	str	r1, [r7, #8]
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	73fb      	strb	r3, [r7, #15]

	uint8_t tx_data = reg | 0x80; // MSB = 1 pour la lecture
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000688:	b2db      	uxtb	r3, r3
 800068a:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); 			// Activer NSS
 800068c:	2200      	movs	r2, #0
 800068e:	2110      	movs	r1, #16
 8000690:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000694:	f003 fc6e 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx_data, 1, HAL_MAX_DELAY); 			// Envoyer l'adresse
 8000698:	f107 0117 	add.w	r1, r7, #23
 800069c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006a0:	2201      	movs	r2, #1
 80006a2:	480a      	ldr	r0, [pc, #40]	@ (80006cc <ADXL343_ReadRegister+0x58>)
 80006a4:	f004 fe8d 	bl	80053c2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*)rx_data, 1, HAL_MAX_DELAY);  	// Lire la donnée
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ac:	2201      	movs	r2, #1
 80006ae:	68b9      	ldr	r1, [r7, #8]
 80006b0:	4806      	ldr	r0, [pc, #24]	@ (80006cc <ADXL343_ReadRegister+0x58>)
 80006b2:	f004 fffc 	bl	80056ae <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   			// Désactiver NSS
 80006b6:	2201      	movs	r2, #1
 80006b8:	2110      	movs	r1, #16
 80006ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006be:	f003 fc59 	bl	8003f74 <HAL_GPIO_WritePin>


	//HAL_SPI_TransmitReceive(hspi, pTxData, pRxData, Size, Timeout); // a utiliser quand NSS hardware ioc enable
}
 80006c2:	bf00      	nop
 80006c4:	3718      	adds	r7, #24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000c80 	.word	0x20000c80

080006d0 <ADXL343_WriteRegister>:


//Function to write in the register
void ADXL343_WriteRegister(uint8_t reg, uint8_t data) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	460a      	mov	r2, r1
 80006da:	71fb      	strb	r3, [r7, #7]
 80006dc:	4613      	mov	r3, r2
 80006de:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = reg;	//register
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = data;	//data
 80006e4:	79bb      	ldrb	r3, [r7, #6]
 80006e6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); 			// enable NSS (PA4)
 80006e8:	2200      	movs	r2, #0
 80006ea:	2110      	movs	r1, #16
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f003 fc40 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, buffer, 2, HAL_MAX_DELAY); 			// Send data thanks to SPI
 80006f4:	f107 010c 	add.w	r1, r7, #12
 80006f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006fc:	2202      	movs	r2, #2
 80006fe:	4806      	ldr	r0, [pc, #24]	@ (8000718 <ADXL343_WriteRegister+0x48>)
 8000700:	f004 fe5f 	bl	80053c2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); 			// disable NSS (PA4)
 8000704:	2201      	movs	r2, #1
 8000706:	2110      	movs	r1, #16
 8000708:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800070c:	f003 fc32 	bl	8003f74 <HAL_GPIO_WritePin>
}
 8000710:	bf00      	nop
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000c80 	.word	0x20000c80

0800071c <ADXL343_Task>:

	printf("calibration done offset x : %i, y : %i, z :%i\r\n", offsetx, offsety, offsetz);
}

void ADXL343_Task(void*unused )
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	for(;;)
	{

		int8_t tap_status;
		ADXL343_ReadRegister(ADXL343_REG_INT_SOURCE, &tap_status, 1); //Renvoie la valeur du registre int_source
 8000724:	f107 030f 	add.w	r3, r7, #15
 8000728:	2201      	movs	r2, #1
 800072a:	4619      	mov	r1, r3
 800072c:	2030      	movs	r0, #48	@ 0x30
 800072e:	f7ff ffa1 	bl	8000674 <ADXL343_ReadRegister>

		if (tap_status & (1<<6)) {  // Tap for single tap
 8000732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000736:	b2db      	uxtb	r3, r3
 8000738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800073c:	2b00      	cmp	r3, #0
 800073e:	d0f1      	beq.n	8000724 <ADXL343_Task+0x8>
			printf("Tap detected by Task!\r\n");
 8000740:	4803      	ldr	r0, [pc, #12]	@ (8000750 <ADXL343_Task+0x34>)
 8000742:	f00a fd99 	bl	800b278 <puts>
			/******* Ajouter la tache pour changer d'état********/
			vTaskDelay(1);
 8000746:	2001      	movs	r0, #1
 8000748:	f008 fe9c 	bl	8009484 <vTaskDelay>
	{
 800074c:	e7ea      	b.n	8000724 <ADXL343_Task+0x8>
 800074e:	bf00      	nop
 8000750:	0800bf68 	.word	0x0800bf68

08000754 <ADXL343_TaskCreate>:


}

void ADXL343_TaskCreate(void * unused)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af02      	add	r7, sp, #8
 800075a:	6078      	str	r0, [r7, #4]
	xTaskCreate(ADXL343_Task, "tache ADXL343", 128, NULL, 256, NULL);
 800075c:	2300      	movs	r3, #0
 800075e:	9301      	str	r3, [sp, #4]
 8000760:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2300      	movs	r3, #0
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	4904      	ldr	r1, [pc, #16]	@ (800077c <ADXL343_TaskCreate+0x28>)
 800076c:	4804      	ldr	r0, [pc, #16]	@ (8000780 <ADXL343_TaskCreate+0x2c>)
 800076e:	f008 fd39 	bl	80091e4 <xTaskCreate>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	0800bf80 	.word	0x0800bf80
 8000780:	0800071d 	.word	0x0800071d

08000784 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08c      	sub	sp, #48	@ 0x30
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800078a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2220      	movs	r2, #32
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f00a fd73 	bl	800b288 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007a2:	4b3a      	ldr	r3, [pc, #232]	@ (800088c <MX_ADC1_Init+0x108>)
 80007a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007aa:	4b38      	ldr	r3, [pc, #224]	@ (800088c <MX_ADC1_Init+0x108>)
 80007ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b2:	4b36      	ldr	r3, [pc, #216]	@ (800088c <MX_ADC1_Init+0x108>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b8:	4b34      	ldr	r3, [pc, #208]	@ (800088c <MX_ADC1_Init+0x108>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007be:	4b33      	ldr	r3, [pc, #204]	@ (800088c <MX_ADC1_Init+0x108>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007c4:	4b31      	ldr	r3, [pc, #196]	@ (800088c <MX_ADC1_Init+0x108>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ca:	4b30      	ldr	r3, [pc, #192]	@ (800088c <MX_ADC1_Init+0x108>)
 80007cc:	2204      	movs	r2, #4
 80007ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d0:	4b2e      	ldr	r3, [pc, #184]	@ (800088c <MX_ADC1_Init+0x108>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007d6:	4b2d      	ldr	r3, [pc, #180]	@ (800088c <MX_ADC1_Init+0x108>)
 80007d8:	2200      	movs	r2, #0
 80007da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80007dc:	4b2b      	ldr	r3, [pc, #172]	@ (800088c <MX_ADC1_Init+0x108>)
 80007de:	2202      	movs	r2, #2
 80007e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007e2:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <MX_ADC1_Init+0x108>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80007ea:	4b28      	ldr	r3, [pc, #160]	@ (800088c <MX_ADC1_Init+0x108>)
 80007ec:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80007f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007f2:	4b26      	ldr	r3, [pc, #152]	@ (800088c <MX_ADC1_Init+0x108>)
 80007f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007fa:	4b24      	ldr	r3, [pc, #144]	@ (800088c <MX_ADC1_Init+0x108>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000802:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_ADC1_Init+0x108>)
 8000804:	2200      	movs	r2, #0
 8000806:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000808:	4b20      	ldr	r3, [pc, #128]	@ (800088c <MX_ADC1_Init+0x108>)
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000810:	481e      	ldr	r0, [pc, #120]	@ (800088c <MX_ADC1_Init+0x108>)
 8000812:	f001 febb 	bl	800258c <HAL_ADC_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 800081c:	f000 fd88 	bl	8001330 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000820:	2300      	movs	r3, #0
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000824:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000828:	4619      	mov	r1, r3
 800082a:	4818      	ldr	r0, [pc, #96]	@ (800088c <MX_ADC1_Init+0x108>)
 800082c:	f002 fe2a 	bl	8003484 <HAL_ADCEx_MultiModeConfigChannel>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000836:	f000 fd7b 	bl	8001330 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <MX_ADC1_Init+0x10c>)
 800083c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800083e:	2306      	movs	r3, #6
 8000840:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000842:	2304      	movs	r3, #4
 8000844:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000846:	237f      	movs	r3, #127	@ 0x7f
 8000848:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800084a:	2304      	movs	r3, #4
 800084c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	4619      	mov	r1, r3
 8000856:	480d      	ldr	r0, [pc, #52]	@ (800088c <MX_ADC1_Init+0x108>)
 8000858:	f002 f8e4 	bl	8002a24 <HAL_ADC_ConfigChannel>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000862:	f000 fd65 	bl	8001330 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <MX_ADC1_Init+0x110>)
 8000868:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800086a:	230c      	movs	r3, #12
 800086c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	4619      	mov	r1, r3
 8000872:	4806      	ldr	r0, [pc, #24]	@ (800088c <MX_ADC1_Init+0x108>)
 8000874:	f002 f8d6 	bl	8002a24 <HAL_ADC_ConfigChannel>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800087e:	f000 fd57 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	3730      	adds	r7, #48	@ 0x30
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000088 	.word	0x20000088
 8000890:	14f00020 	.word	0x14f00020
 8000894:	2e300800 	.word	0x2e300800

08000898 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800089e:	463b      	mov	r3, r7
 80008a0:	2220      	movs	r2, #32
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f00a fcef 	bl	800b288 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80008aa:	4b33      	ldr	r3, [pc, #204]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008ac:	4a33      	ldr	r2, [pc, #204]	@ (800097c <MX_ADC2_Init+0xe4>)
 80008ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008b0:	4b31      	ldr	r3, [pc, #196]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008b2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80008b6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80008b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008be:	4b2e      	ldr	r3, [pc, #184]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80008c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008d0:	4b29      	ldr	r3, [pc, #164]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008d2:	2204      	movs	r2, #4
 80008d4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80008d6:	4b28      	ldr	r3, [pc, #160]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008d8:	2200      	movs	r2, #0
 80008da:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80008dc:	4b26      	ldr	r3, [pc, #152]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80008e2:	4b25      	ldr	r3, [pc, #148]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008e4:	2202      	movs	r2, #2
 80008e6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80008e8:	4b23      	ldr	r3, [pc, #140]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80008f0:	4b21      	ldr	r3, [pc, #132]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008f2:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80008f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80008f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000978 <MX_ADC2_Init+0xe0>)
 80008fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000900:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <MX_ADC2_Init+0xe0>)
 8000902:	2201      	movs	r2, #1
 8000904:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000908:	4b1b      	ldr	r3, [pc, #108]	@ (8000978 <MX_ADC2_Init+0xe0>)
 800090a:	2200      	movs	r2, #0
 800090c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800090e:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <MX_ADC2_Init+0xe0>)
 8000910:	2200      	movs	r2, #0
 8000912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000916:	4818      	ldr	r0, [pc, #96]	@ (8000978 <MX_ADC2_Init+0xe0>)
 8000918:	f001 fe38 	bl	800258c <HAL_ADC_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000922:	f000 fd05 	bl	8001330 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000926:	4b16      	ldr	r3, [pc, #88]	@ (8000980 <MX_ADC2_Init+0xe8>)
 8000928:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800092a:	2306      	movs	r3, #6
 800092c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800092e:	2304      	movs	r3, #4
 8000930:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000932:	237f      	movs	r3, #127	@ 0x7f
 8000934:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000936:	2304      	movs	r3, #4
 8000938:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800093e:	463b      	mov	r3, r7
 8000940:	4619      	mov	r1, r3
 8000942:	480d      	ldr	r0, [pc, #52]	@ (8000978 <MX_ADC2_Init+0xe0>)
 8000944:	f002 f86e 	bl	8002a24 <HAL_ADC_ConfigChannel>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 800094e:	f000 fcef 	bl	8001330 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <MX_ADC2_Init+0xec>)
 8000954:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000956:	230c      	movs	r3, #12
 8000958:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800095a:	463b      	mov	r3, r7
 800095c:	4619      	mov	r1, r3
 800095e:	4806      	ldr	r0, [pc, #24]	@ (8000978 <MX_ADC2_Init+0xe0>)
 8000960:	f002 f860 	bl	8002a24 <HAL_ADC_ConfigChannel>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800096a:	f000 fce1 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000f4 	.word	0x200000f4
 800097c:	50000100 	.word	0x50000100
 8000980:	32601000 	.word	0x32601000
 8000984:	3ef08000 	.word	0x3ef08000

08000988 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b09c      	sub	sp, #112	@ 0x70
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000990:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009a0:	f107 0318 	add.w	r3, r7, #24
 80009a4:	2244      	movs	r2, #68	@ 0x44
 80009a6:	2100      	movs	r1, #0
 80009a8:	4618      	mov	r0, r3
 80009aa:	f00a fc6d 	bl	800b288 <memset>
  if(adcHandle->Instance==ADC1)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80009b6:	d16a      	bne.n	8000a8e <HAL_ADC_MspInit+0x106>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80009b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009be:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009c2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c4:	f107 0318 	add.w	r3, r7, #24
 80009c8:	4618      	mov	r0, r3
 80009ca:	f004 fa5f 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80009d4:	f000 fcac 	bl	8001330 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80009d8:	4b66      	ldr	r3, [pc, #408]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	3301      	adds	r3, #1
 80009de:	4a65      	ldr	r2, [pc, #404]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 80009e0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80009e2:	4b64      	ldr	r3, [pc, #400]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d10b      	bne.n	8000a02 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80009ea:	4b63      	ldr	r3, [pc, #396]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a62      	ldr	r2, [pc, #392]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 80009f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b60      	ldr	r3, [pc, #384]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	4b5d      	ldr	r3, [pc, #372]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a5c      	ldr	r2, [pc, #368]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	613b      	str	r3, [r7, #16]
 8000a18:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = CAPTEUR_DIST_N_Pin|CAPTEUR_DIST_W_Pin;
 8000a1a:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000a1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a20:	2303      	movs	r3, #3
 8000a22:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4853      	ldr	r0, [pc, #332]	@ (8000b7c <HAL_ADC_MspInit+0x1f4>)
 8000a30:	f003 f91e 	bl	8003c70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8000a34:	4b52      	ldr	r3, [pc, #328]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a36:	4a53      	ldr	r2, [pc, #332]	@ (8000b84 <HAL_ADC_MspInit+0x1fc>)
 8000a38:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a3a:	4b51      	ldr	r3, [pc, #324]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a3c:	2205      	movs	r2, #5
 8000a3e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a40:	4b4f      	ldr	r3, [pc, #316]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a46:	4b4e      	ldr	r3, [pc, #312]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a4c:	4b4c      	ldr	r3, [pc, #304]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a4e:	2280      	movs	r2, #128	@ 0x80
 8000a50:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a52:	4b4b      	ldr	r3, [pc, #300]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a58:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a5a:	4b49      	ldr	r3, [pc, #292]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a60:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a62:	4b47      	ldr	r3, [pc, #284]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a64:	2220      	movs	r2, #32
 8000a66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000a68:	4b45      	ldr	r3, [pc, #276]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a6e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a70:	4843      	ldr	r0, [pc, #268]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a72:	f002 fe8b 	bl	800378c <HAL_DMA_Init>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8000a7c:	f000 fc58 	bl	8001330 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a3f      	ldr	r2, [pc, #252]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a84:	655a      	str	r2, [r3, #84]	@ 0x54
 8000a86:	4a3e      	ldr	r2, [pc, #248]	@ (8000b80 <HAL_ADC_MspInit+0x1f8>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000a8c:	e06e      	b.n	8000b6c <HAL_ADC_MspInit+0x1e4>
  else if(adcHandle->Instance==ADC2)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a3d      	ldr	r2, [pc, #244]	@ (8000b88 <HAL_ADC_MspInit+0x200>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d169      	bne.n	8000b6c <HAL_ADC_MspInit+0x1e4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a9e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000aa2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aa4:	f107 0318 	add.w	r3, r7, #24
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f004 f9ef 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <HAL_ADC_MspInit+0x130>
      Error_Handler();
 8000ab4:	f000 fc3c 	bl	8001330 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3301      	adds	r3, #1
 8000abe:	4a2d      	ldr	r2, [pc, #180]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 8000ac0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b74 <HAL_ADC_MspInit+0x1ec>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d10b      	bne.n	8000ae2 <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000aca:	4b2b      	ldr	r3, [pc, #172]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	4a2a      	ldr	r2, [pc, #168]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000ad0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad6:	4b28      	ldr	r3, [pc, #160]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae2:	4b25      	ldr	r3, [pc, #148]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	4a24      	ldr	r2, [pc, #144]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000ae8:	f043 0302 	orr.w	r3, r3, #2
 8000aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aee:	4b22      	ldr	r3, [pc, #136]	@ (8000b78 <HAL_ADC_MspInit+0x1f0>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAPTEUR_DIST_S_Pin|CAPTEUR_DIST_E_Pin;
 8000afa:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b00:	2303      	movs	r3, #3
 8000b02:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	481b      	ldr	r0, [pc, #108]	@ (8000b7c <HAL_ADC_MspInit+0x1f4>)
 8000b10:	f003 f8ae 	bl	8003c70 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel1;
 8000b14:	4b1d      	ldr	r3, [pc, #116]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b16:	4a1e      	ldr	r2, [pc, #120]	@ (8000b90 <HAL_ADC_MspInit+0x208>)
 8000b18:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b1c:	2224      	movs	r2, #36	@ 0x24
 8000b1e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b20:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b26:	4b19      	ldr	r3, [pc, #100]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b2e:	2280      	movs	r2, #128	@ 0x80
 8000b30:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b32:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b38:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b40:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000b42:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b44:	2220      	movs	r2, #32
 8000b46:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8000b48:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000b50:	480e      	ldr	r0, [pc, #56]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b52:	f002 fe1b 	bl	800378c <HAL_DMA_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <HAL_ADC_MspInit+0x1d8>
      Error_Handler();
 8000b5c:	f000 fbe8 	bl	8001330 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b64:	655a      	str	r2, [r3, #84]	@ 0x54
 8000b66:	4a09      	ldr	r2, [pc, #36]	@ (8000b8c <HAL_ADC_MspInit+0x204>)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000b6c:	bf00      	nop
 8000b6e:	3770      	adds	r7, #112	@ 0x70
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000220 	.word	0x20000220
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	20000160 	.word	0x20000160
 8000b84:	4002001c 	.word	0x4002001c
 8000b88:	50000100 	.word	0x50000100
 8000b8c:	200001c0 	.word	0x200001c0
 8000b90:	40020008 	.word	0x40020008

08000b94 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4a07      	ldr	r2, [pc, #28]	@ (8000bc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ba4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	4a06      	ldr	r2, [pc, #24]	@ (8000bc4 <vApplicationGetIdleTaskMemory+0x30>)
 8000baa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2280      	movs	r2, #128	@ 0x80
 8000bb0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000bb2:	bf00      	nop
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	200004c8 	.word	0x200004c8
 8000bc4:	20000568 	.word	0x20000568

08000bc8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4a07      	ldr	r2, [pc, #28]	@ (8000bf4 <vApplicationGetTimerTaskMemory+0x2c>)
 8000bd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	4a06      	ldr	r2, [pc, #24]	@ (8000bf8 <vApplicationGetTimerTaskMemory+0x30>)
 8000bde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000be6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	20000768 	.word	0x20000768
 8000bf8:	20000808 	.word	0x20000808

08000bfc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bfc:	b5b0      	push	{r4, r5, r7, lr}
 8000bfe:	b088      	sub	sp, #32
 8000c00:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <MX_FREERTOS_Init+0x30>)
 8000c04:	1d3c      	adds	r4, r7, #4
 8000c06:	461d      	mov	r5, r3
 8000c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f007 fc78 	bl	800850e <osThreadCreate>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	4a03      	ldr	r2, [pc, #12]	@ (8000c30 <MX_FREERTOS_Init+0x34>)
 8000c22:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000c24:	bf00      	nop
 8000c26:	3720      	adds	r7, #32
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bdb0      	pop	{r4, r5, r7, pc}
 8000c2c:	0800bf9c 	.word	0x0800bf9c
 8000c30:	20000224 	.word	0x20000224

08000c34 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f007 fcb2 	bl	80085a6 <osDelay>
 8000c42:	e7fb      	b.n	8000c3c <StartDefaultTask+0x8>

08000c44 <distSensor_initADC_DMA>:
uint32_t value_sud; 				// Valeur de sud (ADC2 Channel 12)


// function to init ADC1 and ADC2 (DMA)
void distSensor_initADC_DMA(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	distSensor_TaskCreate(NULL);
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f000 f8cb 	bl	8000de4 <distSensor_TaskCreate>


	//HAL_ADC_Start_DMA(&hadc1, adc1_dma_buffer, ADC1_CHANNEL_COUNT);
	HAL_ADC_Start_DMA(&hadc2, adc2_dma_buffer, ADC2_CHANNEL_COUNT);
 8000c4e:	2202      	movs	r2, #2
 8000c50:	4904      	ldr	r1, [pc, #16]	@ (8000c64 <distSensor_initADC_DMA+0x20>)
 8000c52:	4805      	ldr	r0, [pc, #20]	@ (8000c68 <distSensor_initADC_DMA+0x24>)
 8000c54:	f001 fe1e 	bl	8002894 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim6);
 8000c58:	4804      	ldr	r0, [pc, #16]	@ (8000c6c <distSensor_initADC_DMA+0x28>)
 8000c5a:	f005 fa93 	bl	8006184 <HAL_TIM_Base_Start>


}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000c14 	.word	0x20000c14
 8000c68:	200000f4 	.word	0x200000f4
 8000c6c:	20000e18 	.word	0x20000e18

08000c70 <distSensor_ReadADC_DMA>:
	return adc_value;   // Return the ADC value
}

// Function to read value on ADC1 and ADC2 (DMA)
uint32_t distSensor_ReadADC_DMA(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
	value_west = adc1_dma_buffer[0];    		// Valeur de west (ADC1 Channel 5)
 8000c74:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <distSensor_ReadADC_DMA+0x88>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a20      	ldr	r2, [pc, #128]	@ (8000cfc <distSensor_ReadADC_DMA+0x8c>)
 8000c7a:	6013      	str	r3, [r2, #0]
	value_nord = adc1_dma_buffer[1];   			// Valeur de nord (ADC1 Channel 11)
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <distSensor_ReadADC_DMA+0x88>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	4a1f      	ldr	r2, [pc, #124]	@ (8000d00 <distSensor_ReadADC_DMA+0x90>)
 8000c82:	6013      	str	r3, [r2, #0]
	value_est = adc2_dma_buffer[0];   			// Valeur de est (ADC2 Channel 15)
 8000c84:	4b1f      	ldr	r3, [pc, #124]	@ (8000d04 <distSensor_ReadADC_DMA+0x94>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a1f      	ldr	r2, [pc, #124]	@ (8000d08 <distSensor_ReadADC_DMA+0x98>)
 8000c8a:	6013      	str	r3, [r2, #0]
	value_sud = adc2_dma_buffer[1];   			// Valeur de sud (ADC2 Channel 12)
 8000c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d04 <distSensor_ReadADC_DMA+0x94>)
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	4a1e      	ldr	r2, [pc, #120]	@ (8000d0c <distSensor_ReadADC_DMA+0x9c>)
 8000c92:	6013      	str	r3, [r2, #0]

	if (adc_ready_adc1_west == 1)
 8000c94:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <distSensor_ReadADC_DMA+0xa0>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d105      	bne.n	8000caa <distSensor_ReadADC_DMA+0x3a>
	{
		adc_ready_adc1_west = 0;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <distSensor_ReadADC_DMA+0xa0>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
		return value_est;
 8000ca4:	4b18      	ldr	r3, [pc, #96]	@ (8000d08 <distSensor_ReadADC_DMA+0x98>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	e021      	b.n	8000cee <distSensor_ReadADC_DMA+0x7e>
	}

	else if (adc_ready_adc1_nord == 1)
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <distSensor_ReadADC_DMA+0xa4>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d105      	bne.n	8000cc0 <distSensor_ReadADC_DMA+0x50>
	{
		adc_ready_adc1_nord = 0;
 8000cb4:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <distSensor_ReadADC_DMA+0xa4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
		return value_nord;
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <distSensor_ReadADC_DMA+0x90>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	e016      	b.n	8000cee <distSensor_ReadADC_DMA+0x7e>
	}

	if (adc_ready_adc2_est == 1)
 8000cc0:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <distSensor_ReadADC_DMA+0xa8>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d105      	bne.n	8000cd6 <distSensor_ReadADC_DMA+0x66>
	{
		adc_ready_adc2_est = 0;
 8000cca:	4b13      	ldr	r3, [pc, #76]	@ (8000d18 <distSensor_ReadADC_DMA+0xa8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	701a      	strb	r2, [r3, #0]
		return value_est;
 8000cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <distSensor_ReadADC_DMA+0x98>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	e00b      	b.n	8000cee <distSensor_ReadADC_DMA+0x7e>
	}

	if (adc_ready_adc2_sud == 1)
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <distSensor_ReadADC_DMA+0xac>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d105      	bne.n	8000cec <distSensor_ReadADC_DMA+0x7c>
	{
		adc_ready_adc2_sud = 0;
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <distSensor_ReadADC_DMA+0xac>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	701a      	strb	r2, [r3, #0]
		return value_sud;
 8000ce6:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <distSensor_ReadADC_DMA+0x9c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	e000      	b.n	8000cee <distSensor_ReadADC_DMA+0x7e>
	}

	else{
		return 1;
 8000cec:	2301      	movs	r3, #1
	}




}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	20000c0c 	.word	0x20000c0c
 8000cfc:	20000c1c 	.word	0x20000c1c
 8000d00:	20000c20 	.word	0x20000c20
 8000d04:	20000c14 	.word	0x20000c14
 8000d08:	20000c24 	.word	0x20000c24
 8000d0c:	20000c28 	.word	0x20000c28
 8000d10:	20000c08 	.word	0x20000c08
 8000d14:	20000c09 	.word	0x20000c09
 8000d18:	20000c0b 	.word	0x20000c0b
 8000d1c:	20000c0a 	.word	0x20000c0a

08000d20 <HAL_ADC_ConvCpltCallback>:



//Call Back for ADC1 and ADC2
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d30:	d110      	bne.n	8000d54 <HAL_ADC_ConvCpltCallback+0x34>
	{

		if (value_west < 1000 )
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x6c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d3a:	d203      	bcs.n	8000d44 <HAL_ADC_ConvCpltCallback+0x24>
		{
			adc_ready_adc1_west = 1;
 8000d3c:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x70>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
 8000d42:	e007      	b.n	8000d54 <HAL_ADC_ConvCpltCallback+0x34>
		}
		else if (value_nord <1000)
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <HAL_ADC_ConvCpltCallback+0x74>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d4c:	d202      	bcs.n	8000d54 <HAL_ADC_ConvCpltCallback+0x34>
		{
			adc_ready_adc1_nord = 1;
 8000d4e:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <HAL_ADC_ConvCpltCallback+0x78>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
		}

	}

	if (hadc->Instance == ADC2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a10      	ldr	r2, [pc, #64]	@ (8000d9c <HAL_ADC_ConvCpltCallback+0x7c>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d110      	bne.n	8000d80 <HAL_ADC_ConvCpltCallback+0x60>
	{
		if (value_sud < 1000 )
 8000d5e:	4b10      	ldr	r3, [pc, #64]	@ (8000da0 <HAL_ADC_ConvCpltCallback+0x80>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d66:	d203      	bcs.n	8000d70 <HAL_ADC_ConvCpltCallback+0x50>
		{
			adc_ready_adc2_sud = 1;
 8000d68:	4b0e      	ldr	r3, [pc, #56]	@ (8000da4 <HAL_ADC_ConvCpltCallback+0x84>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	701a      	strb	r2, [r3, #0]
		{
			adc_ready_adc2_est = 1;
		}

	}
}
 8000d6e:	e007      	b.n	8000d80 <HAL_ADC_ConvCpltCallback+0x60>
		else if (value_est <1000)
 8000d70:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <HAL_ADC_ConvCpltCallback+0x88>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d78:	d202      	bcs.n	8000d80 <HAL_ADC_ConvCpltCallback+0x60>
			adc_ready_adc2_est = 1;
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <HAL_ADC_ConvCpltCallback+0x8c>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	20000c1c 	.word	0x20000c1c
 8000d90:	20000c08 	.word	0x20000c08
 8000d94:	20000c20 	.word	0x20000c20
 8000d98:	20000c09 	.word	0x20000c09
 8000d9c:	50000100 	.word	0x50000100
 8000da0:	20000c28 	.word	0x20000c28
 8000da4:	20000c0a 	.word	0x20000c0a
 8000da8:	20000c24 	.word	0x20000c24
 8000dac:	20000c0b 	.word	0x20000c0b

08000db0 <distSensor_Task>:



//
void distSensor_Task(void *unused){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	for (;;){
		uint32_t distance = distSensor_ReadADC_DMA();
 8000db8:	f7ff ff5a 	bl	8000c70 <distSensor_ReadADC_DMA>
 8000dbc:	60f8      	str	r0, [r7, #12]

		if (distance == 1){
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d103      	bne.n	8000dcc <distSensor_Task+0x1c>
			printf("error\r\n");
 8000dc4:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <distSensor_Task+0x2c>)
 8000dc6:	f00a fa57 	bl	800b278 <puts>
 8000dca:	e003      	b.n	8000dd4 <distSensor_Task+0x24>
		}
		else {

			printf("Tache Capteur detect vide, %lu\r\n",distance );
 8000dcc:	68f9      	ldr	r1, [r7, #12]
 8000dce:	4804      	ldr	r0, [pc, #16]	@ (8000de0 <distSensor_Task+0x30>)
 8000dd0:	f00a f9ea 	bl	800b1a8 <iprintf>
		}
		vTaskDelay(100);
 8000dd4:	2064      	movs	r0, #100	@ 0x64
 8000dd6:	f008 fb55 	bl	8009484 <vTaskDelay>
	for (;;){
 8000dda:	e7ed      	b.n	8000db8 <distSensor_Task+0x8>
 8000ddc:	0800bfb8 	.word	0x0800bfb8
 8000de0:	0800bfc0 	.word	0x0800bfc0

08000de4 <distSensor_TaskCreate>:


	}
}

void distSensor_TaskCreate(void*unused){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af02      	add	r7, sp, #8
 8000dea:	6078      	str	r0, [r7, #4]
	xTaskCreate(distSensor_Task, "distSensor_task", 128, NULL, 23, NULL);
 8000dec:	2300      	movs	r3, #0
 8000dee:	9301      	str	r3, [sp, #4]
 8000df0:	2317      	movs	r3, #23
 8000df2:	9300      	str	r3, [sp, #0]
 8000df4:	2300      	movs	r3, #0
 8000df6:	2280      	movs	r2, #128	@ 0x80
 8000df8:	4903      	ldr	r1, [pc, #12]	@ (8000e08 <distSensor_TaskCreate+0x24>)
 8000dfa:	4804      	ldr	r0, [pc, #16]	@ (8000e0c <distSensor_TaskCreate+0x28>)
 8000dfc:	f008 f9f2 	bl	80091e4 <xTaskCreate>
}
 8000e00:	bf00      	nop
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	0800bfe4 	.word	0x0800bfe4
 8000e0c:	08000db1 	.word	0x08000db1

08000e10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e16:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e1a:	4a15      	ldr	r2, [pc, #84]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e1c:	f043 0304 	orr.w	r3, r3, #4
 8000e20:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e22:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e26:	f003 0304 	and.w	r3, r3, #4
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e32:	4a0f      	ldr	r2, [pc, #60]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <MX_DMA_Init+0x60>)
 8000e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2105      	movs	r1, #5
 8000e4a:	200b      	movs	r0, #11
 8000e4c:	f002 fc76 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e50:	200b      	movs	r0, #11
 8000e52:	f002 fc8d 	bl	8003770 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2105      	movs	r1, #5
 8000e5a:	200c      	movs	r0, #12
 8000e5c:	f002 fc6e 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000e60:	200c      	movs	r0, #12
 8000e62:	f002 fc85 	bl	8003770 <HAL_NVIC_EnableIRQ>

}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40021000 	.word	0x40021000

08000e74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	@ 0x28
 8000e78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8a:	4b52      	ldr	r3, [pc, #328]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	4a51      	ldr	r2, [pc, #324]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000e90:	f043 0304 	orr.w	r3, r3, #4
 8000e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e96:	4b4f      	ldr	r3, [pc, #316]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	f003 0304 	and.w	r3, r3, #4
 8000e9e:	613b      	str	r3, [r7, #16]
 8000ea0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ea2:	4b4c      	ldr	r3, [pc, #304]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	4a4b      	ldr	r2, [pc, #300]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eae:	4b49      	ldr	r3, [pc, #292]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	f003 0320 	and.w	r3, r3, #32
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b46      	ldr	r3, [pc, #280]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	4a45      	ldr	r2, [pc, #276]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ec6:	4b43      	ldr	r3, [pc, #268]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60bb      	str	r3, [r7, #8]
 8000ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b40      	ldr	r3, [pc, #256]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	4a3f      	ldr	r2, [pc, #252]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ed8:	f043 0302 	orr.w	r3, r3, #2
 8000edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ede:	4b3d      	ldr	r3, [pc, #244]	@ (8000fd4 <MX_GPIO_Init+0x160>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_CHAT_Pin|LED_SOURIS_Pin|LIDAR_M_EN_Pin, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f246 0110 	movw	r1, #24592	@ 0x6010
 8000ef0:	4839      	ldr	r0, [pc, #228]	@ (8000fd8 <MX_GPIO_Init+0x164>)
 8000ef2:	f003 f83f 	bl	8003f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USER_LED_1_Pin|USER_LED_2_Pin|Accelerometer_NSS_Pin, GPIO_PIN_RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2113      	movs	r1, #19
 8000efa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efe:	f003 f839 	bl	8003f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIDAR_DEV_EN_GPIO_Port, LIDAR_DEV_EN_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2101      	movs	r1, #1
 8000f06:	4835      	ldr	r0, [pc, #212]	@ (8000fdc <MX_GPIO_Init+0x168>)
 8000f08:	f003 f834 	bl	8003f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_CHAT_Pin LED_SOURIS_Pin LIDAR_M_EN_Pin */
  GPIO_InitStruct.Pin = LED_CHAT_Pin|LED_SOURIS_Pin|LIDAR_M_EN_Pin;
 8000f0c:	f246 0310 	movw	r3, #24592	@ 0x6010
 8000f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	482c      	ldr	r0, [pc, #176]	@ (8000fd8 <MX_GPIO_Init+0x164>)
 8000f26:	f002 fea3 	bl	8003c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNT_CAT_MOUSE_Pin */
  GPIO_InitStruct.Pin = BNT_CAT_MOUSE_Pin;
 8000f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f30:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BNT_CAT_MOUSE_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0314 	add.w	r3, r7, #20
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4825      	ldr	r0, [pc, #148]	@ (8000fd8 <MX_GPIO_Init+0x164>)
 8000f42:	f002 fe95 	bl	8003c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED_1_Pin USER_LED_2_Pin Accelerometer_NSS_Pin */
  GPIO_InitStruct.Pin = USER_LED_1_Pin|USER_LED_2_Pin|Accelerometer_NSS_Pin;
 8000f46:	2313      	movs	r3, #19
 8000f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2300      	movs	r3, #0
 8000f54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 0314 	add.w	r3, r7, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f60:	f002 fe86 	bl	8003c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : Accelerometer_INT1_Pin Accelerometer_INT2_Pin */
  GPIO_InitStruct.Pin = Accelerometer_INT1_Pin|Accelerometer_INT2_Pin;
 8000f64:	230c      	movs	r3, #12
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f68:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7c:	f002 fe78 	bl	8003c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIDAR_DEV_EN_Pin */
  GPIO_InitStruct.Pin = LIDAR_DEV_EN_Pin;
 8000f80:	2301      	movs	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LIDAR_DEV_EN_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	4811      	ldr	r0, [pc, #68]	@ (8000fdc <MX_GPIO_Init+0x168>)
 8000f98:	f002 fe6a 	bl	8003c70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2105      	movs	r1, #5
 8000fa0:	2008      	movs	r0, #8
 8000fa2:	f002 fbcb 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000fa6:	2008      	movs	r0, #8
 8000fa8:	f002 fbe2 	bl	8003770 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2105      	movs	r1, #5
 8000fb0:	2009      	movs	r0, #9
 8000fb2:	f002 fbc3 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000fb6:	2009      	movs	r0, #9
 8000fb8:	f002 fbda 	bl	8003770 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2105      	movs	r1, #5
 8000fc0:	2028      	movs	r0, #40	@ 0x28
 8000fc2:	f002 fbbb 	bl	800373c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fc6:	2028      	movs	r0, #40	@ 0x28
 8000fc8:	f002 fbd2 	bl	8003770 <HAL_NVIC_EnableIRQ>

}
 8000fcc:	bf00      	nop
 8000fce:	3728      	adds	r7, #40	@ 0x28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	48000800 	.word	0x48000800
 8000fdc:	48000400 	.word	0x48000400

08000fe0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8001054 <MX_I2C1_Init+0x74>)
 8000fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8001058 <MX_I2C1_Init+0x78>)
 8000fe8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40621236;
 8000fea:	4b1a      	ldr	r3, [pc, #104]	@ (8001054 <MX_I2C1_Init+0x74>)
 8000fec:	4a1b      	ldr	r2, [pc, #108]	@ (800105c <MX_I2C1_Init+0x7c>)
 8000fee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ff0:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <MX_I2C1_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff6:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <MX_I2C1_Init+0x74>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ffc:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <MX_I2C1_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001002:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <MX_I2C1_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001008:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <MX_I2C1_Init+0x74>)
 800100a:	2200      	movs	r2, #0
 800100c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800100e:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <MX_I2C1_Init+0x74>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001014:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <MX_I2C1_Init+0x74>)
 8001016:	2200      	movs	r2, #0
 8001018:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800101a:	480e      	ldr	r0, [pc, #56]	@ (8001054 <MX_I2C1_Init+0x74>)
 800101c:	f002 fff4 	bl	8004008 <HAL_I2C_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001026:	f000 f983 	bl	8001330 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800102a:	2100      	movs	r1, #0
 800102c:	4809      	ldr	r0, [pc, #36]	@ (8001054 <MX_I2C1_Init+0x74>)
 800102e:	f003 f886 	bl	800413e <HAL_I2CEx_ConfigAnalogFilter>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001038:	f000 f97a 	bl	8001330 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800103c:	2100      	movs	r1, #0
 800103e:	4805      	ldr	r0, [pc, #20]	@ (8001054 <MX_I2C1_Init+0x74>)
 8001040:	f003 f8c8 	bl	80041d4 <HAL_I2CEx_ConfigDigitalFilter>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800104a:	f000 f971 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000c2c 	.word	0x20000c2c
 8001058:	40005400 	.word	0x40005400
 800105c:	40621236 	.word	0x40621236

08001060 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09c      	sub	sp, #112	@ 0x70
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001078:	f107 0318 	add.w	r3, r7, #24
 800107c:	2244      	movs	r2, #68	@ 0x44
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f00a f901 	bl	800b288 <memset>
  if(i2cHandle->Instance==I2C1)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a2e      	ldr	r2, [pc, #184]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d154      	bne.n	800113a <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001090:	2340      	movs	r3, #64	@ 0x40
 8001092:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001094:	2300      	movs	r3, #0
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001098:	f107 0318 	add.w	r3, r7, #24
 800109c:	4618      	mov	r0, r3
 800109e:	f003 fef5 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010a8:	f000 f942 	bl	8001330 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ac:	4b26      	ldr	r3, [pc, #152]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b0:	4a25      	ldr	r2, [pc, #148]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b8:	4b23      	ldr	r3, [pc, #140]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c4:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010ca:	f043 0302 	orr.w	r3, r3, #2
 80010ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010e2:	2312      	movs	r3, #18
 80010e4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010ee:	2304      	movs	r3, #4
 80010f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fc:	f002 fdb8 	bl	8003c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001100:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001104:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001106:	2312      	movs	r3, #18
 8001108:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110e:	2300      	movs	r3, #0
 8001110:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001112:	2304      	movs	r3, #4
 8001114:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001116:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800111a:	4619      	mov	r1, r3
 800111c:	480b      	ldr	r0, [pc, #44]	@ (800114c <HAL_I2C_MspInit+0xec>)
 800111e:	f002 fda7 	bl	8003c70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 8001124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001126:	4a08      	ldr	r2, [pc, #32]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 8001128:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800112c:	6593      	str	r3, [r2, #88]	@ 0x58
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 8001130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800113a:	bf00      	nop
 800113c:	3770      	adds	r7, #112	@ 0x70
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40005400 	.word	0x40005400
 8001148:	40021000 	.word	0x40021000
 800114c:	48000400 	.word	0x48000400

08001150 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8001158:	1d39      	adds	r1, r7, #4
 800115a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800115e:	2201      	movs	r2, #1
 8001160:	4803      	ldr	r0, [pc, #12]	@ (8001170 <__io_putchar+0x20>)
 8001162:	f006 fb39 	bl	80077d8 <HAL_UART_Transmit>
	return chr;
 8001166:	687b      	ldr	r3, [r7, #4]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000eb0 	.word	0x20000eb0

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 ff91 	bl	800209e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f84a 	bl	8001214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f7ff fe78 	bl	8000e74 <MX_GPIO_Init>
  MX_DMA_Init();
 8001184:	f7ff fe44 	bl	8000e10 <MX_DMA_Init>
  MX_UART4_Init();
 8001188:	f000 fe2a 	bl	8001de0 <MX_UART4_Init>
  MX_SPI1_Init();
 800118c:	f000 f8d6 	bl	800133c <MX_SPI1_Init>
  MX_TIM4_Init();
 8001190:	f000 fc56 	bl	8001a40 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001194:	f7ff faf6 	bl	8000784 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001198:	f7ff fb7e 	bl	8000898 <MX_ADC2_Init>
  MX_TIM1_Init();
 800119c:	f000 fb26 	bl	80017ec <MX_TIM1_Init>
  MX_TIM3_Init();
 80011a0:	f000 fbf8 	bl	8001994 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80011a4:	f000 fe6c 	bl	8001e80 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80011a8:	f7ff ff1a 	bl	8000fe0 <MX_I2C1_Init>
  MX_TIM6_Init();
 80011ac:	f000 fc9e 	bl	8001aec <MX_TIM6_Init>
  MX_TIM16_Init();
 80011b0:	f000 fcd2 	bl	8001b58 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	printf(" _____________________________\r\n");
 80011b4:	4812      	ldr	r0, [pc, #72]	@ (8001200 <main+0x8c>)
 80011b6:	f00a f85f 	bl	800b278 <puts>
	printf("|                             |\r\n");
 80011ba:	4812      	ldr	r0, [pc, #72]	@ (8001204 <main+0x90>)
 80011bc:	f00a f85c 	bl	800b278 <puts>
	printf("|                             |\r\n");
 80011c0:	4810      	ldr	r0, [pc, #64]	@ (8001204 <main+0x90>)
 80011c2:	f00a f859 	bl	800b278 <puts>
	printf("|  WELCOME ON TAGBOT PROJECT  |\r\n");
 80011c6:	4810      	ldr	r0, [pc, #64]	@ (8001208 <main+0x94>)
 80011c8:	f00a f856 	bl	800b278 <puts>
	printf("|                             |\r\n");
 80011cc:	480d      	ldr	r0, [pc, #52]	@ (8001204 <main+0x90>)
 80011ce:	f00a f853 	bl	800b278 <puts>
	printf("|_____________________________|\r\n");
 80011d2:	480e      	ldr	r0, [pc, #56]	@ (800120c <main+0x98>)
 80011d4:	f00a f850 	bl	800b278 <puts>

	/* Ce code initialise l'adc en dma*/
	distSensor_initADC_DMA();
 80011d8:	f7ff fd34 	bl	8000c44 <distSensor_initADC_DMA>
	printf("Démarrage du test des capteurs de distance...\r\n");
 80011dc:	480c      	ldr	r0, [pc, #48]	@ (8001210 <main+0x9c>)
 80011de:	f00a f84b 	bl	800b278 <puts>


	/* Code init l'accélérometre*/

	while(1 == ADXL343_Init()) {}
 80011e2:	bf00      	nop
 80011e4:	f7ff f9e4 	bl	80005b0 <ADXL343_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d0fa      	beq.n	80011e4 <main+0x70>
	ADXL343_Configure();
 80011ee:	f7ff fa1f 	bl	8000630 <ADXL343_Configure>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80011f2:	f7ff fd03 	bl	8000bfc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011f6:	f007 f983 	bl	8008500 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80011fa:	bf00      	nop
 80011fc:	e7fd      	b.n	80011fa <main+0x86>
 80011fe:	bf00      	nop
 8001200:	0800bff4 	.word	0x0800bff4
 8001204:	0800c014 	.word	0x0800c014
 8001208:	0800c038 	.word	0x0800c038
 800120c:	0800c05c 	.word	0x0800c05c
 8001210:	0800c080 	.word	0x0800c080

08001214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b094      	sub	sp, #80	@ 0x50
 8001218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121a:	f107 0318 	add.w	r3, r7, #24
 800121e:	2238      	movs	r2, #56	@ 0x38
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f00a f830 	bl	800b288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001236:	2000      	movs	r0, #0
 8001238:	f003 f818 	bl	800426c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800123c:	2301      	movs	r3, #1
 800123e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001240:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001244:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001246:	2302      	movs	r3, #2
 8001248:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800124a:	2303      	movs	r3, #3
 800124c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800124e:	2304      	movs	r3, #4
 8001250:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001252:	2355      	movs	r3, #85	@ 0x55
 8001254:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001256:	2302      	movs	r3, #2
 8001258:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800125a:	2302      	movs	r3, #2
 800125c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800125e:	2302      	movs	r3, #2
 8001260:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001262:	f107 0318 	add.w	r3, r7, #24
 8001266:	4618      	mov	r0, r3
 8001268:	f003 f8b4 	bl	80043d4 <HAL_RCC_OscConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001272:	f000 f85d 	bl	8001330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001276:	230f      	movs	r3, #15
 8001278:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127a:	2303      	movs	r3, #3
 800127c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	2104      	movs	r1, #4
 800128e:	4618      	mov	r0, r3
 8001290:	f003 fbb2 	bl	80049f8 <HAL_RCC_ClockConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800129a:	f000 f849 	bl	8001330 <Error_Handler>
  }
}
 800129e:	bf00      	nop
 80012a0:	3750      	adds	r7, #80	@ 0x50
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	80fb      	strh	r3, [r7, #6]
	//	ADXL343_DetectTap();
	if(GPIO_Pin == BNT_CAT_MOUSE_Pin){
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80012b8:	d103      	bne.n	80012c2 <HAL_GPIO_EXTI_Callback+0x1a>
		printf("Button pushed\r\n");
 80012ba:	4811      	ldr	r0, [pc, #68]	@ (8001300 <HAL_GPIO_EXTI_Callback+0x58>)
 80012bc:	f009 ffdc 	bl	800b278 <puts>
	} else if(GPIO_Pin == Accelerometer_INT2_Pin){
		printf("Acc Int2\r\n");
		uint8_t tap_status;
		ADXL343_ReadRegister(ADXL343_REG_INT_SOURCE, &tap_status, 1); 		//Renvoie la valeur du registre int_source
	}
}
 80012c0:	e01a      	b.n	80012f8 <HAL_GPIO_EXTI_Callback+0x50>
	} else if(GPIO_Pin == Accelerometer_INT1_Pin){
 80012c2:	88fb      	ldrh	r3, [r7, #6]
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d10a      	bne.n	80012de <HAL_GPIO_EXTI_Callback+0x36>
		printf("Acc Int1\r\n");
 80012c8:	480e      	ldr	r0, [pc, #56]	@ (8001304 <HAL_GPIO_EXTI_Callback+0x5c>)
 80012ca:	f009 ffd5 	bl	800b278 <puts>
		ADXL343_ReadRegister(ADXL343_REG_INT_SOURCE, &tap_status, 1); 		//Renvoie la valeur du registre int_source
 80012ce:	f107 030f 	add.w	r3, r7, #15
 80012d2:	2201      	movs	r2, #1
 80012d4:	4619      	mov	r1, r3
 80012d6:	2030      	movs	r0, #48	@ 0x30
 80012d8:	f7ff f9cc 	bl	8000674 <ADXL343_ReadRegister>
}
 80012dc:	e00c      	b.n	80012f8 <HAL_GPIO_EXTI_Callback+0x50>
	} else if(GPIO_Pin == Accelerometer_INT2_Pin){
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	2b08      	cmp	r3, #8
 80012e2:	d109      	bne.n	80012f8 <HAL_GPIO_EXTI_Callback+0x50>
		printf("Acc Int2\r\n");
 80012e4:	4808      	ldr	r0, [pc, #32]	@ (8001308 <HAL_GPIO_EXTI_Callback+0x60>)
 80012e6:	f009 ffc7 	bl	800b278 <puts>
		ADXL343_ReadRegister(ADXL343_REG_INT_SOURCE, &tap_status, 1); 		//Renvoie la valeur du registre int_source
 80012ea:	f107 030e 	add.w	r3, r7, #14
 80012ee:	2201      	movs	r2, #1
 80012f0:	4619      	mov	r1, r3
 80012f2:	2030      	movs	r0, #48	@ 0x30
 80012f4:	f7ff f9be 	bl	8000674 <ADXL343_ReadRegister>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0800c0b0 	.word	0x0800c0b0
 8001304:	0800c0c0 	.word	0x0800c0c0
 8001308:	0800c0cc 	.word	0x0800c0cc

0800130c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d101      	bne.n	8001322 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800131e:	f000 fed7 	bl	80020d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40001400 	.word	0x40001400

08001330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001334:	b672      	cpsid	i
}
 8001336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <Error_Handler+0x8>

0800133c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001340:	4b1b      	ldr	r3, [pc, #108]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001342:	4a1c      	ldr	r2, [pc, #112]	@ (80013b4 <MX_SPI1_Init+0x78>)
 8001344:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001346:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001348:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800134c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001354:	4b16      	ldr	r3, [pc, #88]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001356:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800135a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <MX_SPI1_Init+0x74>)
 800135e:	2202      	movs	r2, #2
 8001360:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001362:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001364:	2201      	movs	r2, #1
 8001366:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <MX_SPI1_Init+0x74>)
 800136a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800136e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001370:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001372:	2230      	movs	r2, #48	@ 0x30
 8001374:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <MX_SPI1_Init+0x74>)
 800137e:	2200      	movs	r2, #0
 8001380:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001384:	2200      	movs	r2, #0
 8001386:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001388:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <MX_SPI1_Init+0x74>)
 800138a:	2207      	movs	r2, #7
 800138c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <MX_SPI1_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <MX_SPI1_Init+0x74>)
 800139c:	f003 ff66 	bl	800526c <HAL_SPI_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f7ff ffc3 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000c80 	.word	0x20000c80
 80013b4:	40013000 	.word	0x40013000

080013b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a17      	ldr	r2, [pc, #92]	@ (8001434 <HAL_SPI_MspInit+0x7c>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d128      	bne.n	800142c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 80013dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013de:	4a16      	ldr	r2, [pc, #88]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 80013e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013e6:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 80013e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a10      	ldr	r2, [pc, #64]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <HAL_SPI_MspInit+0x80>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = Accelerometer_SCK_Pin|Accelerometer_MISO_Pin|Accelerometer_MOSI_Pin;
 800140a:	23e0      	movs	r3, #224	@ 0xe0
 800140c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800141a:	2305      	movs	r3, #5
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001428:	f002 fc22 	bl	8003c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800142c:	bf00      	nop
 800142e:	3728      	adds	r7, #40	@ 0x28
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40013000 	.word	0x40013000
 8001438:	40021000 	.word	0x40021000

0800143c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	4b12      	ldr	r3, [pc, #72]	@ (800148c <HAL_MspInit+0x50>)
 8001444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001446:	4a11      	ldr	r2, [pc, #68]	@ (800148c <HAL_MspInit+0x50>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6613      	str	r3, [r2, #96]	@ 0x60
 800144e:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <HAL_MspInit+0x50>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <HAL_MspInit+0x50>)
 800145c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145e:	4a0b      	ldr	r2, [pc, #44]	@ (800148c <HAL_MspInit+0x50>)
 8001460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001464:	6593      	str	r3, [r2, #88]	@ 0x58
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_MspInit+0x50>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800146e:	603b      	str	r3, [r7, #0]
 8001470:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	210f      	movs	r1, #15
 8001476:	f06f 0001 	mvn.w	r0, #1
 800147a:	f002 f95f 	bl	800373c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800147e:	f002 ff99 	bl	80043b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000

08001490 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08c      	sub	sp, #48	@ 0x30
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80014a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001554 <HAL_InitTick+0xc4>)
 80014a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001554 <HAL_InitTick+0xc4>)
 80014a6:	f043 0320 	orr.w	r3, r3, #32
 80014aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80014ac:	4b29      	ldr	r3, [pc, #164]	@ (8001554 <HAL_InitTick+0xc4>)
 80014ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b0:	f003 0320 	and.w	r3, r3, #32
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014b8:	f107 020c 	add.w	r2, r7, #12
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4611      	mov	r1, r2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 fc6c 	bl	8004da0 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014c8:	f003 fc3e 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 80014cc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014d0:	4a21      	ldr	r2, [pc, #132]	@ (8001558 <HAL_InitTick+0xc8>)
 80014d2:	fba2 2303 	umull	r2, r3, r2, r3
 80014d6:	0c9b      	lsrs	r3, r3, #18
 80014d8:	3b01      	subs	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80014dc:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <HAL_InitTick+0xcc>)
 80014de:	4a20      	ldr	r2, [pc, #128]	@ (8001560 <HAL_InitTick+0xd0>)
 80014e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80014e2:	4b1e      	ldr	r3, [pc, #120]	@ (800155c <HAL_InitTick+0xcc>)
 80014e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014e8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80014ea:	4a1c      	ldr	r2, [pc, #112]	@ (800155c <HAL_InitTick+0xcc>)
 80014ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ee:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80014f0:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <HAL_InitTick+0xcc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f6:	4b19      	ldr	r3, [pc, #100]	@ (800155c <HAL_InitTick+0xcc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim7);
 80014fc:	4817      	ldr	r0, [pc, #92]	@ (800155c <HAL_InitTick+0xcc>)
 80014fe:	f004 fde9 	bl	80060d4 <HAL_TIM_Base_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001508:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800150c:	2b00      	cmp	r3, #0
 800150e:	d11b      	bne.n	8001548 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001510:	4812      	ldr	r0, [pc, #72]	@ (800155c <HAL_InitTick+0xcc>)
 8001512:	f004 fe99 	bl	8006248 <HAL_TIM_Base_Start_IT>
 8001516:	4603      	mov	r3, r0
 8001518:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800151c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001520:	2b00      	cmp	r3, #0
 8001522:	d111      	bne.n	8001548 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001524:	2037      	movs	r0, #55	@ 0x37
 8001526:	f002 f923 	bl	8003770 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d808      	bhi.n	8001542 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001530:	2200      	movs	r2, #0
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	2037      	movs	r0, #55	@ 0x37
 8001536:	f002 f901 	bl	800373c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <HAL_InitTick+0xd4>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	e002      	b.n	8001548 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001548:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800154c:	4618      	mov	r0, r3
 800154e:	3730      	adds	r7, #48	@ 0x30
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	431bde83 	.word	0x431bde83
 800155c:	20000ce4 	.word	0x20000ce4
 8001560:	40001400 	.word	0x40001400
 8001564:	20000004 	.word	0x20000004

08001568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <NMI_Handler+0x4>

08001570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <HardFault_Handler+0x4>

08001578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <MemManage_Handler+0x4>

08001580 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <UsageFault_Handler+0x4>

08001590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
	...

080015a0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
    // Read the INT_SOURCE register to clear the interrupt
    int8_t tap_status;
    ADXL343_ReadRegister(ADXL343_REG_INT_SOURCE, &tap_status, 1);
 80015a6:	1dfb      	adds	r3, r7, #7
 80015a8:	2201      	movs	r2, #1
 80015aa:	4619      	mov	r1, r3
 80015ac:	2030      	movs	r0, #48	@ 0x30
 80015ae:	f7ff f861 	bl	8000674 <ADXL343_ReadRegister>

	if (tap_status & (1<<6)) {  // Tap for single tap
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00a      	beq.n	80015d6 <EXTI2_IRQHandler+0x36>
		printf("Tap detected!\r\n");
 80015c0:	4808      	ldr	r0, [pc, #32]	@ (80015e4 <EXTI2_IRQHandler+0x44>)
 80015c2:	f009 fe59 	bl	800b278 <puts>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 80015c6:	2101      	movs	r1, #1
 80015c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015cc:	f002 fcea 	bl	8003fa4 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 80015d0:	2064      	movs	r0, #100	@ 0x64
 80015d2:	f000 fd9b 	bl	800210c <HAL_Delay>
	}

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Accelerometer_INT1_Pin);
 80015d6:	2004      	movs	r0, #4
 80015d8:	f002 fcfe 	bl	8003fd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	0800c0d8 	.word	0x0800c0d8

080015e8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
//		printf("Tap detected!\r\n");
//		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
//		HAL_Delay(100);
//	}
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Accelerometer_INT2_Pin);
 80015ec:	2008      	movs	r0, #8
 80015ee:	f002 fcf3 	bl	8003fd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  /* USER CODE END EXTI3_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80015fc:	4802      	ldr	r0, [pc, #8]	@ (8001608 <DMA1_Channel1_IRQHandler+0x10>)
 80015fe:	f002 f9e8 	bl	80039d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200001c0 	.word	0x200001c0

0800160c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001610:	4802      	ldr	r0, [pc, #8]	@ (800161c <DMA1_Channel2_IRQHandler+0x10>)
 8001612:	f002 f9de 	bl	80039d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000160 	.word	0x20000160

08001620 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001624:	4802      	ldr	r0, [pc, #8]	@ (8001630 <TIM3_IRQHandler+0x10>)
 8001626:	f004 ff80 	bl	800652a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000d80 	.word	0x20000d80

08001634 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001638:	4802      	ldr	r0, [pc, #8]	@ (8001644 <TIM4_IRQHandler+0x10>)
 800163a:	f004 ff76 	bl	800652a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000dcc 	.word	0x20000dcc

08001648 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNT_CAT_MOUSE_Pin);
 800164c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001650:	f002 fcc2 	bl	8003fd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800165c:	4802      	ldr	r0, [pc, #8]	@ (8001668 <TIM6_DAC_IRQHandler+0x10>)
 800165e:	f004 ff64 	bl	800652a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000e18 	.word	0x20000e18

0800166c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001670:	4802      	ldr	r0, [pc, #8]	@ (800167c <TIM7_IRQHandler+0x10>)
 8001672:	f004 ff5a 	bl	800652a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000ce4 	.word	0x20000ce4

08001680 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
 8001690:	e00a      	b.n	80016a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001692:	f3af 8000 	nop.w
 8001696:	4601      	mov	r1, r0
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	1c5a      	adds	r2, r3, #1
 800169c:	60ba      	str	r2, [r7, #8]
 800169e:	b2ca      	uxtb	r2, r1
 80016a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	3301      	adds	r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	dbf0      	blt.n	8001692 <_read+0x12>
  }

  return len;
 80016b0:	687b      	ldr	r3, [r7, #4]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b086      	sub	sp, #24
 80016be:	af00      	add	r7, sp, #0
 80016c0:	60f8      	str	r0, [r7, #12]
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c6:	2300      	movs	r3, #0
 80016c8:	617b      	str	r3, [r7, #20]
 80016ca:	e009      	b.n	80016e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	60ba      	str	r2, [r7, #8]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fd3b 	bl	8001150 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	3301      	adds	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	697a      	ldr	r2, [r7, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	dbf1      	blt.n	80016cc <_write+0x12>
  }
  return len;
 80016e8:	687b      	ldr	r3, [r7, #4]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <_close>:

int _close(int file)
{
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016fe:	4618      	mov	r0, r3
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800171a:	605a      	str	r2, [r3, #4]
  return 0;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_isatty>:

int _isatty(int file)
{
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001732:	2301      	movs	r3, #1
}
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001764:	4a14      	ldr	r2, [pc, #80]	@ (80017b8 <_sbrk+0x5c>)
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <_sbrk+0x60>)
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001770:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <_sbrk+0x64>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d102      	bne.n	800177e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <_sbrk+0x64>)
 800177a:	4a12      	ldr	r2, [pc, #72]	@ (80017c4 <_sbrk+0x68>)
 800177c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800177e:	4b10      	ldr	r3, [pc, #64]	@ (80017c0 <_sbrk+0x64>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4413      	add	r3, r2
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	429a      	cmp	r2, r3
 800178a:	d207      	bcs.n	800179c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800178c:	f009 fdea 	bl	800b364 <__errno>
 8001790:	4603      	mov	r3, r0
 8001792:	220c      	movs	r2, #12
 8001794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800179a:	e009      	b.n	80017b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <_sbrk+0x64>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a2:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <_sbrk+0x64>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4413      	add	r3, r2
 80017aa:	4a05      	ldr	r2, [pc, #20]	@ (80017c0 <_sbrk+0x64>)
 80017ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ae:	68fb      	ldr	r3, [r7, #12]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20008000 	.word	0x20008000
 80017bc:	00000400 	.word	0x00000400
 80017c0:	20000d30 	.word	0x20000d30
 80017c4:	20001fb8 	.word	0x20001fb8

080017c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <SystemInit+0x20>)
 80017ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017d2:	4a05      	ldr	r2, [pc, #20]	@ (80017e8 <SystemInit+0x20>)
 80017d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b09c      	sub	sp, #112	@ 0x70
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800180c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
 800181c:	615a      	str	r2, [r3, #20]
 800181e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	2234      	movs	r2, #52	@ 0x34
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f009 fd2e 	bl	800b288 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800182c:	4b57      	ldr	r3, [pc, #348]	@ (800198c <MX_TIM1_Init+0x1a0>)
 800182e:	4a58      	ldr	r2, [pc, #352]	@ (8001990 <MX_TIM1_Init+0x1a4>)
 8001830:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001832:	4b56      	ldr	r3, [pc, #344]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001834:	2200      	movs	r2, #0
 8001836:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001838:	4b54      	ldr	r3, [pc, #336]	@ (800198c <MX_TIM1_Init+0x1a0>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6799;
 800183e:	4b53      	ldr	r3, [pc, #332]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001840:	f641 228f 	movw	r2, #6799	@ 0x1a8f
 8001844:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001846:	4b51      	ldr	r3, [pc, #324]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800184c:	4b4f      	ldr	r3, [pc, #316]	@ (800198c <MX_TIM1_Init+0x1a0>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001852:	4b4e      	ldr	r3, [pc, #312]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001854:	2280      	movs	r2, #128	@ 0x80
 8001856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001858:	484c      	ldr	r0, [pc, #304]	@ (800198c <MX_TIM1_Init+0x1a0>)
 800185a:	f004 fc3b 	bl	80060d4 <HAL_TIM_Base_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001864:	f7ff fd64 	bl	8001330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800186e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001872:	4619      	mov	r1, r3
 8001874:	4845      	ldr	r0, [pc, #276]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001876:	f005 f8bb 	bl	80069f0 <HAL_TIM_ConfigClockSource>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001880:	f7ff fd56 	bl	8001330 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001884:	4841      	ldr	r0, [pc, #260]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001886:	f004 fd49 	bl	800631c <HAL_TIM_PWM_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001890:	f7ff fd4e 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001894:	2300      	movs	r3, #0
 8001896:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189c:	2300      	movs	r3, #0
 800189e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018a4:	4619      	mov	r1, r3
 80018a6:	4839      	ldr	r0, [pc, #228]	@ (800198c <MX_TIM1_Init+0x1a0>)
 80018a8:	f005 fdf2 	bl	8007490 <HAL_TIMEx_MasterConfigSynchronization>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80018b2:	f7ff fd3d 	bl	8001330 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b6:	2360      	movs	r3, #96	@ 0x60
 80018b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018be:	2300      	movs	r3, #0
 80018c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018c2:	2300      	movs	r3, #0
 80018c4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018ce:	2300      	movs	r3, #0
 80018d0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018d6:	2200      	movs	r2, #0
 80018d8:	4619      	mov	r1, r3
 80018da:	482c      	ldr	r0, [pc, #176]	@ (800198c <MX_TIM1_Init+0x1a0>)
 80018dc:	f004 ff74 	bl	80067c8 <HAL_TIM_PWM_ConfigChannel>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80018e6:	f7ff fd23 	bl	8001330 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018ea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018ee:	2204      	movs	r2, #4
 80018f0:	4619      	mov	r1, r3
 80018f2:	4826      	ldr	r0, [pc, #152]	@ (800198c <MX_TIM1_Init+0x1a0>)
 80018f4:	f004 ff68 	bl	80067c8 <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80018fe:	f7ff fd17 	bl	8001330 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001902:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001906:	2208      	movs	r2, #8
 8001908:	4619      	mov	r1, r3
 800190a:	4820      	ldr	r0, [pc, #128]	@ (800198c <MX_TIM1_Init+0x1a0>)
 800190c:	f004 ff5c 	bl	80067c8 <HAL_TIM_PWM_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001916:	f7ff fd0b 	bl	8001330 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800191a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800191e:	220c      	movs	r2, #12
 8001920:	4619      	mov	r1, r3
 8001922:	481a      	ldr	r0, [pc, #104]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001924:	f004 ff50 	bl	80067c8 <HAL_TIM_PWM_ConfigChannel>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800192e:	f7ff fcff 	bl	8001330 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001946:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800194a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001958:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800195e:	2300      	movs	r3, #0
 8001960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001962:	2300      	movs	r3, #0
 8001964:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	4619      	mov	r1, r3
 800196e:	4807      	ldr	r0, [pc, #28]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001970:	f005 fe10 	bl	8007594 <HAL_TIMEx_ConfigBreakDeadTime>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 800197a:	f7ff fcd9 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800197e:	4803      	ldr	r0, [pc, #12]	@ (800198c <MX_TIM1_Init+0x1a0>)
 8001980:	f000 f9e4 	bl	8001d4c <HAL_TIM_MspPostInit>

}
 8001984:	bf00      	nop
 8001986:	3770      	adds	r7, #112	@ 0x70
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000d34 	.word	0x20000d34
 8001990:	40012c00 	.word	0x40012c00

08001994 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08c      	sub	sp, #48	@ 0x30
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	2224      	movs	r2, #36	@ 0x24
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f009 fc70 	bl	800b288 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a8:	463b      	mov	r3, r7
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019b2:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019b4:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <MX_TIM3_Init+0xa8>)
 80019b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019be:	4b1e      	ldr	r3, [pc, #120]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80019c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 80019d4:	2280      	movs	r2, #128	@ 0x80
 80019d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019d8:	2301      	movs	r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019e0:	2301      	movs	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019f0:	2301      	movs	r3, #1
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	4619      	mov	r1, r3
 8001a02:	480d      	ldr	r0, [pc, #52]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 8001a04:	f004 fceb 	bl	80063de <HAL_TIM_Encoder_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001a0e:	f7ff fc8f 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <MX_TIM3_Init+0xa4>)
 8001a20:	f005 fd36 	bl	8007490 <HAL_TIMEx_MasterConfigSynchronization>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001a2a:	f7ff fc81 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3730      	adds	r7, #48	@ 0x30
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000d80 	.word	0x20000d80
 8001a3c:	40000400 	.word	0x40000400

08001a40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	@ 0x30
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a46:	f107 030c 	add.w	r3, r7, #12
 8001a4a:	2224      	movs	r2, #36	@ 0x24
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f009 fc1a 	bl	800b288 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a54:	463b      	mov	r3, r7
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a60:	4a21      	ldr	r2, [pc, #132]	@ (8001ae8 <MX_TIM4_Init+0xa8>)
 8001a62:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a70:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a76:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a7e:	4b19      	ldr	r3, [pc, #100]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001a80:	2280      	movs	r2, #128	@ 0x80
 8001a82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a84:	2301      	movs	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	4619      	mov	r1, r3
 8001aae:	480d      	ldr	r0, [pc, #52]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001ab0:	f004 fc95 	bl	80063de <HAL_TIM_Encoder_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001aba:	f7ff fc39 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4806      	ldr	r0, [pc, #24]	@ (8001ae4 <MX_TIM4_Init+0xa4>)
 8001acc:	f005 fce0 	bl	8007490 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001ad6:	f7ff fc2b 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	3730      	adds	r7, #48	@ 0x30
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000dcc 	.word	0x20000dcc
 8001ae8:	40000800 	.word	0x40000800

08001aec <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001afc:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001afe:	4a15      	ldr	r2, [pc, #84]	@ (8001b54 <MX_TIM6_Init+0x68>)
 8001b00:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 169;
 8001b02:	4b13      	ldr	r3, [pc, #76]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b04:	22a9      	movs	r2, #169	@ 0xa9
 8001b06:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b14:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b1c:	480c      	ldr	r0, [pc, #48]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b1e:	f004 fad9 	bl	80060d4 <HAL_TIM_Base_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001b28:	f7ff fc02 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b2c:	2320      	movs	r3, #32
 8001b2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	4619      	mov	r1, r3
 8001b38:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_TIM6_Init+0x64>)
 8001b3a:	f005 fca9 	bl	8007490 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001b44:	f7ff fbf4 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000e18 	.word	0x20000e18
 8001b54:	40001000 	.word	0x40001000

08001b58 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001b5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b5e:	4a11      	ldr	r2, [pc, #68]	@ (8001ba4 <MX_TIM16_Init+0x4c>)
 8001b60:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1699;
 8001b62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b64:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8001b68:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b72:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b76:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001b7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b84:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001b8a:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_TIM16_Init+0x48>)
 8001b8c:	f004 faa2 	bl	80060d4 <HAL_TIM_Base_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8001b96:	f7ff fbcb 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000e64 	.word	0x20000e64
 8001ba4:	40014400 	.word	0x40014400

08001ba8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c34 <HAL_TIM_Base_MspInit+0x8c>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d10c      	bne.n	8001bd4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bba:	4b1f      	ldr	r3, [pc, #124]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001bc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001bd2:	e02a      	b.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM6)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a18      	ldr	r2, [pc, #96]	@ (8001c3c <HAL_TIM_Base_MspInit+0x94>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d114      	bne.n	8001c08 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be2:	4a15      	ldr	r2, [pc, #84]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bea:	4b13      	ldr	r3, [pc, #76]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2105      	movs	r1, #5
 8001bfa:	2036      	movs	r0, #54	@ 0x36
 8001bfc:	f001 fd9e 	bl	800373c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c00:	2036      	movs	r0, #54	@ 0x36
 8001c02:	f001 fdb5 	bl	8003770 <HAL_NVIC_EnableIRQ>
}
 8001c06:	e010      	b.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM16)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c40 <HAL_TIM_Base_MspInit+0x98>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d10b      	bne.n	8001c2a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c12:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c16:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <HAL_TIM_Base_MspInit+0x90>)
 8001c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40012c00 	.word	0x40012c00
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40001000 	.word	0x40001000
 8001c40:	40014400 	.word	0x40014400

08001c44 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08c      	sub	sp, #48	@ 0x30
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 031c 	add.w	r3, r7, #28
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a36      	ldr	r2, [pc, #216]	@ (8001d3c <HAL_TIM_Encoder_MspInit+0xf8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d130      	bne.n	8001cc8 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c66:	4b36      	ldr	r3, [pc, #216]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6a:	4a35      	ldr	r2, [pc, #212]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c6c:	f043 0302 	orr.w	r3, r3, #2
 8001c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c72:	4b33      	ldr	r3, [pc, #204]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	61bb      	str	r3, [r7, #24]
 8001c7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	4b30      	ldr	r3, [pc, #192]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c82:	4a2f      	ldr	r2, [pc, #188]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	617b      	str	r3, [r7, #20]
 8001c94:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = LIDAR_M_SCTR_Pin|ENCODER_RIGHT_A_Pin|ENCODER_RIGHT_B_Pin;
 8001c96:	2332      	movs	r3, #50	@ 0x32
 8001c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 031c 	add.w	r3, r7, #28
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4824      	ldr	r0, [pc, #144]	@ (8001d44 <HAL_TIM_Encoder_MspInit+0x100>)
 8001cb2:	f001 ffdd 	bl	8003c70 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2105      	movs	r1, #5
 8001cba:	201d      	movs	r0, #29
 8001cbc:	f001 fd3e 	bl	800373c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cc0:	201d      	movs	r0, #29
 8001cc2:	f001 fd55 	bl	8003770 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001cc6:	e034      	b.n	8001d32 <HAL_TIM_Encoder_MspInit+0xee>
  else if(tim_encoderHandle->Instance==TIM4)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8001d48 <HAL_TIM_Encoder_MspInit+0x104>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d12f      	bne.n	8001d32 <HAL_TIM_Encoder_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cde:	4b18      	ldr	r3, [pc, #96]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cee:	4a14      	ldr	r2, [pc, #80]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001cf0:	f043 0302 	orr.w	r3, r3, #2
 8001cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf6:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_LEFT_A_Pin|ENCODER_LEFT_B_Pin;
 8001d02:	23c0      	movs	r3, #192	@ 0xc0
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d12:	2302      	movs	r3, #2
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d16:	f107 031c 	add.w	r3, r7, #28
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4809      	ldr	r0, [pc, #36]	@ (8001d44 <HAL_TIM_Encoder_MspInit+0x100>)
 8001d1e:	f001 ffa7 	bl	8003c70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2105      	movs	r1, #5
 8001d26:	201e      	movs	r0, #30
 8001d28:	f001 fd08 	bl	800373c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d2c:	201e      	movs	r0, #30
 8001d2e:	f001 fd1f 	bl	8003770 <HAL_NVIC_EnableIRQ>
}
 8001d32:	bf00      	nop
 8001d34:	3730      	adds	r7, #48	@ 0x30
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40000400 	.word	0x40000400
 8001d40:	40021000 	.word	0x40021000
 8001d44:	48000400 	.word	0x48000400
 8001d48:	40000800 	.word	0x40000800

08001d4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b088      	sub	sp, #32
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 030c 	add.w	r3, r7, #12
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd8 <HAL_TIM_MspPostInit+0x8c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d12f      	bne.n	8001dce <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ddc <HAL_TIM_MspPostInit+0x90>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d72:	4a1a      	ldr	r2, [pc, #104]	@ (8001ddc <HAL_TIM_MspPostInit+0x90>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d7a:	4b18      	ldr	r3, [pc, #96]	@ (8001ddc <HAL_TIM_MspPostInit+0x90>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = RIGHT_MOTOR_FWD_Pin|RIGHT_MOTOR_REV_Pin|LEFT_MOTOR_FWD_Pin;
 8001d86:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d8a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d98:	2306      	movs	r3, #6
 8001d9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 030c 	add.w	r3, r7, #12
 8001da0:	4619      	mov	r1, r3
 8001da2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001da6:	f001 ff63 	bl	8003c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEFT_MOTOR_REV_Pin;
 8001daa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001dae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8001dbc:	230b      	movs	r3, #11
 8001dbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LEFT_MOTOR_REV_GPIO_Port, &GPIO_InitStruct);
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dca:	f001 ff51 	bl	8003c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001dce:	bf00      	nop
 8001dd0:	3720      	adds	r7, #32
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40012c00 	.word	0x40012c00
 8001ddc:	40021000 	.word	0x40021000

08001de0 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001de4:	4b24      	ldr	r3, [pc, #144]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001de6:	4a25      	ldr	r2, [pc, #148]	@ (8001e7c <MX_UART4_Init+0x9c>)
 8001de8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001dea:	4b23      	ldr	r3, [pc, #140]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001dec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001df0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001df2:	4b21      	ldr	r3, [pc, #132]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001df8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e04:	4b1c      	ldr	r3, [pc, #112]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e06:	220c      	movs	r2, #12
 8001e08:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e10:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e16:	4b18      	ldr	r3, [pc, #96]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e1c:	4b16      	ldr	r3, [pc, #88]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e24:	2208      	movs	r2, #8
 8001e26:	629a      	str	r2, [r3, #40]	@ 0x28
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8001e28:	4b13      	ldr	r3, [pc, #76]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e2a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e2e:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e30:	4811      	ldr	r0, [pc, #68]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e32:	f005 fc81 	bl	8007738 <HAL_UART_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_UART4_Init+0x60>
  {
    Error_Handler();
 8001e3c:	f7ff fa78 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e40:	2100      	movs	r1, #0
 8001e42:	480d      	ldr	r0, [pc, #52]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e44:	f006 fa7a 	bl	800833c <HAL_UARTEx_SetTxFifoThreshold>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_UART4_Init+0x72>
  {
    Error_Handler();
 8001e4e:	f7ff fa6f 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e52:	2100      	movs	r1, #0
 8001e54:	4808      	ldr	r0, [pc, #32]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e56:	f006 faaf 	bl	80083b8 <HAL_UARTEx_SetRxFifoThreshold>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_UART4_Init+0x84>
  {
    Error_Handler();
 8001e60:	f7ff fa66 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001e64:	4804      	ldr	r0, [pc, #16]	@ (8001e78 <MX_UART4_Init+0x98>)
 8001e66:	f006 fa30 	bl	80082ca <HAL_UARTEx_DisableFifoMode>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_UART4_Init+0x94>
  {
    Error_Handler();
 8001e70:	f7ff fa5e 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000eb0 	.word	0x20000eb0
 8001e7c:	40004c00 	.word	0x40004c00

08001e80 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e84:	4b22      	ldr	r3, [pc, #136]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001e86:	4a23      	ldr	r2, [pc, #140]	@ (8001f14 <MX_USART3_UART_Init+0x94>)
 8001e88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001e8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e92:	4b1f      	ldr	r3, [pc, #124]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e98:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001ea6:	220c      	movs	r2, #12
 8001ea8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eaa:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb0:	4b17      	ldr	r3, [pc, #92]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ebc:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ec8:	4811      	ldr	r0, [pc, #68]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001eca:	f005 fc35 	bl	8007738 <HAL_UART_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001ed4:	f7ff fa2c 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ed8:	2100      	movs	r1, #0
 8001eda:	480d      	ldr	r0, [pc, #52]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001edc:	f006 fa2e 	bl	800833c <HAL_UARTEx_SetTxFifoThreshold>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001ee6:	f7ff fa23 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001eea:	2100      	movs	r1, #0
 8001eec:	4808      	ldr	r0, [pc, #32]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001eee:	f006 fa63 	bl	80083b8 <HAL_UARTEx_SetRxFifoThreshold>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001ef8:	f7ff fa1a 	bl	8001330 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001efc:	4804      	ldr	r0, [pc, #16]	@ (8001f10 <MX_USART3_UART_Init+0x90>)
 8001efe:	f006 f9e4 	bl	80082ca <HAL_UARTEx_DisableFifoMode>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001f08:	f7ff fa12 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000f44 	.word	0x20000f44
 8001f14:	40004800 	.word	0x40004800

08001f18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b09c      	sub	sp, #112	@ 0x70
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f30:	f107 0318 	add.w	r3, r7, #24
 8001f34:	2244      	movs	r2, #68	@ 0x44
 8001f36:	2100      	movs	r1, #0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f009 f9a5 	bl	800b288 <memset>
  if(uartHandle->Instance==UART4)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a3d      	ldr	r2, [pc, #244]	@ (8002038 <HAL_UART_MspInit+0x120>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d137      	bne.n	8001fb8 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001f48:	2308      	movs	r3, #8
 8001f4a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f50:	f107 0318 	add.w	r3, r7, #24
 8001f54:	4618      	mov	r0, r3
 8001f56:	f002 ff99 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f60:	f7ff f9e6 	bl	8001330 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001f64:	4b35      	ldr	r3, [pc, #212]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f68:	4a34      	ldr	r2, [pc, #208]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001f6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f70:	4b32      	ldr	r3, [pc, #200]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f80:	4a2e      	ldr	r2, [pc, #184]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f82:	f043 0304 	orr.w	r3, r3, #4
 8001f86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f88:	4b2c      	ldr	r3, [pc, #176]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001f94:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8001fa6:	2305      	movs	r3, #5
 8001fa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001faa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4823      	ldr	r0, [pc, #140]	@ (8002040 <HAL_UART_MspInit+0x128>)
 8001fb2:	f001 fe5d 	bl	8003c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fb6:	e03b      	b.n	8002030 <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART3)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a21      	ldr	r2, [pc, #132]	@ (8002044 <HAL_UART_MspInit+0x12c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d136      	bne.n	8002030 <HAL_UART_MspInit+0x118>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fca:	f107 0318 	add.w	r3, r7, #24
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 ff5c 	bl	8004e8c <HAL_RCCEx_PeriphCLKConfig>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8001fda:	f7ff f9a9 	bl	8001330 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fde:	4b17      	ldr	r3, [pc, #92]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe2:	4a16      	ldr	r2, [pc, #88]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff6:	4b11      	ldr	r3, [pc, #68]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	4a10      	ldr	r2, [pc, #64]	@ (800203c <HAL_UART_MspInit+0x124>)
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002002:	4b0e      	ldr	r3, [pc, #56]	@ (800203c <HAL_UART_MspInit+0x124>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LIDAR_INPUT_Pin|LIDAR_OUTPUT_Pin;
 800200e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002012:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201c:	2300      	movs	r3, #0
 800201e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002020:	2307      	movs	r3, #7
 8002022:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002024:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002028:	4619      	mov	r1, r3
 800202a:	4807      	ldr	r0, [pc, #28]	@ (8002048 <HAL_UART_MspInit+0x130>)
 800202c:	f001 fe20 	bl	8003c70 <HAL_GPIO_Init>
}
 8002030:	bf00      	nop
 8002032:	3770      	adds	r7, #112	@ 0x70
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40004c00 	.word	0x40004c00
 800203c:	40021000 	.word	0x40021000
 8002040:	48000800 	.word	0x48000800
 8002044:	40004800 	.word	0x40004800
 8002048:	48000400 	.word	0x48000400

0800204c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800204c:	480d      	ldr	r0, [pc, #52]	@ (8002084 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800204e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002050:	f7ff fbba 	bl	80017c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <LoopForever+0x6>)
  ldr r1, =_edata
 8002056:	490d      	ldr	r1, [pc, #52]	@ (800208c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <LoopForever+0xe>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800205c:	e002      	b.n	8002064 <LoopCopyDataInit>

0800205e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002062:	3304      	adds	r3, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002068:	d3f9      	bcc.n	800205e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206a:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <LoopForever+0x12>)
  ldr r4, =_ebss
 800206c:	4c0a      	ldr	r4, [pc, #40]	@ (8002098 <LoopForever+0x16>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002070:	e001      	b.n	8002076 <LoopFillZerobss>

08002072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002074:	3204      	adds	r2, #4

08002076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002078:	d3fb      	bcc.n	8002072 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800207a:	f009 f979 	bl	800b370 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800207e:	f7ff f879 	bl	8001174 <main>

08002082 <LoopForever>:

LoopForever:
    b LoopForever
 8002082:	e7fe      	b.n	8002082 <LoopForever>
  ldr   r0, =_estack
 8002084:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800208c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002090:	0800c184 	.word	0x0800c184
  ldr r2, =_sbss
 8002094:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002098:	20001fb8 	.word	0x20001fb8

0800209c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800209c:	e7fe      	b.n	800209c <ADC1_2_IRQHandler>

0800209e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020a8:	2003      	movs	r0, #3
 80020aa:	f001 fb3c 	bl	8003726 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020ae:	200f      	movs	r0, #15
 80020b0:	f7ff f9ee 	bl	8001490 <HAL_InitTick>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	71fb      	strb	r3, [r7, #7]
 80020be:	e001      	b.n	80020c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020c0:	f7ff f9bc 	bl	800143c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020c4:	79fb      	ldrb	r3, [r7, #7]

}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d4:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <HAL_IncTick+0x1c>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <HAL_IncTick+0x20>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4413      	add	r3, r2
 80020de:	4a03      	ldr	r2, [pc, #12]	@ (80020ec <HAL_IncTick+0x1c>)
 80020e0:	6013      	str	r3, [r2, #0]
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	20000fd8 	.word	0x20000fd8
 80020f0:	20000008 	.word	0x20000008

080020f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return uwTick;
 80020f8:	4b03      	ldr	r3, [pc, #12]	@ (8002108 <HAL_GetTick+0x14>)
 80020fa:	681b      	ldr	r3, [r3, #0]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	20000fd8 	.word	0x20000fd8

0800210c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002114:	f7ff ffee 	bl	80020f4 <HAL_GetTick>
 8002118:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002124:	d004      	beq.n	8002130 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002126:	4b09      	ldr	r3, [pc, #36]	@ (800214c <HAL_Delay+0x40>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4413      	add	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002130:	bf00      	nop
 8002132:	f7ff ffdf 	bl	80020f4 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	429a      	cmp	r2, r3
 8002140:	d8f7      	bhi.n	8002132 <HAL_Delay+0x26>
  {
  }
}
 8002142:	bf00      	nop
 8002144:	bf00      	nop
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	20000008 	.word	0x20000008

08002150 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	609a      	str	r2, [r3, #8]
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	609a      	str	r2, [r3, #8]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	3360      	adds	r3, #96	@ 0x60
 80021ca:	461a      	mov	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <LL_ADC_SetOffset+0x44>)
 80021da:	4013      	ands	r3, r2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021f0:	bf00      	nop
 80021f2:	371c      	adds	r7, #28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	03fff000 	.word	0x03fff000

08002200 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	3360      	adds	r3, #96	@ 0x60
 800220e:	461a      	mov	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800222c:	b480      	push	{r7}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	3360      	adds	r3, #96	@ 0x60
 800223c:	461a      	mov	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	431a      	orrs	r2, r3
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002256:	bf00      	nop
 8002258:	371c      	adds	r7, #28
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002262:	b480      	push	{r7}
 8002264:	b087      	sub	sp, #28
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	3360      	adds	r3, #96	@ 0x60
 8002272:	461a      	mov	r2, r3
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	431a      	orrs	r2, r3
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800228c:	bf00      	nop
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002298:	b480      	push	{r7}
 800229a:	b087      	sub	sp, #28
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	3360      	adds	r3, #96	@ 0x60
 80022a8:	461a      	mov	r2, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	431a      	orrs	r2, r3
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80022c2:	bf00      	nop
 80022c4:	371c      	adds	r7, #28
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
 80022d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	615a      	str	r2, [r3, #20]
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800231a:	b480      	push	{r7}
 800231c:	b087      	sub	sp, #28
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	3330      	adds	r3, #48	@ 0x30
 800232a:	461a      	mov	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	f003 030c 	and.w	r3, r3, #12
 8002336:	4413      	add	r3, r2
 8002338:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	211f      	movs	r1, #31
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	43db      	mvns	r3, r3
 800234c:	401a      	ands	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	0e9b      	lsrs	r3, r3, #26
 8002352:	f003 011f 	and.w	r1, r3, #31
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	fa01 f303 	lsl.w	r3, r1, r3
 8002360:	431a      	orrs	r2, r3
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002366:	bf00      	nop
 8002368:	371c      	adds	r7, #28
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002372:	b480      	push	{r7}
 8002374:	b087      	sub	sp, #28
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	3314      	adds	r3, #20
 8002382:	461a      	mov	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	0e5b      	lsrs	r3, r3, #25
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	0d1b      	lsrs	r3, r3, #20
 800239a:	f003 031f 	and.w	r3, r3, #31
 800239e:	2107      	movs	r1, #7
 80023a0:	fa01 f303 	lsl.w	r3, r1, r3
 80023a4:	43db      	mvns	r3, r3
 80023a6:	401a      	ands	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	0d1b      	lsrs	r3, r3, #20
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	fa01 f303 	lsl.w	r3, r1, r3
 80023b6:	431a      	orrs	r2, r3
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023bc:	bf00      	nop
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023e0:	43db      	mvns	r3, r3
 80023e2:	401a      	ands	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 0318 	and.w	r3, r3, #24
 80023ea:	4908      	ldr	r1, [pc, #32]	@ (800240c <LL_ADC_SetChannelSingleDiff+0x44>)
 80023ec:	40d9      	lsrs	r1, r3
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	400b      	ands	r3, r1
 80023f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f6:	431a      	orrs	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023fe:	bf00      	nop
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	0007ffff 	.word	0x0007ffff

08002410 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 031f 	and.w	r3, r3, #31
}
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800243c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6093      	str	r3, [r2, #8]
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002460:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002464:	d101      	bne.n	800246a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002488:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800248c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024b4:	d101      	bne.n	80024ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024dc:	f043 0201 	orr.w	r2, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <LL_ADC_IsEnabled+0x18>
 8002504:	2301      	movs	r3, #1
 8002506:	e000      	b.n	800250a <LL_ADC_IsEnabled+0x1a>
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002516:	b480      	push	{r7}
 8002518:	b083      	sub	sp, #12
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002526:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800252a:	f043 0204 	orr.w	r2, r3, #4
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 0304 	and.w	r3, r3, #4
 800254e:	2b04      	cmp	r3, #4
 8002550:	d101      	bne.n	8002556 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0308 	and.w	r3, r3, #8
 8002574:	2b08      	cmp	r3, #8
 8002576:	d101      	bne.n	800257c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002578:	2301      	movs	r3, #1
 800257a:	e000      	b.n	800257e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
	...

0800258c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800258c:	b590      	push	{r4, r7, lr}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e167      	b.n	8002876 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d109      	bne.n	80025c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7fe f9e7 	bl	8000988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff3f 	bl	8002450 <LL_ADC_IsDeepPowerDownEnabled>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d004      	beq.n	80025e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff25 	bl	800242c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff ff5a 	bl	80024a0 <LL_ADC_IsInternalRegulatorEnabled>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d115      	bne.n	800261e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff ff3e 	bl	8002478 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002880 <HAL_ADC_Init+0x2f4>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	099b      	lsrs	r3, r3, #6
 8002602:	4aa0      	ldr	r2, [pc, #640]	@ (8002884 <HAL_ADC_Init+0x2f8>)
 8002604:	fba2 2303 	umull	r2, r3, r2, r3
 8002608:	099b      	lsrs	r3, r3, #6
 800260a:	3301      	adds	r3, #1
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002610:	e002      	b.n	8002618 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	3b01      	subs	r3, #1
 8002616:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f9      	bne.n	8002612 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff ff3c 	bl	80024a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10d      	bne.n	800264a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002632:	f043 0210 	orr.w	r2, r3, #16
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263e:	f043 0201 	orr.w	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff ff75 	bl	800253e <LL_ADC_REG_IsConversionOngoing>
 8002654:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	2b00      	cmp	r3, #0
 8002660:	f040 8100 	bne.w	8002864 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	2b00      	cmp	r3, #0
 8002668:	f040 80fc 	bne.w	8002864 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002670:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002674:	f043 0202 	orr.w	r2, r3, #2
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff35 	bl	80024f0 <LL_ADC_IsEnabled>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d111      	bne.n	80026b0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800268c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002690:	f7ff ff2e 	bl	80024f0 <LL_ADC_IsEnabled>
 8002694:	4604      	mov	r4, r0
 8002696:	487c      	ldr	r0, [pc, #496]	@ (8002888 <HAL_ADC_Init+0x2fc>)
 8002698:	f7ff ff2a 	bl	80024f0 <LL_ADC_IsEnabled>
 800269c:	4603      	mov	r3, r0
 800269e:	4323      	orrs	r3, r4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4619      	mov	r1, r3
 80026aa:	4878      	ldr	r0, [pc, #480]	@ (800288c <HAL_ADC_Init+0x300>)
 80026ac:	f7ff fd50 	bl	8002150 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7f5b      	ldrb	r3, [r3, #29]
 80026b4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026ba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80026c0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80026c6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026ce:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d106      	bne.n	80026ec <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e2:	3b01      	subs	r3, #1
 80026e4:	045b      	lsls	r3, r3, #17
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d009      	beq.n	8002708 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002700:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	4b60      	ldr	r3, [pc, #384]	@ (8002890 <HAL_ADC_Init+0x304>)
 8002710:	4013      	ands	r3, r2
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	69b9      	ldr	r1, [r7, #24]
 8002718:	430b      	orrs	r3, r1
 800271a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff ff14 	bl	8002564 <LL_ADC_INJ_IsConversionOngoing>
 800273c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d16d      	bne.n	8002820 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d16a      	bne.n	8002820 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800274e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002756:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002758:	4313      	orrs	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002766:	f023 0302 	bic.w	r3, r3, #2
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6812      	ldr	r2, [r2, #0]
 800276e:	69b9      	ldr	r1, [r7, #24]
 8002770:	430b      	orrs	r3, r1
 8002772:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d017      	beq.n	80027ac <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	691a      	ldr	r2, [r3, #16]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800278a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002794:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6911      	ldr	r1, [r2, #16]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	430b      	orrs	r3, r1
 80027a6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80027aa:	e013      	b.n	80027d4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691a      	ldr	r2, [r3, #16]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80027ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027d0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d118      	bne.n	8002810 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80027e8:	f023 0304 	bic.w	r3, r3, #4
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027f4:	4311      	orrs	r1, r2
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027fa:	4311      	orrs	r1, r2
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002800:	430a      	orrs	r2, r1
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f042 0201 	orr.w	r2, r2, #1
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	e007      	b.n	8002820 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	691a      	ldr	r2, [r3, #16]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0201 	bic.w	r2, r2, #1
 800281e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d10c      	bne.n	8002842 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f023 010f 	bic.w	r1, r3, #15
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	1e5a      	subs	r2, r3, #1
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002840:	e007      	b.n	8002852 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 020f 	bic.w	r2, r2, #15
 8002850:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002856:	f023 0303 	bic.w	r3, r3, #3
 800285a:	f043 0201 	orr.w	r2, r3, #1
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002862:	e007      	b.n	8002874 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002868:	f043 0210 	orr.w	r2, r3, #16
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002874:	7ffb      	ldrb	r3, [r7, #31]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3724      	adds	r7, #36	@ 0x24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd90      	pop	{r4, r7, pc}
 800287e:	bf00      	nop
 8002880:	20000000 	.word	0x20000000
 8002884:	053e2d63 	.word	0x053e2d63
 8002888:	50000100 	.word	0x50000100
 800288c:	50000300 	.word	0x50000300
 8002890:	fff04007 	.word	0xfff04007

08002894 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028a0:	4851      	ldr	r0, [pc, #324]	@ (80029e8 <HAL_ADC_Start_DMA+0x154>)
 80028a2:	f7ff fdb5 	bl	8002410 <LL_ADC_GetMultimode>
 80028a6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fe46 	bl	800253e <LL_ADC_REG_IsConversionOngoing>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f040 808f 	bne.w	80029d8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_ADC_Start_DMA+0x34>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e08a      	b.n	80029de <HAL_ADC_Start_DMA+0x14a>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d005      	beq.n	80028e2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	2b05      	cmp	r3, #5
 80028da:	d002      	beq.n	80028e2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	2b09      	cmp	r3, #9
 80028e0:	d173      	bne.n	80029ca <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 fc8e 	bl	8003204 <ADC_Enable>
 80028e8:	4603      	mov	r3, r0
 80028ea:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d166      	bne.n	80029c0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80028fa:	f023 0301 	bic.w	r3, r3, #1
 80028fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a38      	ldr	r2, [pc, #224]	@ (80029ec <HAL_ADC_Start_DMA+0x158>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d002      	beq.n	8002916 <HAL_ADC_Start_DMA+0x82>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	e001      	b.n	800291a <HAL_ADC_Start_DMA+0x86>
 8002916:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	4293      	cmp	r3, r2
 8002920:	d002      	beq.n	8002928 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d105      	bne.n	8002934 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002938:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002944:	f023 0206 	bic.w	r2, r3, #6
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	661a      	str	r2, [r3, #96]	@ 0x60
 800294c:	e002      	b.n	8002954 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002958:	4a25      	ldr	r2, [pc, #148]	@ (80029f0 <HAL_ADC_Start_DMA+0x15c>)
 800295a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002960:	4a24      	ldr	r2, [pc, #144]	@ (80029f4 <HAL_ADC_Start_DMA+0x160>)
 8002962:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002968:	4a23      	ldr	r2, [pc, #140]	@ (80029f8 <HAL_ADC_Start_DMA+0x164>)
 800296a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	221c      	movs	r2, #28
 8002972:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0210 	orr.w	r2, r2, #16
 800298a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	3340      	adds	r3, #64	@ 0x40
 80029a6:	4619      	mov	r1, r3
 80029a8:	68ba      	ldr	r2, [r7, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f000 ff96 	bl	80038dc <HAL_DMA_Start_IT>
 80029b0:	4603      	mov	r3, r0
 80029b2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff fdac 	bl	8002516 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80029be:	e00d      	b.n	80029dc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80029c8:	e008      	b.n	80029dc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80029d6:	e001      	b.n	80029dc <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029d8:	2302      	movs	r3, #2
 80029da:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	50000300 	.word	0x50000300
 80029ec:	50000100 	.word	0x50000100
 80029f0:	08003311 	.word	0x08003311
 80029f4:	080033e9 	.word	0x080033e9
 80029f8:	08003405 	.word	0x08003405

080029fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b0b6      	sub	sp, #216	@ 0xd8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x22>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e3c8      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x7b4>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff fd73 	bl	800253e <LL_ADC_REG_IsConversionOngoing>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f040 83ad 	bne.w	80031ba <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6818      	ldr	r0, [r3, #0]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	6859      	ldr	r1, [r3, #4]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	f7ff fc54 	bl	800231a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff fd61 	bl	800253e <LL_ADC_REG_IsConversionOngoing>
 8002a7c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff fd6d 	bl	8002564 <LL_ADC_INJ_IsConversionOngoing>
 8002a8a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a8e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f040 81d9 	bne.w	8002e4a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f040 81d4 	bne.w	8002e4a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002aaa:	d10f      	bne.n	8002acc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	f7ff fc5b 	bl	8002372 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fc02 	bl	80022ce <LL_ADC_SetSamplingTimeCommonConfig>
 8002aca:	e00e      	b.n	8002aea <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6818      	ldr	r0, [r3, #0]
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6819      	ldr	r1, [r3, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	f7ff fc4a 	bl	8002372 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fbf2 	bl	80022ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	695a      	ldr	r2, [r3, #20]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	08db      	lsrs	r3, r3, #3
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	2b04      	cmp	r3, #4
 8002b0a:	d022      	beq.n	8002b52 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6818      	ldr	r0, [r3, #0]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	6919      	ldr	r1, [r3, #16]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002b1c:	f7ff fb4c 	bl	80021b8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6818      	ldr	r0, [r3, #0]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	6919      	ldr	r1, [r3, #16]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	f7ff fb98 	bl	8002262 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6818      	ldr	r0, [r3, #0]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d102      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x124>
 8002b42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b46:	e000      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x126>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f7ff fba4 	bl	8002298 <LL_ADC_SetOffsetSaturation>
 8002b50:	e17b      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2100      	movs	r1, #0
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff fb51 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d10a      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x15a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff fb46 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002b74:	4603      	mov	r3, r0
 8002b76:	0e9b      	lsrs	r3, r3, #26
 8002b78:	f003 021f 	and.w	r2, r3, #31
 8002b7c:	e01e      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x198>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2100      	movs	r1, #0
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fb3b 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b94:	fa93 f3a3 	rbit	r3, r3
 8002b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ba0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ba4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d101      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002bac:	2320      	movs	r3, #32
 8002bae:	e004      	b.n	8002bba <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002bb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bb4:	fab3 f383 	clz	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d105      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x1b0>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0e9b      	lsrs	r3, r3, #26
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	e018      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x1e2>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002be0:	fa93 f3a3 	rbit	r3, r3
 8002be4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002be8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002bf0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002bf8:	2320      	movs	r3, #32
 8002bfa:	e004      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002bfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c00:	fab3 f383 	clz	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d106      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fb0a 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff faee 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10a      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x220>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2101      	movs	r1, #1
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff fae3 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	0e9b      	lsrs	r3, r3, #26
 8002c3e:	f003 021f 	and.w	r2, r3, #31
 8002c42:	e01e      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x25e>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2101      	movs	r1, #1
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff fad8 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002c50:	4603      	mov	r3, r0
 8002c52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c5a:	fa93 f3a3 	rbit	r3, r3
 8002c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002c62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002c6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002c72:	2320      	movs	r3, #32
 8002c74:	e004      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c7a:	fab3 f383 	clz	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d105      	bne.n	8002c9a <HAL_ADC_ConfigChannel+0x276>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	0e9b      	lsrs	r3, r3, #26
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	e018      	b.n	8002ccc <HAL_ADC_ConfigChannel+0x2a8>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002cae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002cb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002cbe:	2320      	movs	r3, #32
 8002cc0:	e004      	b.n	8002ccc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002cc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cc6:	fab3 f383 	clz	r3, r3
 8002cca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d106      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff faa7 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2102      	movs	r1, #2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fa8b 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10a      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x2e6>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2102      	movs	r1, #2
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fa80 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002d00:	4603      	mov	r3, r0
 8002d02:	0e9b      	lsrs	r3, r3, #26
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	e01e      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x324>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2102      	movs	r1, #2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fa75 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002d16:	4603      	mov	r3, r0
 8002d18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d20:	fa93 f3a3 	rbit	r3, r3
 8002d24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002d28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002d30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002d38:	2320      	movs	r3, #32
 8002d3a:	e004      	b.n	8002d46 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002d3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d40:	fab3 f383 	clz	r3, r3
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x33c>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	0e9b      	lsrs	r3, r3, #26
 8002d5a:	f003 031f 	and.w	r3, r3, #31
 8002d5e:	e016      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x36a>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002d72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002d80:	2320      	movs	r3, #32
 8002d82:	e004      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002d84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d106      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2102      	movs	r1, #2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fa46 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2103      	movs	r1, #3
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fa2a 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10a      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x3a8>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2103      	movs	r1, #3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff fa1f 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	0e9b      	lsrs	r3, r3, #26
 8002dc6:	f003 021f 	and.w	r2, r3, #31
 8002dca:	e017      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x3d8>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2103      	movs	r1, #3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fa14 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002dde:	fa93 f3a3 	rbit	r3, r3
 8002de2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002de4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002de6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002de8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002dee:	2320      	movs	r3, #32
 8002df0:	e003      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002df2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002df4:	fab3 f383 	clz	r3, r3
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d105      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x3f0>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	0e9b      	lsrs	r3, r3, #26
 8002e0e:	f003 031f 	and.w	r3, r3, #31
 8002e12:	e011      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x414>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002e22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e24:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	e003      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002e30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e32:	fab3 f383 	clz	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d106      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2200      	movs	r2, #0
 8002e42:	2103      	movs	r1, #3
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff f9f1 	bl	800222c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff fb4e 	bl	80024f0 <LL_ADC_IsEnabled>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f040 8140 	bne.w	80030dc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6818      	ldr	r0, [r3, #0]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	6819      	ldr	r1, [r3, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	f7ff faad 	bl	80023c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	4a8f      	ldr	r2, [pc, #572]	@ (80030b0 <HAL_ADC_ConfigChannel+0x68c>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	f040 8131 	bne.w	80030dc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10b      	bne.n	8002ea2 <HAL_ADC_ConfigChannel+0x47e>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	0e9b      	lsrs	r3, r3, #26
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2b09      	cmp	r3, #9
 8002e98:	bf94      	ite	ls
 8002e9a:	2301      	movls	r3, #1
 8002e9c:	2300      	movhi	r3, #0
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	e019      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x4b2>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002eb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002eb2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002eb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002eba:	2320      	movs	r3, #32
 8002ebc:	e003      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002ebe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ec0:	fab3 f383 	clz	r3, r3
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f003 031f 	and.w	r3, r3, #31
 8002ecc:	2b09      	cmp	r3, #9
 8002ece:	bf94      	ite	ls
 8002ed0:	2301      	movls	r3, #1
 8002ed2:	2300      	movhi	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d079      	beq.n	8002fce <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d107      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x4d2>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	0e9b      	lsrs	r3, r3, #26
 8002eec:	3301      	adds	r3, #1
 8002eee:	069b      	lsls	r3, r3, #26
 8002ef0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ef4:	e015      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x4fe>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002f04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f06:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002f0e:	2320      	movs	r3, #32
 8002f10:	e003      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002f12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f14:	fab3 f383 	clz	r3, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	069b      	lsls	r3, r3, #26
 8002f1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d109      	bne.n	8002f42 <HAL_ADC_ConfigChannel+0x51e>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	0e9b      	lsrs	r3, r3, #26
 8002f34:	3301      	adds	r3, #1
 8002f36:	f003 031f 	and.w	r3, r3, #31
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f40:	e017      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x54e>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f4a:	fa93 f3a3 	rbit	r3, r3
 8002f4e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002f50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f52:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002f5a:	2320      	movs	r3, #32
 8002f5c:	e003      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f60:	fab3 f383 	clz	r3, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	3301      	adds	r3, #1
 8002f68:	f003 031f 	and.w	r3, r3, #31
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f72:	ea42 0103 	orr.w	r1, r2, r3
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10a      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x574>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	0e9b      	lsrs	r3, r3, #26
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f003 021f 	and.w	r2, r3, #31
 8002f8e:	4613      	mov	r3, r2
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	4413      	add	r3, r2
 8002f94:	051b      	lsls	r3, r3, #20
 8002f96:	e018      	b.n	8002fca <HAL_ADC_ConfigChannel+0x5a6>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	e003      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f003 021f 	and.w	r2, r3, #31
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4413      	add	r3, r2
 8002fc8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	e081      	b.n	80030d2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d107      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x5c6>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	0e9b      	lsrs	r3, r3, #26
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	069b      	lsls	r3, r3, #26
 8002fe4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fe8:	e015      	b.n	8003016 <HAL_ADC_ConfigChannel+0x5f2>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff2:	fa93 f3a3 	rbit	r3, r3
 8002ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003002:	2320      	movs	r3, #32
 8003004:	e003      	b.n	800300e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003008:	fab3 f383 	clz	r3, r3
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3301      	adds	r3, #1
 8003010:	069b      	lsls	r3, r3, #26
 8003012:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800301e:	2b00      	cmp	r3, #0
 8003020:	d109      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x612>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	0e9b      	lsrs	r3, r3, #26
 8003028:	3301      	adds	r3, #1
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	2101      	movs	r1, #1
 8003030:	fa01 f303 	lsl.w	r3, r1, r3
 8003034:	e017      	b.n	8003066 <HAL_ADC_ConfigChannel+0x642>
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	6a3b      	ldr	r3, [r7, #32]
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	61fb      	str	r3, [r7, #28]
  return result;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800304e:	2320      	movs	r3, #32
 8003050:	e003      	b.n	800305a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	fab3 f383 	clz	r3, r3
 8003058:	b2db      	uxtb	r3, r3
 800305a:	3301      	adds	r3, #1
 800305c:	f003 031f 	and.w	r3, r3, #31
 8003060:	2101      	movs	r1, #1
 8003062:	fa01 f303 	lsl.w	r3, r1, r3
 8003066:	ea42 0103 	orr.w	r1, r2, r3
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10d      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x66e>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	0e9b      	lsrs	r3, r3, #26
 800307c:	3301      	adds	r3, #1
 800307e:	f003 021f 	and.w	r2, r3, #31
 8003082:	4613      	mov	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	4413      	add	r3, r2
 8003088:	3b1e      	subs	r3, #30
 800308a:	051b      	lsls	r3, r3, #20
 800308c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003090:	e01e      	b.n	80030d0 <HAL_ADC_ConfigChannel+0x6ac>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	613b      	str	r3, [r7, #16]
  return result;
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d104      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80030aa:	2320      	movs	r3, #32
 80030ac:	e006      	b.n	80030bc <HAL_ADC_ConfigChannel+0x698>
 80030ae:	bf00      	nop
 80030b0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	fab3 f383 	clz	r3, r3
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	3301      	adds	r3, #1
 80030be:	f003 021f 	and.w	r2, r3, #31
 80030c2:	4613      	mov	r3, r2
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	4413      	add	r3, r2
 80030c8:	3b1e      	subs	r3, #30
 80030ca:	051b      	lsls	r3, r3, #20
 80030cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d6:	4619      	mov	r1, r3
 80030d8:	f7ff f94b 	bl	8002372 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	4b3f      	ldr	r3, [pc, #252]	@ (80031e0 <HAL_ADC_ConfigChannel+0x7bc>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d071      	beq.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030e8:	483e      	ldr	r0, [pc, #248]	@ (80031e4 <HAL_ADC_ConfigChannel+0x7c0>)
 80030ea:	f7ff f857 	bl	800219c <LL_ADC_GetCommonPathInternalCh>
 80030ee:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a3c      	ldr	r2, [pc, #240]	@ (80031e8 <HAL_ADC_ConfigChannel+0x7c4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d004      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x6e2>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a3a      	ldr	r2, [pc, #232]	@ (80031ec <HAL_ADC_ConfigChannel+0x7c8>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d127      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003106:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800310a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d121      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800311a:	d157      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800311c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003120:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003124:	4619      	mov	r1, r3
 8003126:	482f      	ldr	r0, [pc, #188]	@ (80031e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003128:	f7ff f825 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800312c:	4b30      	ldr	r3, [pc, #192]	@ (80031f0 <HAL_ADC_ConfigChannel+0x7cc>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	099b      	lsrs	r3, r3, #6
 8003132:	4a30      	ldr	r2, [pc, #192]	@ (80031f4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003134:	fba2 2303 	umull	r2, r3, r2, r3
 8003138:	099b      	lsrs	r3, r3, #6
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	4613      	mov	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	4413      	add	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003146:	e002      	b.n	800314e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	3b01      	subs	r3, #1
 800314c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1f9      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003154:	e03a      	b.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a27      	ldr	r2, [pc, #156]	@ (80031f8 <HAL_ADC_ConfigChannel+0x7d4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d113      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003160:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d10d      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a22      	ldr	r2, [pc, #136]	@ (80031fc <HAL_ADC_ConfigChannel+0x7d8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d02a      	beq.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003176:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800317a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800317e:	4619      	mov	r1, r3
 8003180:	4818      	ldr	r0, [pc, #96]	@ (80031e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003182:	f7fe fff8 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003186:	e021      	b.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a1c      	ldr	r2, [pc, #112]	@ (8003200 <HAL_ADC_ConfigChannel+0x7dc>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d11c      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003192:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d116      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a16      	ldr	r2, [pc, #88]	@ (80031fc <HAL_ADC_ConfigChannel+0x7d8>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d011      	beq.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031b0:	4619      	mov	r1, r3
 80031b2:	480c      	ldr	r0, [pc, #48]	@ (80031e4 <HAL_ADC_ConfigChannel+0x7c0>)
 80031b4:	f7fe ffdf 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
 80031b8:	e008      	b.n	80031cc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031be:	f043 0220 	orr.w	r2, r3, #32
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80031d4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80031d8:	4618      	mov	r0, r3
 80031da:	37d8      	adds	r7, #216	@ 0xd8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	80080000 	.word	0x80080000
 80031e4:	50000300 	.word	0x50000300
 80031e8:	c3210000 	.word	0xc3210000
 80031ec:	90c00010 	.word	0x90c00010
 80031f0:	20000000 	.word	0x20000000
 80031f4:	053e2d63 	.word	0x053e2d63
 80031f8:	c7520000 	.word	0xc7520000
 80031fc:	50000100 	.word	0x50000100
 8003200:	cb840000 	.word	0xcb840000

08003204 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800320c:	2300      	movs	r3, #0
 800320e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff f96b 	bl	80024f0 <LL_ADC_IsEnabled>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d169      	bne.n	80032f4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	4b36      	ldr	r3, [pc, #216]	@ (8003300 <ADC_Enable+0xfc>)
 8003228:	4013      	ands	r3, r2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003232:	f043 0210 	orr.w	r2, r3, #16
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e055      	b.n	80032f6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff f93a 	bl	80024c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003254:	482b      	ldr	r0, [pc, #172]	@ (8003304 <ADC_Enable+0x100>)
 8003256:	f7fe ffa1 	bl	800219c <LL_ADC_GetCommonPathInternalCh>
 800325a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800325c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003260:	2b00      	cmp	r3, #0
 8003262:	d013      	beq.n	800328c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003264:	4b28      	ldr	r3, [pc, #160]	@ (8003308 <ADC_Enable+0x104>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	099b      	lsrs	r3, r3, #6
 800326a:	4a28      	ldr	r2, [pc, #160]	@ (800330c <ADC_Enable+0x108>)
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	099b      	lsrs	r3, r3, #6
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	4613      	mov	r3, r2
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	4413      	add	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800327e:	e002      	b.n	8003286 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	3b01      	subs	r3, #1
 8003284:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1f9      	bne.n	8003280 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800328c:	f7fe ff32 	bl	80020f4 <HAL_GetTick>
 8003290:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003292:	e028      	b.n	80032e6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff f929 	bl	80024f0 <LL_ADC_IsEnabled>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d104      	bne.n	80032ae <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff f90d 	bl	80024c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032ae:	f7fe ff21 	bl	80020f4 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d914      	bls.n	80032e6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d00d      	beq.n	80032e6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ce:	f043 0210 	orr.w	r2, r3, #16
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e007      	b.n	80032f6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d1cf      	bne.n	8003294 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	8000003f 	.word	0x8000003f
 8003304:	50000300 	.word	0x50000300
 8003308:	20000000 	.word	0x20000000
 800330c:	053e2d63 	.word	0x053e2d63

08003310 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003322:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003326:	2b00      	cmp	r3, #0
 8003328:	d14b      	bne.n	80033c2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d021      	beq.n	8003388 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4618      	mov	r0, r3
 800334a:	f7fe ffd3 	bl	80022f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d032      	beq.n	80033ba <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d12b      	bne.n	80033ba <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003366:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003372:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d11f      	bne.n	80033ba <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337e:	f043 0201 	orr.w	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003386:	e018      	b.n	80033ba <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d111      	bne.n	80033ba <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d105      	bne.n	80033ba <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	f043 0201 	orr.w	r2, r3, #1
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f7fd fcb0 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033c0:	e00e      	b.n	80033e0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	f003 0310 	and.w	r3, r3, #16
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f7ff fb1e 	bl	8002a10 <HAL_ADC_ErrorCallback>
}
 80033d4:	e004      	b.n	80033e0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	4798      	blx	r3
}
 80033e0:	bf00      	nop
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f7ff fb00 	bl	80029fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033fc:	bf00      	nop
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003410:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003416:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003422:	f043 0204 	orr.w	r2, r3, #4
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f7ff faf0 	bl	8002a10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003430:	bf00      	nop
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <LL_ADC_IsEnabled>:
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <LL_ADC_IsEnabled+0x18>
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <LL_ADC_IsEnabled+0x1a>
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <LL_ADC_REG_IsConversionOngoing>:
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b04      	cmp	r3, #4
 8003470:	d101      	bne.n	8003476 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	b0a1      	sub	sp, #132	@ 0x84
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800349e:	2302      	movs	r3, #2
 80034a0:	e08b      	b.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80034aa:	2300      	movs	r3, #0
 80034ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80034ae:	2300      	movs	r3, #0
 80034b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034ba:	d102      	bne.n	80034c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034bc:	4b41      	ldr	r3, [pc, #260]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80034be:	60bb      	str	r3, [r7, #8]
 80034c0:	e001      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034c2:	2300      	movs	r3, #0
 80034c4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10b      	bne.n	80034e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d0:	f043 0220 	orr.w	r2, r3, #32
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e06a      	b.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff ffb9 	bl	800345e <LL_ADC_REG_IsConversionOngoing>
 80034ec:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff ffb3 	bl	800345e <LL_ADC_REG_IsConversionOngoing>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d14c      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80034fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003500:	2b00      	cmp	r3, #0
 8003502:	d149      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003504:	4b30      	ldr	r3, [pc, #192]	@ (80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003506:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d028      	beq.n	8003562 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003510:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003522:	035b      	lsls	r3, r3, #13
 8003524:	430b      	orrs	r3, r1
 8003526:	431a      	orrs	r2, r3
 8003528:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800352a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800352c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003530:	f7ff ff82 	bl	8003438 <LL_ADC_IsEnabled>
 8003534:	4604      	mov	r4, r0
 8003536:	4823      	ldr	r0, [pc, #140]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003538:	f7ff ff7e 	bl	8003438 <LL_ADC_IsEnabled>
 800353c:	4603      	mov	r3, r0
 800353e:	4323      	orrs	r3, r4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d133      	bne.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003544:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800354c:	f023 030f 	bic.w	r3, r3, #15
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	6811      	ldr	r1, [r2, #0]
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	6892      	ldr	r2, [r2, #8]
 8003558:	430a      	orrs	r2, r1
 800355a:	431a      	orrs	r2, r3
 800355c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800355e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003560:	e024      	b.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800356a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800356c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800356e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003572:	f7ff ff61 	bl	8003438 <LL_ADC_IsEnabled>
 8003576:	4604      	mov	r4, r0
 8003578:	4812      	ldr	r0, [pc, #72]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800357a:	f7ff ff5d 	bl	8003438 <LL_ADC_IsEnabled>
 800357e:	4603      	mov	r3, r0
 8003580:	4323      	orrs	r3, r4
 8003582:	2b00      	cmp	r3, #0
 8003584:	d112      	bne.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800358e:	f023 030f 	bic.w	r3, r3, #15
 8003592:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003594:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003596:	e009      	b.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359c:	f043 0220 	orr.w	r2, r3, #32
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035aa:	e000      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80035b6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3784      	adds	r7, #132	@ 0x84
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	bf00      	nop
 80035c4:	50000100 	.word	0x50000100
 80035c8:	50000300 	.word	0x50000300

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fe:	4a04      	ldr	r2, [pc, #16]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	60d3      	str	r3, [r2, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	@ (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	db0b      	blt.n	800365a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4907      	ldr	r1, [pc, #28]	@ (8003668 <__NVIC_EnableIRQ+0x38>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2001      	movs	r0, #1
 8003652:	fa00 f202 	lsl.w	r2, r0, r2
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	e000e100 	.word	0xe000e100

0800366c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	db0a      	blt.n	8003696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	490c      	ldr	r1, [pc, #48]	@ (80036b8 <__NVIC_SetPriority+0x4c>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	440b      	add	r3, r1
 8003690:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003694:	e00a      	b.n	80036ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4908      	ldr	r1, [pc, #32]	@ (80036bc <__NVIC_SetPriority+0x50>)
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3b04      	subs	r3, #4
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	440b      	add	r3, r1
 80036aa:	761a      	strb	r2, [r3, #24]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000e100 	.word	0xe000e100
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	@ 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f1c3 0307 	rsb	r3, r3, #7
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf28      	it	cs
 80036de:	2304      	movcs	r3, #4
 80036e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d902      	bls.n	80036f0 <NVIC_EncodePriority+0x30>
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3b03      	subs	r3, #3
 80036ee:	e000      	b.n	80036f2 <NVIC_EncodePriority+0x32>
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	401a      	ands	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003708:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003718:	4313      	orrs	r3, r2
         );
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	@ 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b082      	sub	sp, #8
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff ff4c 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 8003734:	bf00      	nop
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800374a:	f7ff ff63 	bl	8003614 <__NVIC_GetPriorityGrouping>
 800374e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	68b9      	ldr	r1, [r7, #8]
 8003754:	6978      	ldr	r0, [r7, #20]
 8003756:	f7ff ffb3 	bl	80036c0 <NVIC_EncodePriority>
 800375a:	4602      	mov	r2, r0
 800375c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003760:	4611      	mov	r1, r2
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff ff82 	bl	800366c <__NVIC_SetPriority>
}
 8003768:	bf00      	nop
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800377a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff ff56 	bl	8003630 <__NVIC_EnableIRQ>
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e08d      	b.n	80038ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b47      	ldr	r3, [pc, #284]	@ (80038c4 <HAL_DMA_Init+0x138>)
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d80f      	bhi.n	80037ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	4b45      	ldr	r3, [pc, #276]	@ (80038c8 <HAL_DMA_Init+0x13c>)
 80037b2:	4413      	add	r3, r2
 80037b4:	4a45      	ldr	r2, [pc, #276]	@ (80038cc <HAL_DMA_Init+0x140>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	091b      	lsrs	r3, r3, #4
 80037bc:	009a      	lsls	r2, r3, #2
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a42      	ldr	r2, [pc, #264]	@ (80038d0 <HAL_DMA_Init+0x144>)
 80037c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80037c8:	e00e      	b.n	80037e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	461a      	mov	r2, r3
 80037d0:	4b40      	ldr	r3, [pc, #256]	@ (80038d4 <HAL_DMA_Init+0x148>)
 80037d2:	4413      	add	r3, r2
 80037d4:	4a3d      	ldr	r2, [pc, #244]	@ (80038cc <HAL_DMA_Init+0x140>)
 80037d6:	fba2 2303 	umull	r2, r3, r2, r3
 80037da:	091b      	lsrs	r3, r3, #4
 80037dc:	009a      	lsls	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a3c      	ldr	r2, [pc, #240]	@ (80038d8 <HAL_DMA_Init+0x14c>)
 80037e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80037fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003802:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800380c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003818:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003824:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f9b6 	bl	8003bac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003848:	d102      	bne.n	8003850 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003864:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d010      	beq.n	8003890 <HAL_DMA_Init+0x104>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b04      	cmp	r3, #4
 8003874:	d80c      	bhi.n	8003890 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f9d6 	bl	8003c28 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	e008      	b.n	80038a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40020407 	.word	0x40020407
 80038c8:	bffdfff8 	.word	0xbffdfff8
 80038cc:	cccccccd 	.word	0xcccccccd
 80038d0:	40020000 	.word	0x40020000
 80038d4:	bffdfbf8 	.word	0xbffdfbf8
 80038d8:	40020400 	.word	0x40020400

080038dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_DMA_Start_IT+0x20>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e066      	b.n	80039ca <HAL_DMA_Start_IT+0xee>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b01      	cmp	r3, #1
 800390e:	d155      	bne.n	80039bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2202      	movs	r2, #2
 8003914:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	68b9      	ldr	r1, [r7, #8]
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 f8fb 	bl	8003b30 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 020e 	orr.w	r2, r2, #14
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e00f      	b.n	8003974 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 0204 	bic.w	r2, r2, #4
 8003962:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 020a 	orr.w	r2, r2, #10
 8003972:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d007      	beq.n	8003992 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003990:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003996:	2b00      	cmp	r3, #0
 8003998:	d007      	beq.n	80039aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f042 0201 	orr.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	e005      	b.n	80039c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80039c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ee:	f003 031f 	and.w	r3, r3, #31
 80039f2:	2204      	movs	r2, #4
 80039f4:	409a      	lsls	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	4013      	ands	r3, r2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d026      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x7a>
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f003 0304 	and.w	r3, r3, #4
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d021      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d107      	bne.n	8003a26 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0204 	bic.w	r2, r2, #4
 8003a24:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2a:	f003 021f 	and.w	r2, r3, #31
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	2104      	movs	r1, #4
 8003a34:	fa01 f202 	lsl.w	r2, r1, r2
 8003a38:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d071      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a4a:	e06c      	b.n	8003b26 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	2202      	movs	r2, #2
 8003a56:	409a      	lsls	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d02e      	beq.n	8003abe <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d029      	beq.n	8003abe <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0320 	and.w	r3, r3, #32
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10b      	bne.n	8003a90 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 020a 	bic.w	r2, r2, #10
 8003a86:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a94:	f003 021f 	and.w	r2, r3, #31
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003aa2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d038      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003abc:	e033      	b.n	8003b26 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac2:	f003 031f 	and.w	r3, r3, #31
 8003ac6:	2208      	movs	r2, #8
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	4013      	ands	r3, r2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d02a      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d025      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 020e 	bic.w	r2, r2, #14
 8003aea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af0:	f003 021f 	and.w	r2, r3, #31
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af8:	2101      	movs	r1, #1
 8003afa:	fa01 f202 	lsl.w	r2, r1, r2
 8003afe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d004      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b26:	bf00      	nop
 8003b28:	bf00      	nop
}
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b46:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d004      	beq.n	8003b5a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b58:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5e:	f003 021f 	and.w	r2, r3, #31
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	2101      	movs	r1, #1
 8003b68:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	2b10      	cmp	r3, #16
 8003b7c:	d108      	bne.n	8003b90 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b8e:	e007      	b.n	8003ba0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68ba      	ldr	r2, [r7, #8]
 8003b96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	60da      	str	r2, [r3, #12]
}
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4b16      	ldr	r3, [pc, #88]	@ (8003c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d802      	bhi.n	8003bc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003bc0:	4b15      	ldr	r3, [pc, #84]	@ (8003c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003bc2:	617b      	str	r3, [r7, #20]
 8003bc4:	e001      	b.n	8003bca <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003bc6:	4b15      	ldr	r3, [pc, #84]	@ (8003c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003bc8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	3b08      	subs	r3, #8
 8003bd6:	4a12      	ldr	r2, [pc, #72]	@ (8003c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	091b      	lsrs	r3, r3, #4
 8003bde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be4:	089b      	lsrs	r3, r3, #2
 8003be6:	009a      	lsls	r2, r3, #2
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	4413      	add	r3, r2
 8003bec:	461a      	mov	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003bf6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	2201      	movs	r2, #1
 8003c00:	409a      	lsls	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c06:	bf00      	nop
 8003c08:	371c      	adds	r7, #28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40020407 	.word	0x40020407
 8003c18:	40020800 	.word	0x40020800
 8003c1c:	40020820 	.word	0x40020820
 8003c20:	cccccccd 	.word	0xcccccccd
 8003c24:	40020880 	.word	0x40020880

08003c28 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003c3c:	4413      	add	r3, r2
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	461a      	mov	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a08      	ldr	r2, [pc, #32]	@ (8003c6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c4a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	f003 031f 	and.w	r3, r3, #31
 8003c54:	2201      	movs	r2, #1
 8003c56:	409a      	lsls	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c5c:	bf00      	nop
 8003c5e:	3714      	adds	r7, #20
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr
 8003c68:	1000823f 	.word	0x1000823f
 8003c6c:	40020940 	.word	0x40020940

08003c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c7e:	e15a      	b.n	8003f36 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	2101      	movs	r1, #1
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 814c 	beq.w	8003f30 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d005      	beq.n	8003cb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d130      	bne.n	8003d12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	2203      	movs	r2, #3
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43db      	mvns	r3, r3
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	091b      	lsrs	r3, r3, #4
 8003cfc:	f003 0201 	and.w	r2, r3, #1
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d017      	beq.n	8003d4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	2203      	movs	r2, #3
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	4013      	ands	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d123      	bne.n	8003da2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	08da      	lsrs	r2, r3, #3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3208      	adds	r2, #8
 8003d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	220f      	movs	r2, #15
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f003 0307 	and.w	r3, r3, #7
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	08da      	lsrs	r2, r3, #3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3208      	adds	r2, #8
 8003d9c:	6939      	ldr	r1, [r7, #16]
 8003d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	2203      	movs	r2, #3
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	43db      	mvns	r3, r3
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4013      	ands	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 0203 	and.w	r2, r3, #3
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 80a6 	beq.w	8003f30 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003de4:	4b5b      	ldr	r3, [pc, #364]	@ (8003f54 <HAL_GPIO_Init+0x2e4>)
 8003de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003de8:	4a5a      	ldr	r2, [pc, #360]	@ (8003f54 <HAL_GPIO_Init+0x2e4>)
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6613      	str	r3, [r2, #96]	@ 0x60
 8003df0:	4b58      	ldr	r3, [pc, #352]	@ (8003f54 <HAL_GPIO_Init+0x2e4>)
 8003df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df4:	f003 0301 	and.w	r3, r3, #1
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dfc:	4a56      	ldr	r2, [pc, #344]	@ (8003f58 <HAL_GPIO_Init+0x2e8>)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	089b      	lsrs	r3, r3, #2
 8003e02:	3302      	adds	r3, #2
 8003e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	220f      	movs	r2, #15
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e26:	d01f      	beq.n	8003e68 <HAL_GPIO_Init+0x1f8>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f5c <HAL_GPIO_Init+0x2ec>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d019      	beq.n	8003e64 <HAL_GPIO_Init+0x1f4>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a4b      	ldr	r2, [pc, #300]	@ (8003f60 <HAL_GPIO_Init+0x2f0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d013      	beq.n	8003e60 <HAL_GPIO_Init+0x1f0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8003f64 <HAL_GPIO_Init+0x2f4>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d00d      	beq.n	8003e5c <HAL_GPIO_Init+0x1ec>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a49      	ldr	r2, [pc, #292]	@ (8003f68 <HAL_GPIO_Init+0x2f8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d007      	beq.n	8003e58 <HAL_GPIO_Init+0x1e8>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a48      	ldr	r2, [pc, #288]	@ (8003f6c <HAL_GPIO_Init+0x2fc>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d101      	bne.n	8003e54 <HAL_GPIO_Init+0x1e4>
 8003e50:	2305      	movs	r3, #5
 8003e52:	e00a      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e54:	2306      	movs	r3, #6
 8003e56:	e008      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e58:	2304      	movs	r3, #4
 8003e5a:	e006      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e004      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e002      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	f002 0203 	and.w	r2, r2, #3
 8003e70:	0092      	lsls	r2, r2, #2
 8003e72:	4093      	lsls	r3, r2
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e7a:	4937      	ldr	r1, [pc, #220]	@ (8003f58 <HAL_GPIO_Init+0x2e8>)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	089b      	lsrs	r3, r3, #2
 8003e80:	3302      	adds	r3, #2
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e88:	4b39      	ldr	r3, [pc, #228]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4013      	ands	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003eac:	4a30      	ldr	r2, [pc, #192]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ed6:	4a26      	ldr	r2, [pc, #152]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003edc:	4b24      	ldr	r3, [pc, #144]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f00:	4a1b      	ldr	r2, [pc, #108]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f06:	4b1a      	ldr	r3, [pc, #104]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f2a:	4a11      	ldr	r2, [pc, #68]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	3301      	adds	r3, #1
 8003f34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f ae9d 	bne.w	8003c80 <HAL_GPIO_Init+0x10>
  }
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40021000 	.word	0x40021000
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	48000400 	.word	0x48000400
 8003f60:	48000800 	.word	0x48000800
 8003f64:	48000c00 	.word	0x48000c00
 8003f68:	48001000 	.word	0x48001000
 8003f6c:	48001400 	.word	0x48001400
 8003f70:	40010400 	.word	0x40010400

08003f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	807b      	strh	r3, [r7, #2]
 8003f80:	4613      	mov	r3, r2
 8003f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f84:	787b      	ldrb	r3, [r7, #1]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d003      	beq.n	8003f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f8a:	887a      	ldrh	r2, [r7, #2]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f90:	e002      	b.n	8003f98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fb6:	887a      	ldrh	r2, [r7, #2]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	041a      	lsls	r2, r3, #16
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	43d9      	mvns	r1, r3
 8003fc2:	887b      	ldrh	r3, [r7, #2]
 8003fc4:	400b      	ands	r3, r1
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	619a      	str	r2, [r3, #24]
}
 8003fcc:	bf00      	nop
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fe2:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	88fb      	ldrh	r3, [r7, #6]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d006      	beq.n	8003ffc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fee:	4a05      	ldr	r2, [pc, #20]	@ (8004004 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ff0:	88fb      	ldrh	r3, [r7, #6]
 8003ff2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ff4:	88fb      	ldrh	r3, [r7, #6]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fd f956 	bl	80012a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ffc:	bf00      	nop
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40010400 	.word	0x40010400

08004008 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e08d      	b.n	8004136 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d106      	bne.n	8004034 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7fd f816 	bl	8001060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004058:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689a      	ldr	r2, [r3, #8]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004068:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d107      	bne.n	8004082 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689a      	ldr	r2, [r3, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800407e:	609a      	str	r2, [r3, #8]
 8004080:	e006      	b.n	8004090 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800408e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	2b02      	cmp	r3, #2
 8004096:	d108      	bne.n	80040aa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040a6:	605a      	str	r2, [r3, #4]
 80040a8:	e007      	b.n	80040ba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6812      	ldr	r2, [r2, #0]
 80040c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69d9      	ldr	r1, [r3, #28]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1a      	ldr	r2, [r3, #32]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b20      	cmp	r3, #32
 8004152:	d138      	bne.n	80041c6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800415a:	2b01      	cmp	r3, #1
 800415c:	d101      	bne.n	8004162 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800415e:	2302      	movs	r3, #2
 8004160:	e032      	b.n	80041c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2224      	movs	r2, #36	@ 0x24
 800416e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0201 	bic.w	r2, r2, #1
 8004180:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004190:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	6819      	ldr	r1, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f042 0201 	orr.w	r2, r2, #1
 80041b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2220      	movs	r2, #32
 80041b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041c2:	2300      	movs	r3, #0
 80041c4:	e000      	b.n	80041c8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80041c6:	2302      	movs	r3, #2
  }
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b20      	cmp	r3, #32
 80041e8:	d139      	bne.n	800425e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d101      	bne.n	80041f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e033      	b.n	8004260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2224      	movs	r2, #36	@ 0x24
 8004204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0201 	bic.w	r2, r2, #1
 8004216:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004226:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	021b      	lsls	r3, r3, #8
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4313      	orrs	r3, r2
 8004230:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0201 	orr.w	r2, r2, #1
 8004248:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	e000      	b.n	8004260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800425e:	2302      	movs	r3, #2
  }
}
 8004260:	4618      	mov	r0, r3
 8004262:	3714      	adds	r7, #20
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d141      	bne.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800427a:	4b4b      	ldr	r3, [pc, #300]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004286:	d131      	bne.n	80042ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004288:	4b47      	ldr	r3, [pc, #284]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800428a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800428e:	4a46      	ldr	r2, [pc, #280]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004294:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004298:	4b43      	ldr	r3, [pc, #268]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042a0:	4a41      	ldr	r2, [pc, #260]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042a8:	4b40      	ldr	r3, [pc, #256]	@ (80043ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2232      	movs	r2, #50	@ 0x32
 80042ae:	fb02 f303 	mul.w	r3, r2, r3
 80042b2:	4a3f      	ldr	r2, [pc, #252]	@ (80043b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042b4:	fba2 2303 	umull	r2, r3, r2, r3
 80042b8:	0c9b      	lsrs	r3, r3, #18
 80042ba:	3301      	adds	r3, #1
 80042bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042be:	e002      	b.n	80042c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042c6:	4b38      	ldr	r3, [pc, #224]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042d2:	d102      	bne.n	80042da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f2      	bne.n	80042c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042da:	4b33      	ldr	r3, [pc, #204]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e6:	d158      	bne.n	800439a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e057      	b.n	800439c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042ec:	4b2e      	ldr	r3, [pc, #184]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042f2:	4a2d      	ldr	r2, [pc, #180]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042fc:	e04d      	b.n	800439a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004304:	d141      	bne.n	800438a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004306:	4b28      	ldr	r3, [pc, #160]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800430e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004312:	d131      	bne.n	8004378 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004314:	4b24      	ldr	r3, [pc, #144]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431a:	4a23      	ldr	r2, [pc, #140]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004320:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004324:	4b20      	ldr	r3, [pc, #128]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800432c:	4a1e      	ldr	r2, [pc, #120]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004332:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004334:	4b1d      	ldr	r3, [pc, #116]	@ (80043ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2232      	movs	r2, #50	@ 0x32
 800433a:	fb02 f303 	mul.w	r3, r2, r3
 800433e:	4a1c      	ldr	r2, [pc, #112]	@ (80043b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004340:	fba2 2303 	umull	r2, r3, r2, r3
 8004344:	0c9b      	lsrs	r3, r3, #18
 8004346:	3301      	adds	r3, #1
 8004348:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434a:	e002      	b.n	8004352 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	3b01      	subs	r3, #1
 8004350:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004352:	4b15      	ldr	r3, [pc, #84]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800435e:	d102      	bne.n	8004366 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f2      	bne.n	800434c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004366:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800436e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004372:	d112      	bne.n	800439a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e011      	b.n	800439c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800437e:	4a0a      	ldr	r2, [pc, #40]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004384:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004388:	e007      	b.n	800439a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800438a:	4b07      	ldr	r3, [pc, #28]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004392:	4a05      	ldr	r2, [pc, #20]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004394:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004398:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	40007000 	.word	0x40007000
 80043ac:	20000000 	.word	0x20000000
 80043b0:	431bde83 	.word	0x431bde83

080043b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80043b8:	4b05      	ldr	r3, [pc, #20]	@ (80043d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	4a04      	ldr	r2, [pc, #16]	@ (80043d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043c2:	6093      	str	r3, [r2, #8]
}
 80043c4:	bf00      	nop
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	40007000 	.word	0x40007000

080043d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e2fe      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d075      	beq.n	80044de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043f2:	4b97      	ldr	r3, [pc, #604]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
 80043fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043fc:	4b94      	ldr	r3, [pc, #592]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f003 0303 	and.w	r3, r3, #3
 8004404:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	2b0c      	cmp	r3, #12
 800440a:	d102      	bne.n	8004412 <HAL_RCC_OscConfig+0x3e>
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	2b03      	cmp	r3, #3
 8004410:	d002      	beq.n	8004418 <HAL_RCC_OscConfig+0x44>
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b08      	cmp	r3, #8
 8004416:	d10b      	bne.n	8004430 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004418:	4b8d      	ldr	r3, [pc, #564]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d05b      	beq.n	80044dc <HAL_RCC_OscConfig+0x108>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d157      	bne.n	80044dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e2d9      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004438:	d106      	bne.n	8004448 <HAL_RCC_OscConfig+0x74>
 800443a:	4b85      	ldr	r3, [pc, #532]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a84      	ldr	r2, [pc, #528]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	e01d      	b.n	8004484 <HAL_RCC_OscConfig+0xb0>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004450:	d10c      	bne.n	800446c <HAL_RCC_OscConfig+0x98>
 8004452:	4b7f      	ldr	r3, [pc, #508]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a7e      	ldr	r2, [pc, #504]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b7c      	ldr	r3, [pc, #496]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a7b      	ldr	r2, [pc, #492]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e00b      	b.n	8004484 <HAL_RCC_OscConfig+0xb0>
 800446c:	4b78      	ldr	r3, [pc, #480]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a77      	ldr	r2, [pc, #476]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	4b75      	ldr	r3, [pc, #468]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a74      	ldr	r2, [pc, #464]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800447e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d013      	beq.n	80044b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fd fe32 	bl	80020f4 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004494:	f7fd fe2e 	bl	80020f4 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b64      	cmp	r3, #100	@ 0x64
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e29e      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044a6:	4b6a      	ldr	r3, [pc, #424]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f0      	beq.n	8004494 <HAL_RCC_OscConfig+0xc0>
 80044b2:	e014      	b.n	80044de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7fd fe1e 	bl	80020f4 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044bc:	f7fd fe1a 	bl	80020f4 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b64      	cmp	r3, #100	@ 0x64
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e28a      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ce:	4b60      	ldr	r3, [pc, #384]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0xe8>
 80044da:	e000      	b.n	80044de <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d075      	beq.n	80045d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044ea:	4b59      	ldr	r3, [pc, #356]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044f4:	4b56      	ldr	r3, [pc, #344]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	f003 0303 	and.w	r3, r3, #3
 80044fc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	2b0c      	cmp	r3, #12
 8004502:	d102      	bne.n	800450a <HAL_RCC_OscConfig+0x136>
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d002      	beq.n	8004510 <HAL_RCC_OscConfig+0x13c>
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2b04      	cmp	r3, #4
 800450e:	d11f      	bne.n	8004550 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004510:	4b4f      	ldr	r3, [pc, #316]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004518:	2b00      	cmp	r3, #0
 800451a:	d005      	beq.n	8004528 <HAL_RCC_OscConfig+0x154>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e25d      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004528:	4b49      	ldr	r3, [pc, #292]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	061b      	lsls	r3, r3, #24
 8004536:	4946      	ldr	r1, [pc, #280]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004538:	4313      	orrs	r3, r2
 800453a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800453c:	4b45      	ldr	r3, [pc, #276]	@ (8004654 <HAL_RCC_OscConfig+0x280>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f7fc ffa5 	bl	8001490 <HAL_InitTick>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d043      	beq.n	80045d4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e249      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d023      	beq.n	80045a0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004558:	4b3d      	ldr	r3, [pc, #244]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a3c      	ldr	r2, [pc, #240]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800455e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004562:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004564:	f7fd fdc6 	bl	80020f4 <HAL_GetTick>
 8004568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800456a:	e008      	b.n	800457e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800456c:	f7fd fdc2 	bl	80020f4 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e232      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800457e:	4b34      	ldr	r3, [pc, #208]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0f0      	beq.n	800456c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800458a:	4b31      	ldr	r3, [pc, #196]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	061b      	lsls	r3, r3, #24
 8004598:	492d      	ldr	r1, [pc, #180]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800459a:	4313      	orrs	r3, r2
 800459c:	604b      	str	r3, [r1, #4]
 800459e:	e01a      	b.n	80045d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80045a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ac:	f7fd fda2 	bl	80020f4 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b4:	f7fd fd9e 	bl	80020f4 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e20e      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045c6:	4b22      	ldr	r3, [pc, #136]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0x1e0>
 80045d2:	e000      	b.n	80045d6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d041      	beq.n	8004666 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d01c      	beq.n	8004624 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ea:	4b19      	ldr	r3, [pc, #100]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80045ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045f0:	4a17      	ldr	r2, [pc, #92]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 80045f2:	f043 0301 	orr.w	r3, r3, #1
 80045f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fa:	f7fd fd7b 	bl	80020f4 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004600:	e008      	b.n	8004614 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004602:	f7fd fd77 	bl	80020f4 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d901      	bls.n	8004614 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e1e7      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004614:	4b0e      	ldr	r3, [pc, #56]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0ef      	beq.n	8004602 <HAL_RCC_OscConfig+0x22e>
 8004622:	e020      	b.n	8004666 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004624:	4b0a      	ldr	r3, [pc, #40]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 8004626:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462a:	4a09      	ldr	r2, [pc, #36]	@ (8004650 <HAL_RCC_OscConfig+0x27c>)
 800462c:	f023 0301 	bic.w	r3, r3, #1
 8004630:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004634:	f7fd fd5e 	bl	80020f4 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800463a:	e00d      	b.n	8004658 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800463c:	f7fd fd5a 	bl	80020f4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d906      	bls.n	8004658 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e1ca      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
 800464e:	bf00      	nop
 8004650:	40021000 	.word	0x40021000
 8004654:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004658:	4b8c      	ldr	r3, [pc, #560]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800465a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1ea      	bne.n	800463c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 80a6 	beq.w	80047c0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004674:	2300      	movs	r3, #0
 8004676:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004678:	4b84      	ldr	r3, [pc, #528]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800467a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d101      	bne.n	8004688 <HAL_RCC_OscConfig+0x2b4>
 8004684:	2301      	movs	r3, #1
 8004686:	e000      	b.n	800468a <HAL_RCC_OscConfig+0x2b6>
 8004688:	2300      	movs	r3, #0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00d      	beq.n	80046aa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800468e:	4b7f      	ldr	r3, [pc, #508]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004692:	4a7e      	ldr	r2, [pc, #504]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004698:	6593      	str	r3, [r2, #88]	@ 0x58
 800469a:	4b7c      	ldr	r3, [pc, #496]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800469c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80046a6:	2301      	movs	r3, #1
 80046a8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046aa:	4b79      	ldr	r3, [pc, #484]	@ (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d118      	bne.n	80046e8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046b6:	4b76      	ldr	r3, [pc, #472]	@ (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a75      	ldr	r2, [pc, #468]	@ (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046c2:	f7fd fd17 	bl	80020f4 <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ca:	f7fd fd13 	bl	80020f4 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e183      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046dc:	4b6c      	ldr	r3, [pc, #432]	@ (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d108      	bne.n	8004702 <HAL_RCC_OscConfig+0x32e>
 80046f0:	4b66      	ldr	r3, [pc, #408]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80046f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f6:	4a65      	ldr	r2, [pc, #404]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80046f8:	f043 0301 	orr.w	r3, r3, #1
 80046fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004700:	e024      	b.n	800474c <HAL_RCC_OscConfig+0x378>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b05      	cmp	r3, #5
 8004708:	d110      	bne.n	800472c <HAL_RCC_OscConfig+0x358>
 800470a:	4b60      	ldr	r3, [pc, #384]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800470c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004710:	4a5e      	ldr	r2, [pc, #376]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004712:	f043 0304 	orr.w	r3, r3, #4
 8004716:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800471a:	4b5c      	ldr	r3, [pc, #368]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800471c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004720:	4a5a      	ldr	r2, [pc, #360]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800472a:	e00f      	b.n	800474c <HAL_RCC_OscConfig+0x378>
 800472c:	4b57      	ldr	r3, [pc, #348]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800472e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004732:	4a56      	ldr	r2, [pc, #344]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004734:	f023 0301 	bic.w	r3, r3, #1
 8004738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800473c:	4b53      	ldr	r3, [pc, #332]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800473e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004742:	4a52      	ldr	r2, [pc, #328]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004744:	f023 0304 	bic.w	r3, r3, #4
 8004748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d016      	beq.n	8004782 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004754:	f7fd fcce 	bl	80020f4 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800475a:	e00a      	b.n	8004772 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475c:	f7fd fcca 	bl	80020f4 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476a:	4293      	cmp	r3, r2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e138      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004772:	4b46      	ldr	r3, [pc, #280]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0ed      	beq.n	800475c <HAL_RCC_OscConfig+0x388>
 8004780:	e015      	b.n	80047ae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004782:	f7fd fcb7 	bl	80020f4 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004788:	e00a      	b.n	80047a0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800478a:	f7fd fcb3 	bl	80020f4 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004798:	4293      	cmp	r3, r2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e121      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047a0:	4b3a      	ldr	r3, [pc, #232]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80047a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1ed      	bne.n	800478a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ae:	7ffb      	ldrb	r3, [r7, #31]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b4:	4b35      	ldr	r3, [pc, #212]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80047b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b8:	4a34      	ldr	r2, [pc, #208]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80047ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047be:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d03c      	beq.n	8004846 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01c      	beq.n	800480e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047d4:	4b2d      	ldr	r3, [pc, #180]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80047d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047da:	4a2c      	ldr	r2, [pc, #176]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 80047dc:	f043 0301 	orr.w	r3, r3, #1
 80047e0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e4:	f7fd fc86 	bl	80020f4 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047ec:	f7fd fc82 	bl	80020f4 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e0f2      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047fe:	4b23      	ldr	r3, [pc, #140]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004800:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0ef      	beq.n	80047ec <HAL_RCC_OscConfig+0x418>
 800480c:	e01b      	b.n	8004846 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800480e:	4b1f      	ldr	r3, [pc, #124]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004810:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004814:	4a1d      	ldr	r2, [pc, #116]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004816:	f023 0301 	bic.w	r3, r3, #1
 800481a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fd fc69 	bl	80020f4 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004826:	f7fd fc65 	bl	80020f4 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e0d5      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004838:	4b14      	ldr	r3, [pc, #80]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800483a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1ef      	bne.n	8004826 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80c9 	beq.w	80049e2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004850:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 030c 	and.w	r3, r3, #12
 8004858:	2b0c      	cmp	r3, #12
 800485a:	f000 8083 	beq.w	8004964 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d15e      	bne.n	8004924 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004866:	4b09      	ldr	r3, [pc, #36]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a08      	ldr	r2, [pc, #32]	@ (800488c <HAL_RCC_OscConfig+0x4b8>)
 800486c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004872:	f7fd fc3f 	bl	80020f4 <HAL_GetTick>
 8004876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004878:	e00c      	b.n	8004894 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487a:	f7fd fc3b 	bl	80020f4 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d905      	bls.n	8004894 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e0ab      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
 800488c:	40021000 	.word	0x40021000
 8004890:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004894:	4b55      	ldr	r3, [pc, #340]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1ec      	bne.n	800487a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048a0:	4b52      	ldr	r3, [pc, #328]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	4b52      	ldr	r3, [pc, #328]	@ (80049f0 <HAL_RCC_OscConfig+0x61c>)
 80048a6:	4013      	ands	r3, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6a11      	ldr	r1, [r2, #32]
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048b0:	3a01      	subs	r2, #1
 80048b2:	0112      	lsls	r2, r2, #4
 80048b4:	4311      	orrs	r1, r2
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80048ba:	0212      	lsls	r2, r2, #8
 80048bc:	4311      	orrs	r1, r2
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80048c2:	0852      	lsrs	r2, r2, #1
 80048c4:	3a01      	subs	r2, #1
 80048c6:	0552      	lsls	r2, r2, #21
 80048c8:	4311      	orrs	r1, r2
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048ce:	0852      	lsrs	r2, r2, #1
 80048d0:	3a01      	subs	r2, #1
 80048d2:	0652      	lsls	r2, r2, #25
 80048d4:	4311      	orrs	r1, r2
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048da:	06d2      	lsls	r2, r2, #27
 80048dc:	430a      	orrs	r2, r1
 80048de:	4943      	ldr	r1, [pc, #268]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048e4:	4b41      	ldr	r3, [pc, #260]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a40      	ldr	r2, [pc, #256]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048f0:	4b3e      	ldr	r3, [pc, #248]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	4a3d      	ldr	r2, [pc, #244]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 80048f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fc:	f7fd fbfa 	bl	80020f4 <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004904:	f7fd fbf6 	bl	80020f4 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e066      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004916:	4b35      	ldr	r3, [pc, #212]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0f0      	beq.n	8004904 <HAL_RCC_OscConfig+0x530>
 8004922:	e05e      	b.n	80049e2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004924:	4b31      	ldr	r3, [pc, #196]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a30      	ldr	r2, [pc, #192]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 800492a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800492e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004930:	f7fd fbe0 	bl	80020f4 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004938:	f7fd fbdc 	bl	80020f4 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e04c      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800494a:	4b28      	ldr	r3, [pc, #160]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1f0      	bne.n	8004938 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004956:	4b25      	ldr	r3, [pc, #148]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	4924      	ldr	r1, [pc, #144]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 800495c:	4b25      	ldr	r3, [pc, #148]	@ (80049f4 <HAL_RCC_OscConfig+0x620>)
 800495e:	4013      	ands	r3, r2
 8004960:	60cb      	str	r3, [r1, #12]
 8004962:	e03e      	b.n	80049e2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69db      	ldr	r3, [r3, #28]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d101      	bne.n	8004970 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e039      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004970:	4b1e      	ldr	r3, [pc, #120]	@ (80049ec <HAL_RCC_OscConfig+0x618>)
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f003 0203 	and.w	r2, r3, #3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	429a      	cmp	r2, r3
 8004982:	d12c      	bne.n	80049de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	3b01      	subs	r3, #1
 8004990:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004992:	429a      	cmp	r2, r3
 8004994:	d123      	bne.n	80049de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d11b      	bne.n	80049de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d113      	bne.n	80049de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c0:	085b      	lsrs	r3, r3, #1
 80049c2:	3b01      	subs	r3, #1
 80049c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d109      	bne.n	80049de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049d4:	085b      	lsrs	r3, r3, #1
 80049d6:	3b01      	subs	r3, #1
 80049d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049da:	429a      	cmp	r2, r3
 80049dc:	d001      	beq.n	80049e2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e000      	b.n	80049e4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3720      	adds	r7, #32
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40021000 	.word	0x40021000
 80049f0:	019f800c 	.word	0x019f800c
 80049f4:	feeefffc 	.word	0xfeeefffc

080049f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e11e      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a10:	4b91      	ldr	r3, [pc, #580]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 030f 	and.w	r3, r3, #15
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d910      	bls.n	8004a40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1e:	4b8e      	ldr	r3, [pc, #568]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f023 020f 	bic.w	r2, r3, #15
 8004a26:	498c      	ldr	r1, [pc, #560]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2e:	4b8a      	ldr	r3, [pc, #552]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e106      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d073      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d129      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a54:	4b81      	ldr	r3, [pc, #516]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0f4      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004a64:	f000 f9ce 	bl	8004e04 <RCC_GetSysClockFreqFromPLLSource>
 8004a68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8004c60 <HAL_RCC_ClockConfig+0x268>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d93f      	bls.n	8004af2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004a72:	4b7a      	ldr	r3, [pc, #488]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d033      	beq.n	8004af2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d12f      	bne.n	8004af2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a92:	4b72      	ldr	r3, [pc, #456]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a9a:	4a70      	ldr	r2, [pc, #448]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004aa2:	2380      	movs	r3, #128	@ 0x80
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	e024      	b.n	8004af2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d107      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d109      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0c6      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e0be      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004ad0:	f000 f8ce 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8004ad4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	4a61      	ldr	r2, [pc, #388]	@ (8004c60 <HAL_RCC_ClockConfig+0x268>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d909      	bls.n	8004af2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ade:	4b5f      	ldr	r3, [pc, #380]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae6:	4a5d      	ldr	r2, [pc, #372]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004ae8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004aee:	2380      	movs	r3, #128	@ 0x80
 8004af0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004af2:	4b5a      	ldr	r3, [pc, #360]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f023 0203 	bic.w	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	4957      	ldr	r1, [pc, #348]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b04:	f7fd faf6 	bl	80020f4 <HAL_GetTick>
 8004b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0a:	e00a      	b.n	8004b22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b0c:	f7fd faf2 	bl	80020f4 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e095      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b22:	4b4e      	ldr	r3, [pc, #312]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 020c 	and.w	r2, r3, #12
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d1eb      	bne.n	8004b0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d023      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d005      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b4c:	4b43      	ldr	r3, [pc, #268]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	4a42      	ldr	r2, [pc, #264]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0308 	and.w	r3, r3, #8
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d007      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004b64:	4b3d      	ldr	r3, [pc, #244]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b74:	4b39      	ldr	r3, [pc, #228]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	4936      	ldr	r1, [pc, #216]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	608b      	str	r3, [r1, #8]
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2b80      	cmp	r3, #128	@ 0x80
 8004b8c:	d105      	bne.n	8004b9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004b8e:	4b33      	ldr	r3, [pc, #204]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	4a32      	ldr	r2, [pc, #200]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004b94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 030f 	and.w	r3, r3, #15
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d21d      	bcs.n	8004be4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f023 020f 	bic.w	r2, r3, #15
 8004bb0:	4929      	ldr	r1, [pc, #164]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bb8:	f7fd fa9c 	bl	80020f4 <HAL_GetTick>
 8004bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bbe:	e00a      	b.n	8004bd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bc0:	f7fd fa98 	bl	80020f4 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e03b      	b.n	8004c4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd6:	4b20      	ldr	r3, [pc, #128]	@ (8004c58 <HAL_RCC_ClockConfig+0x260>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 030f 	and.w	r3, r3, #15
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d1ed      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4917      	ldr	r1, [pc, #92]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d009      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c0e:	4b13      	ldr	r3, [pc, #76]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	490f      	ldr	r1, [pc, #60]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c22:	f000 f825 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8004c26:	4602      	mov	r2, r0
 8004c28:	4b0c      	ldr	r3, [pc, #48]	@ (8004c5c <HAL_RCC_ClockConfig+0x264>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	091b      	lsrs	r3, r3, #4
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	490c      	ldr	r1, [pc, #48]	@ (8004c64 <HAL_RCC_ClockConfig+0x26c>)
 8004c34:	5ccb      	ldrb	r3, [r1, r3]
 8004c36:	f003 031f 	and.w	r3, r3, #31
 8004c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c68 <HAL_RCC_ClockConfig+0x270>)
 8004c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c42:	4b0a      	ldr	r3, [pc, #40]	@ (8004c6c <HAL_RCC_ClockConfig+0x274>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fc fc22 	bl	8001490 <HAL_InitTick>
 8004c4c:	4603      	mov	r3, r0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40022000 	.word	0x40022000
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	04c4b400 	.word	0x04c4b400
 8004c64:	0800c100 	.word	0x0800c100
 8004c68:	20000000 	.word	0x20000000
 8004c6c:	20000004 	.word	0x20000004

08004c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004c76:	4b2c      	ldr	r3, [pc, #176]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 030c 	and.w	r3, r3, #12
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d102      	bne.n	8004c88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c82:	4b2a      	ldr	r3, [pc, #168]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	e047      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004c88:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 030c 	and.w	r3, r3, #12
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d102      	bne.n	8004c9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c94:	4b25      	ldr	r3, [pc, #148]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	e03e      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004c9a:	4b23      	ldr	r3, [pc, #140]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	2b0c      	cmp	r3, #12
 8004ca4:	d136      	bne.n	8004d14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ca6:	4b20      	ldr	r3, [pc, #128]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	091b      	lsrs	r3, r3, #4
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	3301      	adds	r3, #1
 8004cbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d10c      	bne.n	8004cde <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cc4:	4a19      	ldr	r2, [pc, #100]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ccc:	4a16      	ldr	r2, [pc, #88]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cce:	68d2      	ldr	r2, [r2, #12]
 8004cd0:	0a12      	lsrs	r2, r2, #8
 8004cd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	617b      	str	r3, [r7, #20]
      break;
 8004cdc:	e00c      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cde:	4a13      	ldr	r2, [pc, #76]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce6:	4a10      	ldr	r2, [pc, #64]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ce8:	68d2      	ldr	r2, [r2, #12]
 8004cea:	0a12      	lsrs	r2, r2, #8
 8004cec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cf0:	fb02 f303 	mul.w	r3, r2, r3
 8004cf4:	617b      	str	r3, [r7, #20]
      break;
 8004cf6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	0e5b      	lsrs	r3, r3, #25
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	3301      	adds	r3, #1
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d10:	613b      	str	r3, [r7, #16]
 8004d12:	e001      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004d14:	2300      	movs	r3, #0
 8004d16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d18:	693b      	ldr	r3, [r7, #16]
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	371c      	adds	r7, #28
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	00f42400 	.word	0x00f42400

08004d30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d34:	4b03      	ldr	r3, [pc, #12]	@ (8004d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d36:	681b      	ldr	r3, [r3, #0]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	20000000 	.word	0x20000000

08004d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d4c:	f7ff fff0 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d50:	4602      	mov	r2, r0
 8004d52:	4b06      	ldr	r3, [pc, #24]	@ (8004d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	0a1b      	lsrs	r3, r3, #8
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	4904      	ldr	r1, [pc, #16]	@ (8004d70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d5e:	5ccb      	ldrb	r3, [r1, r3]
 8004d60:	f003 031f 	and.w	r3, r3, #31
 8004d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	0800c110 	.word	0x0800c110

08004d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d78:	f7ff ffda 	bl	8004d30 <HAL_RCC_GetHCLKFreq>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4b06      	ldr	r3, [pc, #24]	@ (8004d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	0adb      	lsrs	r3, r3, #11
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	4904      	ldr	r1, [pc, #16]	@ (8004d9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d8a:	5ccb      	ldrb	r3, [r1, r3]
 8004d8c:	f003 031f 	and.w	r3, r3, #31
 8004d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	0800c110 	.word	0x0800c110

08004da0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	220f      	movs	r2, #15
 8004dae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004db0:	4b12      	ldr	r3, [pc, #72]	@ (8004dfc <HAL_RCC_GetClockConfig+0x5c>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 0203 	and.w	r2, r3, #3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8004dfc <HAL_RCC_GetClockConfig+0x5c>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <HAL_RCC_GetClockConfig+0x5c>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004dd4:	4b09      	ldr	r3, [pc, #36]	@ (8004dfc <HAL_RCC_GetClockConfig+0x5c>)
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	08db      	lsrs	r3, r3, #3
 8004dda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004de2:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <HAL_RCC_GetClockConfig+0x60>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 020f 	and.w	r2, r3, #15
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	601a      	str	r2, [r3, #0]
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	40022000 	.word	0x40022000

08004e04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8004e84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e14:	4b1b      	ldr	r3, [pc, #108]	@ (8004e84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	091b      	lsrs	r3, r3, #4
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	d10c      	bne.n	8004e42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e28:	4a17      	ldr	r2, [pc, #92]	@ (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e30:	4a14      	ldr	r2, [pc, #80]	@ (8004e84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e32:	68d2      	ldr	r2, [r2, #12]
 8004e34:	0a12      	lsrs	r2, r2, #8
 8004e36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e3a:	fb02 f303 	mul.w	r3, r2, r3
 8004e3e:	617b      	str	r3, [r7, #20]
    break;
 8004e40:	e00c      	b.n	8004e5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e42:	4a11      	ldr	r2, [pc, #68]	@ (8004e88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8004e84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e4c:	68d2      	ldr	r2, [r2, #12]
 8004e4e:	0a12      	lsrs	r2, r2, #8
 8004e50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e54:	fb02 f303 	mul.w	r3, r2, r3
 8004e58:	617b      	str	r3, [r7, #20]
    break;
 8004e5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e5c:	4b09      	ldr	r3, [pc, #36]	@ (8004e84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	0e5b      	lsrs	r3, r3, #25
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	3301      	adds	r3, #1
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004e76:	687b      	ldr	r3, [r7, #4]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	371c      	adds	r7, #28
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	40021000 	.word	0x40021000
 8004e88:	00f42400 	.word	0x00f42400

08004e8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e94:	2300      	movs	r3, #0
 8004e96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e98:	2300      	movs	r3, #0
 8004e9a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f000 8098 	beq.w	8004fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eae:	4b43      	ldr	r3, [pc, #268]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10d      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eba:	4b40      	ldr	r3, [pc, #256]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ebe:	4a3f      	ldr	r2, [pc, #252]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ec4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ece:	60bb      	str	r3, [r7, #8]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ed6:	4b3a      	ldr	r3, [pc, #232]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a39      	ldr	r2, [pc, #228]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ee2:	f7fd f907 	bl	80020f4 <HAL_GetTick>
 8004ee6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ee8:	e009      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eea:	f7fd f903 	bl	80020f4 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d902      	bls.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	74fb      	strb	r3, [r7, #19]
        break;
 8004efc:	e005      	b.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004efe:	4b30      	ldr	r3, [pc, #192]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d0ef      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004f0a:	7cfb      	ldrb	r3, [r7, #19]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d159      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f10:	4b2a      	ldr	r3, [pc, #168]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f1a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d01e      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d019      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f2c:	4b23      	ldr	r3, [pc, #140]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f38:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f48:	4b1c      	ldr	r3, [pc, #112]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4e:	4a1b      	ldr	r2, [pc, #108]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f58:	4a18      	ldr	r2, [pc, #96]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d016      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f6a:	f7fd f8c3 	bl	80020f4 <HAL_GetTick>
 8004f6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f70:	e00b      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f72:	f7fd f8bf 	bl	80020f4 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d902      	bls.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	74fb      	strb	r3, [r7, #19]
            break;
 8004f88:	e006      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0ec      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004f98:	7cfb      	ldrb	r3, [r7, #19]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fac:	4903      	ldr	r1, [pc, #12]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fb6:	7cfb      	ldrb	r3, [r7, #19]
 8004fb8:	74bb      	strb	r3, [r7, #18]
 8004fba:	e005      	b.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc4:	7cfb      	ldrb	r3, [r7, #19]
 8004fc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fc8:	7c7b      	ldrb	r3, [r7, #17]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d105      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fce:	4ba6      	ldr	r3, [pc, #664]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd2:	4aa5      	ldr	r2, [pc, #660]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fd8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00a      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fe6:	4ba0      	ldr	r3, [pc, #640]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	f023 0203 	bic.w	r2, r3, #3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	499c      	ldr	r1, [pc, #624]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00a      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005008:	4b97      	ldr	r3, [pc, #604]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800500a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500e:	f023 020c 	bic.w	r2, r3, #12
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	4994      	ldr	r1, [pc, #592]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005018:	4313      	orrs	r3, r2
 800501a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0304 	and.w	r3, r3, #4
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800502a:	4b8f      	ldr	r3, [pc, #572]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005030:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	498b      	ldr	r1, [pc, #556]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800503a:	4313      	orrs	r3, r2
 800503c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0308 	and.w	r3, r3, #8
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00a      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800504c:	4b86      	ldr	r3, [pc, #536]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005052:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	4983      	ldr	r1, [pc, #524]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800505c:	4313      	orrs	r3, r2
 800505e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0320 	and.w	r3, r3, #32
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800506e:	4b7e      	ldr	r3, [pc, #504]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005074:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	497a      	ldr	r1, [pc, #488]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800507e:	4313      	orrs	r3, r2
 8005080:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00a      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005090:	4b75      	ldr	r3, [pc, #468]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005096:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	4972      	ldr	r1, [pc, #456]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00a      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050b2:	4b6d      	ldr	r3, [pc, #436]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	4969      	ldr	r1, [pc, #420]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00a      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050d4:	4b64      	ldr	r3, [pc, #400]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	4961      	ldr	r1, [pc, #388]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00a      	beq.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050f6:	4b5c      	ldr	r3, [pc, #368]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	4958      	ldr	r1, [pc, #352]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005106:	4313      	orrs	r3, r2
 8005108:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005114:	2b00      	cmp	r3, #0
 8005116:	d015      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005118:	4b53      	ldr	r3, [pc, #332]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800511a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800511e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005126:	4950      	ldr	r1, [pc, #320]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005128:	4313      	orrs	r3, r2
 800512a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005132:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005136:	d105      	bne.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005138:	4b4b      	ldr	r3, [pc, #300]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a4a      	ldr	r2, [pc, #296]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800513e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005142:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800514c:	2b00      	cmp	r3, #0
 800514e:	d015      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005150:	4b45      	ldr	r3, [pc, #276]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005156:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515e:	4942      	ldr	r1, [pc, #264]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800516e:	d105      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005170:	4b3d      	ldr	r3, [pc, #244]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	4a3c      	ldr	r2, [pc, #240]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800517a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d015      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005188:	4b37      	ldr	r3, [pc, #220]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800518a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005196:	4934      	ldr	r1, [pc, #208]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051a6:	d105      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051a8:	4b2f      	ldr	r3, [pc, #188]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d015      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051c0:	4b29      	ldr	r3, [pc, #164]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ce:	4926      	ldr	r1, [pc, #152]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051de:	d105      	bne.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051e0:	4b21      	ldr	r3, [pc, #132]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	4a20      	ldr	r2, [pc, #128]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d015      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80051fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005206:	4918      	ldr	r1, [pc, #96]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005208:	4313      	orrs	r3, r2
 800520a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005212:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005216:	d105      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005218:	4b13      	ldr	r3, [pc, #76]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	4a12      	ldr	r2, [pc, #72]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800521e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005222:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d015      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005230:	4b0d      	ldr	r3, [pc, #52]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005236:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800523e:	490a      	ldr	r1, [pc, #40]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005240:	4313      	orrs	r3, r2
 8005242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800524e:	d105      	bne.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	4a04      	ldr	r2, [pc, #16]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800525a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800525c:	7cbb      	ldrb	r3, [r7, #18]
}
 800525e:	4618      	mov	r0, r3
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40021000 	.word	0x40021000

0800526c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e09d      	b.n	80053ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	2b00      	cmp	r3, #0
 8005284:	d108      	bne.n	8005298 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800528e:	d009      	beq.n	80052a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	61da      	str	r2, [r3, #28]
 8005296:	e005      	b.n	80052a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d106      	bne.n	80052c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7fc f87a 	bl	80013b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2202      	movs	r2, #2
 80052c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80052e4:	d902      	bls.n	80052ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	e002      	b.n	80052f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80052fa:	d007      	beq.n	800530c <HAL_SPI_Init+0xa0>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005304:	d002      	beq.n	800530c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800531c:	431a      	orrs	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	431a      	orrs	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	431a      	orrs	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	69db      	ldr	r3, [r3, #28]
 8005340:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005344:	431a      	orrs	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800534e:	ea42 0103 	orr.w	r1, r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005356:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	0c1b      	lsrs	r3, r3, #16
 8005368:	f003 0204 	and.w	r2, r3, #4
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005388:	ea42 0103 	orr.w	r1, r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69da      	ldr	r2, [r3, #28]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b088      	sub	sp, #32
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	603b      	str	r3, [r7, #0]
 80053ce:	4613      	mov	r3, r2
 80053d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053d2:	f7fc fe8f 	bl	80020f4 <HAL_GetTick>
 80053d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80053d8:	88fb      	ldrh	r3, [r7, #6]
 80053da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d001      	beq.n	80053ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80053e8:	2302      	movs	r3, #2
 80053ea:	e15c      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_SPI_Transmit+0x36>
 80053f2:	88fb      	ldrh	r3, [r7, #6]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e154      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_SPI_Transmit+0x48>
 8005406:	2302      	movs	r3, #2
 8005408:	e14d      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2203      	movs	r2, #3
 8005416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	88fa      	ldrh	r2, [r7, #6]
 800542a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	88fa      	ldrh	r2, [r7, #6]
 8005430:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800545c:	d10f      	bne.n	800547e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800546c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800547c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005488:	2b40      	cmp	r3, #64	@ 0x40
 800548a:	d007      	beq.n	800549c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800549a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054a4:	d952      	bls.n	800554c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <HAL_SPI_Transmit+0xf2>
 80054ae:	8b7b      	ldrh	r3, [r7, #26]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d145      	bne.n	8005540 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	881a      	ldrh	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c4:	1c9a      	adds	r2, r3, #2
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80054d8:	e032      	b.n	8005540 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d112      	bne.n	800550e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	881a      	ldrh	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	1c9a      	adds	r2, r3, #2
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005502:	b29b      	uxth	r3, r3
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800550c:	e018      	b.n	8005540 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800550e:	f7fc fdf1 	bl	80020f4 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d803      	bhi.n	8005526 <HAL_SPI_Transmit+0x164>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005524:	d102      	bne.n	800552c <HAL_SPI_Transmit+0x16a>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d109      	bne.n	8005540 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e0b2      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1c7      	bne.n	80054da <HAL_SPI_Transmit+0x118>
 800554a:	e083      	b.n	8005654 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d002      	beq.n	800555a <HAL_SPI_Transmit+0x198>
 8005554:	8b7b      	ldrh	r3, [r7, #26]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d177      	bne.n	800564a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800555e:	b29b      	uxth	r3, r3
 8005560:	2b01      	cmp	r3, #1
 8005562:	d912      	bls.n	800558a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005568:	881a      	ldrh	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005574:	1c9a      	adds	r2, r3, #2
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b02      	subs	r3, #2
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005588:	e05f      	b.n	800564a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	330c      	adds	r3, #12
 8005594:	7812      	ldrb	r2, [r2, #0]
 8005596:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80055b0:	e04b      	b.n	800564a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d12b      	bne.n	8005618 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d912      	bls.n	80055f0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	881a      	ldrh	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055da:	1c9a      	adds	r2, r3, #2
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	3b02      	subs	r3, #2
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055ee:	e02c      	b.n	800564a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	7812      	ldrb	r2, [r2, #0]
 80055fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800560c:	b29b      	uxth	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005616:	e018      	b.n	800564a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005618:	f7fc fd6c 	bl	80020f4 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d803      	bhi.n	8005630 <HAL_SPI_Transmit+0x26e>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800562e:	d102      	bne.n	8005636 <HAL_SPI_Transmit+0x274>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d109      	bne.n	800564a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e02d      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1ae      	bne.n	80055b2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005654:	69fa      	ldr	r2, [r7, #28]
 8005656:	6839      	ldr	r1, [r7, #0]
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 fcf5 	bl	8006048 <SPI_EndRxTxTransaction>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10a      	bne.n	8005688 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005672:	2300      	movs	r3, #0
 8005674:	617b      	str	r3, [r7, #20]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	617b      	str	r3, [r7, #20]
 8005686:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e000      	b.n	80056a6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80056a4:	2300      	movs	r3, #0
  }
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3720      	adds	r7, #32
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ae:	b580      	push	{r7, lr}
 80056b0:	b088      	sub	sp, #32
 80056b2:	af02      	add	r7, sp, #8
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	603b      	str	r3, [r7, #0]
 80056ba:	4613      	mov	r3, r2
 80056bc:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d001      	beq.n	80056ce <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80056ca:	2302      	movs	r3, #2
 80056cc:	e123      	b.n	8005916 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_SPI_Receive+0x2c>
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e11b      	b.n	8005916 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056e6:	d112      	bne.n	800570e <HAL_SPI_Receive+0x60>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10e      	bne.n	800570e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2204      	movs	r2, #4
 80056f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056f8:	88fa      	ldrh	r2, [r7, #6]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	4613      	mov	r3, r2
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	68b9      	ldr	r1, [r7, #8]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f90a 	bl	800591e <HAL_SPI_TransmitReceive>
 800570a:	4603      	mov	r3, r0
 800570c:	e103      	b.n	8005916 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800570e:	f7fc fcf1 	bl	80020f4 <HAL_GetTick>
 8005712:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800571a:	2b01      	cmp	r3, #1
 800571c:	d101      	bne.n	8005722 <HAL_SPI_Receive+0x74>
 800571e:	2302      	movs	r3, #2
 8005720:	e0f9      	b.n	8005916 <HAL_SPI_Receive+0x268>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2201      	movs	r2, #1
 8005726:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2204      	movs	r2, #4
 800572e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	88fa      	ldrh	r2, [r7, #6]
 8005742:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	88fa      	ldrh	r2, [r7, #6]
 800574a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005774:	d908      	bls.n	8005788 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	e007      	b.n	8005798 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005796:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057a0:	d10f      	bne.n	80057c2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057c0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057cc:	2b40      	cmp	r3, #64	@ 0x40
 80057ce:	d007      	beq.n	80057e0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057de:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057e8:	d875      	bhi.n	80058d6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80057ea:	e037      	b.n	800585c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d117      	bne.n	800582a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f103 020c 	add.w	r2, r3, #12
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005806:	7812      	ldrb	r2, [r2, #0]
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005828:	e018      	b.n	800585c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800582a:	f7fc fc63 	bl	80020f4 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d803      	bhi.n	8005842 <HAL_SPI_Receive+0x194>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005840:	d102      	bne.n	8005848 <HAL_SPI_Receive+0x19a>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d109      	bne.n	800585c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e05c      	b.n	8005916 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005862:	b29b      	uxth	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1c1      	bne.n	80057ec <HAL_SPI_Receive+0x13e>
 8005868:	e03b      	b.n	80058e2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b01      	cmp	r3, #1
 8005876:	d115      	bne.n	80058a4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	b292      	uxth	r2, r2
 8005884:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	1c9a      	adds	r2, r3, #2
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005896:	b29b      	uxth	r3, r3
 8005898:	3b01      	subs	r3, #1
 800589a:	b29a      	uxth	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80058a2:	e018      	b.n	80058d6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058a4:	f7fc fc26 	bl	80020f4 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d803      	bhi.n	80058bc <HAL_SPI_Receive+0x20e>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ba:	d102      	bne.n	80058c2 <HAL_SPI_Receive+0x214>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d109      	bne.n	80058d6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e01f      	b.n	8005916 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1c3      	bne.n	800586a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	6839      	ldr	r1, [r7, #0]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fb56 	bl	8005f98 <SPI_EndRxTransaction>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005914:	2300      	movs	r3, #0
  }
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b08a      	sub	sp, #40	@ 0x28
 8005922:	af00      	add	r7, sp, #0
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	607a      	str	r2, [r7, #4]
 800592a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800592c:	2301      	movs	r3, #1
 800592e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005930:	f7fc fbe0 	bl	80020f4 <HAL_GetTick>
 8005934:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800593c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005944:	887b      	ldrh	r3, [r7, #2]
 8005946:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005948:	887b      	ldrh	r3, [r7, #2]
 800594a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800594c:	7ffb      	ldrb	r3, [r7, #31]
 800594e:	2b01      	cmp	r3, #1
 8005950:	d00c      	beq.n	800596c <HAL_SPI_TransmitReceive+0x4e>
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005958:	d106      	bne.n	8005968 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d102      	bne.n	8005968 <HAL_SPI_TransmitReceive+0x4a>
 8005962:	7ffb      	ldrb	r3, [r7, #31]
 8005964:	2b04      	cmp	r3, #4
 8005966:	d001      	beq.n	800596c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005968:	2302      	movs	r3, #2
 800596a:	e1f3      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <HAL_SPI_TransmitReceive+0x60>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d002      	beq.n	800597e <HAL_SPI_TransmitReceive+0x60>
 8005978:	887b      	ldrh	r3, [r7, #2]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e1e8      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005988:	2b01      	cmp	r3, #1
 800598a:	d101      	bne.n	8005990 <HAL_SPI_TransmitReceive+0x72>
 800598c:	2302      	movs	r3, #2
 800598e:	e1e1      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d003      	beq.n	80059ac <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2205      	movs	r2, #5
 80059a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	887a      	ldrh	r2, [r7, #2]
 80059bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	887a      	ldrh	r2, [r7, #2]
 80059c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	887a      	ldrh	r2, [r7, #2]
 80059d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	887a      	ldrh	r2, [r7, #2]
 80059d8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059ee:	d802      	bhi.n	80059f6 <HAL_SPI_TransmitReceive+0xd8>
 80059f0:	8abb      	ldrh	r3, [r7, #20]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d908      	bls.n	8005a08 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685a      	ldr	r2, [r3, #4]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a04:	605a      	str	r2, [r3, #4]
 8005a06:	e007      	b.n	8005a18 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a16:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a22:	2b40      	cmp	r3, #64	@ 0x40
 8005a24:	d007      	beq.n	8005a36 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a3e:	f240 8083 	bls.w	8005b48 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <HAL_SPI_TransmitReceive+0x132>
 8005a4a:	8afb      	ldrh	r3, [r7, #22]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d16f      	bne.n	8005b30 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a54:	881a      	ldrh	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a60:	1c9a      	adds	r2, r3, #2
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a74:	e05c      	b.n	8005b30 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d11b      	bne.n	8005abc <HAL_SPI_TransmitReceive+0x19e>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d016      	beq.n	8005abc <HAL_SPI_TransmitReceive+0x19e>
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d113      	bne.n	8005abc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	881a      	ldrh	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa4:	1c9a      	adds	r2, r3, #2
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d11c      	bne.n	8005b04 <HAL_SPI_TransmitReceive+0x1e6>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d016      	beq.n	8005b04 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	b292      	uxth	r2, r2
 8005ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae8:	1c9a      	adds	r2, r3, #2
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	3b01      	subs	r3, #1
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b00:	2301      	movs	r3, #1
 8005b02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b04:	f7fc faf6 	bl	80020f4 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d80d      	bhi.n	8005b30 <HAL_SPI_TransmitReceive+0x212>
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b1a:	d009      	beq.n	8005b30 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e111      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d19d      	bne.n	8005a76 <HAL_SPI_TransmitReceive+0x158>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d197      	bne.n	8005a76 <HAL_SPI_TransmitReceive+0x158>
 8005b46:	e0e5      	b.n	8005d14 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_SPI_TransmitReceive+0x23a>
 8005b50:	8afb      	ldrh	r3, [r7, #22]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	f040 80d1 	bne.w	8005cfa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d912      	bls.n	8005b88 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b66:	881a      	ldrh	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b72:	1c9a      	adds	r2, r3, #2
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	3b02      	subs	r3, #2
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b86:	e0b8      	b.n	8005cfa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	330c      	adds	r3, #12
 8005b92:	7812      	ldrb	r2, [r2, #0]
 8005b94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bae:	e0a4      	b.n	8005cfa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d134      	bne.n	8005c28 <HAL_SPI_TransmitReceive+0x30a>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d02f      	beq.n	8005c28 <HAL_SPI_TransmitReceive+0x30a>
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d12c      	bne.n	8005c28 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d912      	bls.n	8005bfe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	881a      	ldrh	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	1c9a      	adds	r2, r3, #2
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	3b02      	subs	r3, #2
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005bfc:	e012      	b.n	8005c24 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	330c      	adds	r3, #12
 8005c08:	7812      	ldrb	r2, [r2, #0]
 8005c0a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	b29a      	uxth	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c24:	2300      	movs	r3, #0
 8005c26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d148      	bne.n	8005cc8 <HAL_SPI_TransmitReceive+0x3aa>
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d042      	beq.n	8005cc8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d923      	bls.n	8005c96 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c58:	b292      	uxth	r2, r2
 8005c5a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c60:	1c9a      	adds	r2, r3, #2
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b02      	subs	r3, #2
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d81f      	bhi.n	8005cc4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c92:	605a      	str	r2, [r3, #4]
 8005c94:	e016      	b.n	8005cc4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f103 020c 	add.w	r2, r3, #12
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	7812      	ldrb	r2, [r2, #0]
 8005ca4:	b2d2      	uxtb	r2, r2
 8005ca6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cc8:	f7fc fa14 	bl	80020f4 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d803      	bhi.n	8005ce0 <HAL_SPI_TransmitReceive+0x3c2>
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cde:	d102      	bne.n	8005ce6 <HAL_SPI_TransmitReceive+0x3c8>
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d109      	bne.n	8005cfa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e02c      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f47f af55 	bne.w	8005bb0 <HAL_SPI_TransmitReceive+0x292>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f47f af4e 	bne.w	8005bb0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d14:	6a3a      	ldr	r2, [r7, #32]
 8005d16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f000 f995 	bl	8006048 <SPI_EndRxTxTransaction>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d008      	beq.n	8005d36 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e00e      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005d52:	2300      	movs	r3, #0
  }
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3728      	adds	r7, #40	@ 0x28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b088      	sub	sp, #32
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d6c:	f7fc f9c2 	bl	80020f4 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d74:	1a9b      	subs	r3, r3, r2
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	4413      	add	r3, r2
 8005d7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d7c:	f7fc f9ba 	bl	80020f4 <HAL_GetTick>
 8005d80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d82:	4b39      	ldr	r3, [pc, #228]	@ (8005e68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	015b      	lsls	r3, r3, #5
 8005d88:	0d1b      	lsrs	r3, r3, #20
 8005d8a:	69fa      	ldr	r2, [r7, #28]
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d92:	e054      	b.n	8005e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d9a:	d050      	beq.n	8005e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d9c:	f7fc f9aa 	bl	80020f4 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	69fa      	ldr	r2, [r7, #28]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d902      	bls.n	8005db2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d13d      	bne.n	8005e2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005dc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dca:	d111      	bne.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dd4:	d004      	beq.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dde:	d107      	bne.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005df8:	d10f      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e017      	b.n	8005e5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	4013      	ands	r3, r2
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	bf0c      	ite	eq
 8005e4e:	2301      	moveq	r3, #1
 8005e50:	2300      	movne	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	79fb      	ldrb	r3, [r7, #7]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d19b      	bne.n	8005d94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3720      	adds	r7, #32
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20000000 	.word	0x20000000

08005e6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08a      	sub	sp, #40	@ 0x28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e7e:	f7fc f939 	bl	80020f4 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e86:	1a9b      	subs	r3, r3, r2
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005e8e:	f7fc f931 	bl	80020f4 <HAL_GetTick>
 8005e92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	330c      	adds	r3, #12
 8005e9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8005f94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	00da      	lsls	r2, r3, #3
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	0d1b      	lsrs	r3, r3, #20
 8005eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eae:	fb02 f303 	mul.w	r3, r2, r3
 8005eb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005eb4:	e060      	b.n	8005f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ebc:	d107      	bne.n	8005ece <SPI_WaitFifoStateUntilTimeout+0x62>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005ecc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ed4:	d050      	beq.n	8005f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ed6:	f7fc f90d 	bl	80020f4 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d902      	bls.n	8005eec <SPI_WaitFifoStateUntilTimeout+0x80>
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d13d      	bne.n	8005f68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005efa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f04:	d111      	bne.n	8005f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f0e:	d004      	beq.n	8005f1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f18:	d107      	bne.n	8005f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f32:	d10f      	bne.n	8005f54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e010      	b.n	8005f8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	3b01      	subs	r3, #1
 8005f76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689a      	ldr	r2, [r3, #8]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	4013      	ands	r3, r2
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d196      	bne.n	8005eb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3728      	adds	r7, #40	@ 0x28
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	20000000 	.word	0x20000000

08005f98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fac:	d111      	bne.n	8005fd2 <SPI_EndRxTransaction+0x3a>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fb6:	d004      	beq.n	8005fc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fc0:	d107      	bne.n	8005fd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2180      	movs	r1, #128	@ 0x80
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7ff febd 	bl	8005d5c <SPI_WaitFlagStateUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d007      	beq.n	8005ff8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fec:	f043 0220 	orr.w	r2, r3, #32
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e023      	b.n	8006040 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006000:	d11d      	bne.n	800603e <SPI_EndRxTransaction+0xa6>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800600a:	d004      	beq.n	8006016 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006014:	d113      	bne.n	800603e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2200      	movs	r2, #0
 800601e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f7ff ff22 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006032:	f043 0220 	orr.w	r2, r3, #32
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e000      	b.n	8006040 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af02      	add	r7, sp, #8
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	9300      	str	r3, [sp, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2200      	movs	r2, #0
 800605c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff ff03 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d007      	beq.n	800607c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e027      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2200      	movs	r2, #0
 8006084:	2180      	movs	r1, #128	@ 0x80
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7ff fe68 	bl	8005d5c <SPI_WaitFlagStateUntilTimeout>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d007      	beq.n	80060a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006096:	f043 0220 	orr.w	r2, r3, #32
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e014      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f7ff fedc 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d007      	beq.n	80060ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060be:	f043 0220 	orr.w	r2, r3, #32
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e000      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e049      	b.n	800617a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d106      	bne.n	8006100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fb fd54 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3304      	adds	r3, #4
 8006110:	4619      	mov	r1, r3
 8006112:	4610      	mov	r0, r2
 8006114:	f000 fd8e 	bl	8006c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b01      	cmp	r3, #1
 8006196:	d001      	beq.n	800619c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e042      	b.n	8006222 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a21      	ldr	r2, [pc, #132]	@ (8006230 <HAL_TIM_Base_Start+0xac>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d018      	beq.n	80061e0 <HAL_TIM_Base_Start+0x5c>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b6:	d013      	beq.n	80061e0 <HAL_TIM_Base_Start+0x5c>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006234 <HAL_TIM_Base_Start+0xb0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d00e      	beq.n	80061e0 <HAL_TIM_Base_Start+0x5c>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <HAL_TIM_Base_Start+0xb4>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d009      	beq.n	80061e0 <HAL_TIM_Base_Start+0x5c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a1a      	ldr	r2, [pc, #104]	@ (800623c <HAL_TIM_Base_Start+0xb8>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d004      	beq.n	80061e0 <HAL_TIM_Base_Start+0x5c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a19      	ldr	r2, [pc, #100]	@ (8006240 <HAL_TIM_Base_Start+0xbc>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d115      	bne.n	800620c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	4b17      	ldr	r3, [pc, #92]	@ (8006244 <HAL_TIM_Base_Start+0xc0>)
 80061e8:	4013      	ands	r3, r2
 80061ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b06      	cmp	r3, #6
 80061f0:	d015      	beq.n	800621e <HAL_TIM_Base_Start+0x9a>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061f8:	d011      	beq.n	800621e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f042 0201 	orr.w	r2, r2, #1
 8006208:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800620a:	e008      	b.n	800621e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0201 	orr.w	r2, r2, #1
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	e000      	b.n	8006220 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	3714      	adds	r7, #20
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	40012c00 	.word	0x40012c00
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800
 800623c:	40013400 	.word	0x40013400
 8006240:	40014000 	.word	0x40014000
 8006244:	00010007 	.word	0x00010007

08006248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d001      	beq.n	8006260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e04a      	b.n	80062f6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68da      	ldr	r2, [r3, #12]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f042 0201 	orr.w	r2, r2, #1
 8006276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a21      	ldr	r2, [pc, #132]	@ (8006304 <HAL_TIM_Base_Start_IT+0xbc>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d018      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x6c>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800628a:	d013      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x6c>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a1d      	ldr	r2, [pc, #116]	@ (8006308 <HAL_TIM_Base_Start_IT+0xc0>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d00e      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x6c>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a1c      	ldr	r2, [pc, #112]	@ (800630c <HAL_TIM_Base_Start_IT+0xc4>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d009      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x6c>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006310 <HAL_TIM_Base_Start_IT+0xc8>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d004      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x6c>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a19      	ldr	r2, [pc, #100]	@ (8006314 <HAL_TIM_Base_Start_IT+0xcc>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d115      	bne.n	80062e0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689a      	ldr	r2, [r3, #8]
 80062ba:	4b17      	ldr	r3, [pc, #92]	@ (8006318 <HAL_TIM_Base_Start_IT+0xd0>)
 80062bc:	4013      	ands	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2b06      	cmp	r3, #6
 80062c4:	d015      	beq.n	80062f2 <HAL_TIM_Base_Start_IT+0xaa>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062cc:	d011      	beq.n	80062f2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f042 0201 	orr.w	r2, r2, #1
 80062dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062de:	e008      	b.n	80062f2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0201 	orr.w	r2, r2, #1
 80062ee:	601a      	str	r2, [r3, #0]
 80062f0:	e000      	b.n	80062f4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	40012c00 	.word	0x40012c00
 8006308:	40000400 	.word	0x40000400
 800630c:	40000800 	.word	0x40000800
 8006310:	40013400 	.word	0x40013400
 8006314:	40014000 	.word	0x40014000
 8006318:	00010007 	.word	0x00010007

0800631c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e049      	b.n	80063c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f841 	bl	80063ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2202      	movs	r2, #2
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	3304      	adds	r3, #4
 8006358:	4619      	mov	r1, r3
 800635a:	4610      	mov	r0, r2
 800635c:	f000 fc6a 	bl	8006c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063d2:	bf00      	nop
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b086      	sub	sp, #24
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e097      	b.n	8006522 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d106      	bne.n	800640c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f7fb fc1c 	bl	8001c44 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2202      	movs	r2, #2
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006422:	f023 0307 	bic.w	r3, r3, #7
 8006426:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	4619      	mov	r1, r3
 8006432:	4610      	mov	r0, r2
 8006434:	f000 fbfe 	bl	8006c34 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	4313      	orrs	r3, r2
 8006458:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006460:	f023 0303 	bic.w	r3, r3, #3
 8006464:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	021b      	lsls	r3, r3, #8
 8006470:	4313      	orrs	r3, r2
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	4313      	orrs	r3, r2
 8006476:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800647e:	f023 030c 	bic.w	r3, r3, #12
 8006482:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800648a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800648e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	021b      	lsls	r3, r3, #8
 800649a:	4313      	orrs	r3, r2
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4313      	orrs	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	011a      	lsls	r2, r3, #4
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	031b      	lsls	r3, r3, #12
 80064ae:	4313      	orrs	r3, r2
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80064bc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80064c4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	011b      	lsls	r3, r3, #4
 80064d0:	4313      	orrs	r3, r2
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3718      	adds	r7, #24
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b084      	sub	sp, #16
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d020      	beq.n	800658e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d01b      	beq.n	800658e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f06f 0202 	mvn.w	r2, #2
 800655e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	f003 0303 	and.w	r3, r3, #3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 fb3f 	bl	8006bf8 <HAL_TIM_IC_CaptureCallback>
 800657a:	e005      	b.n	8006588 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fb31 	bl	8006be4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fb42 	bl	8006c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	f003 0304 	and.w	r3, r3, #4
 8006594:	2b00      	cmp	r3, #0
 8006596:	d020      	beq.n	80065da <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f003 0304 	and.w	r3, r3, #4
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d01b      	beq.n	80065da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f06f 0204 	mvn.w	r2, #4
 80065aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 fb19 	bl	8006bf8 <HAL_TIM_IC_CaptureCallback>
 80065c6:	e005      	b.n	80065d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 fb0b 	bl	8006be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 fb1c 	bl	8006c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f003 0308 	and.w	r3, r3, #8
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d020      	beq.n	8006626 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d01b      	beq.n	8006626 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f06f 0208 	mvn.w	r2, #8
 80065f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2204      	movs	r2, #4
 80065fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	f003 0303 	and.w	r3, r3, #3
 8006608:	2b00      	cmp	r3, #0
 800660a:	d003      	beq.n	8006614 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 faf3 	bl	8006bf8 <HAL_TIM_IC_CaptureCallback>
 8006612:	e005      	b.n	8006620 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 fae5 	bl	8006be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 faf6 	bl	8006c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b00      	cmp	r3, #0
 800662e:	d020      	beq.n	8006672 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f003 0310 	and.w	r3, r3, #16
 8006636:	2b00      	cmp	r3, #0
 8006638:	d01b      	beq.n	8006672 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f06f 0210 	mvn.w	r2, #16
 8006642:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2208      	movs	r2, #8
 8006648:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	69db      	ldr	r3, [r3, #28]
 8006650:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006654:	2b00      	cmp	r3, #0
 8006656:	d003      	beq.n	8006660 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 facd 	bl	8006bf8 <HAL_TIM_IC_CaptureCallback>
 800665e:	e005      	b.n	800666c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 fabf 	bl	8006be4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fad0 	bl	8006c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00c      	beq.n	8006696 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	d007      	beq.n	8006696 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f06f 0201 	mvn.w	r2, #1
 800668e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f7fa fe3b 	bl	800130c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00c      	beq.n	80066c4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d007      	beq.n	80066c4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80066bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 fffe 	bl	80076c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00c      	beq.n	80066e8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d007      	beq.n	80066e8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80066e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fff6 	bl	80076d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00c      	beq.n	800670c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d007      	beq.n	800670c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fa8a 	bl	8006c20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f003 0320 	and.w	r3, r3, #32
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00c      	beq.n	8006730 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f003 0320 	and.w	r3, r3, #32
 800671c:	2b00      	cmp	r3, #0
 800671e:	d007      	beq.n	8006730 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0220 	mvn.w	r2, #32
 8006728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 ffbe 	bl	80076ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00c      	beq.n	8006754 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d007      	beq.n	8006754 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800674c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 ffca 	bl	80076e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00c      	beq.n	8006778 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d007      	beq.n	8006778 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 ffc2 	bl	80076fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00c      	beq.n	800679c <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d007      	beq.n	800679c <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 ffba 	bl	8007710 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00c      	beq.n	80067c0 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d007      	beq.n	80067c0 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80067b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 ffb2 	bl	8007724 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e0ff      	b.n	80069e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b14      	cmp	r3, #20
 80067f2:	f200 80f0 	bhi.w	80069d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80067f6:	a201      	add	r2, pc, #4	@ (adr r2, 80067fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fc:	08006851 	.word	0x08006851
 8006800:	080069d7 	.word	0x080069d7
 8006804:	080069d7 	.word	0x080069d7
 8006808:	080069d7 	.word	0x080069d7
 800680c:	08006891 	.word	0x08006891
 8006810:	080069d7 	.word	0x080069d7
 8006814:	080069d7 	.word	0x080069d7
 8006818:	080069d7 	.word	0x080069d7
 800681c:	080068d3 	.word	0x080068d3
 8006820:	080069d7 	.word	0x080069d7
 8006824:	080069d7 	.word	0x080069d7
 8006828:	080069d7 	.word	0x080069d7
 800682c:	08006913 	.word	0x08006913
 8006830:	080069d7 	.word	0x080069d7
 8006834:	080069d7 	.word	0x080069d7
 8006838:	080069d7 	.word	0x080069d7
 800683c:	08006955 	.word	0x08006955
 8006840:	080069d7 	.word	0x080069d7
 8006844:	080069d7 	.word	0x080069d7
 8006848:	080069d7 	.word	0x080069d7
 800684c:	08006995 	.word	0x08006995
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68b9      	ldr	r1, [r7, #8]
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fa88 	bl	8006d6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699a      	ldr	r2, [r3, #24]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f042 0208 	orr.w	r2, r2, #8
 800686a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	699a      	ldr	r2, [r3, #24]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 0204 	bic.w	r2, r2, #4
 800687a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6999      	ldr	r1, [r3, #24]
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	619a      	str	r2, [r3, #24]
      break;
 800688e:	e0a5      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68b9      	ldr	r1, [r7, #8]
 8006896:	4618      	mov	r0, r3
 8006898:	f000 faf8 	bl	8006e8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	699a      	ldr	r2, [r3, #24]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	6999      	ldr	r1, [r3, #24]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	021a      	lsls	r2, r3, #8
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	619a      	str	r2, [r3, #24]
      break;
 80068d0:	e084      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68b9      	ldr	r1, [r7, #8]
 80068d8:	4618      	mov	r0, r3
 80068da:	f000 fb61 	bl	8006fa0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69da      	ldr	r2, [r3, #28]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f042 0208 	orr.w	r2, r2, #8
 80068ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69da      	ldr	r2, [r3, #28]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0204 	bic.w	r2, r2, #4
 80068fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69d9      	ldr	r1, [r3, #28]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	691a      	ldr	r2, [r3, #16]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	430a      	orrs	r2, r1
 800690e:	61da      	str	r2, [r3, #28]
      break;
 8006910:	e064      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	4618      	mov	r0, r3
 800691a:	f000 fbc9 	bl	80070b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	69da      	ldr	r2, [r3, #28]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800692c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69da      	ldr	r2, [r3, #28]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800693c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	69d9      	ldr	r1, [r3, #28]
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	021a      	lsls	r2, r3, #8
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	61da      	str	r2, [r3, #28]
      break;
 8006952:	e043      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68b9      	ldr	r1, [r7, #8]
 800695a:	4618      	mov	r0, r3
 800695c:	f000 fc32 	bl	80071c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0208 	orr.w	r2, r2, #8
 800696e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 0204 	bic.w	r2, r2, #4
 800697e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	691a      	ldr	r2, [r3, #16]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	430a      	orrs	r2, r1
 8006990:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006992:	e023      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	4618      	mov	r0, r3
 800699c:	f000 fc76 	bl	800728c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	021a      	lsls	r2, r3, #8
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80069d4:	e002      	b.n	80069dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	75fb      	strb	r3, [r7, #23]
      break;
 80069da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3718      	adds	r7, #24
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop

080069f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d101      	bne.n	8006a0c <HAL_TIM_ConfigClockSource+0x1c>
 8006a08:	2302      	movs	r3, #2
 8006a0a:	e0de      	b.n	8006bca <HAL_TIM_ConfigClockSource+0x1da>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2202      	movs	r2, #2
 8006a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006a2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a63      	ldr	r2, [pc, #396]	@ (8006bd4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	f000 80a9 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006a4c:	4a61      	ldr	r2, [pc, #388]	@ (8006bd4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	f200 80ae 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006a54:	4a60      	ldr	r2, [pc, #384]	@ (8006bd8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	f000 80a1 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006a5c:	4a5e      	ldr	r2, [pc, #376]	@ (8006bd8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	f200 80a6 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006a64:	4a5d      	ldr	r2, [pc, #372]	@ (8006bdc <HAL_TIM_ConfigClockSource+0x1ec>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	f000 8099 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006a6c:	4a5b      	ldr	r2, [pc, #364]	@ (8006bdc <HAL_TIM_ConfigClockSource+0x1ec>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	f200 809e 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006a74:	4a5a      	ldr	r2, [pc, #360]	@ (8006be0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	f000 8091 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006a7c:	4a58      	ldr	r2, [pc, #352]	@ (8006be0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	f200 8096 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006a84:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006a88:	f000 8089 	beq.w	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006a8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006a90:	f200 808e 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a98:	d03e      	beq.n	8006b18 <HAL_TIM_ConfigClockSource+0x128>
 8006a9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a9e:	f200 8087 	bhi.w	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa6:	f000 8086 	beq.w	8006bb6 <HAL_TIM_ConfigClockSource+0x1c6>
 8006aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aae:	d87f      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ab0:	2b70      	cmp	r3, #112	@ 0x70
 8006ab2:	d01a      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0xfa>
 8006ab4:	2b70      	cmp	r3, #112	@ 0x70
 8006ab6:	d87b      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ab8:	2b60      	cmp	r3, #96	@ 0x60
 8006aba:	d050      	beq.n	8006b5e <HAL_TIM_ConfigClockSource+0x16e>
 8006abc:	2b60      	cmp	r3, #96	@ 0x60
 8006abe:	d877      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ac0:	2b50      	cmp	r3, #80	@ 0x50
 8006ac2:	d03c      	beq.n	8006b3e <HAL_TIM_ConfigClockSource+0x14e>
 8006ac4:	2b50      	cmp	r3, #80	@ 0x50
 8006ac6:	d873      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ac8:	2b40      	cmp	r3, #64	@ 0x40
 8006aca:	d058      	beq.n	8006b7e <HAL_TIM_ConfigClockSource+0x18e>
 8006acc:	2b40      	cmp	r3, #64	@ 0x40
 8006ace:	d86f      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ad0:	2b30      	cmp	r3, #48	@ 0x30
 8006ad2:	d064      	beq.n	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006ad4:	2b30      	cmp	r3, #48	@ 0x30
 8006ad6:	d86b      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ad8:	2b20      	cmp	r3, #32
 8006ada:	d060      	beq.n	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006adc:	2b20      	cmp	r3, #32
 8006ade:	d867      	bhi.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d05c      	beq.n	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006ae4:	2b10      	cmp	r3, #16
 8006ae6:	d05a      	beq.n	8006b9e <HAL_TIM_ConfigClockSource+0x1ae>
 8006ae8:	e062      	b.n	8006bb0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006afa:	f000 fca9 	bl	8007450 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	609a      	str	r2, [r3, #8]
      break;
 8006b16:	e04f      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b28:	f000 fc92 	bl	8007450 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689a      	ldr	r2, [r3, #8]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b3a:	609a      	str	r2, [r3, #8]
      break;
 8006b3c:	e03c      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	f000 fc04 	bl	8007358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2150      	movs	r1, #80	@ 0x50
 8006b56:	4618      	mov	r0, r3
 8006b58:	f000 fc5d 	bl	8007416 <TIM_ITRx_SetConfig>
      break;
 8006b5c:	e02c      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f000 fc23 	bl	80073b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2160      	movs	r1, #96	@ 0x60
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 fc4d 	bl	8007416 <TIM_ITRx_SetConfig>
      break;
 8006b7c:	e01c      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	f000 fbe4 	bl	8007358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2140      	movs	r1, #64	@ 0x40
 8006b96:	4618      	mov	r0, r3
 8006b98:	f000 fc3d 	bl	8007416 <TIM_ITRx_SetConfig>
      break;
 8006b9c:	e00c      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	4610      	mov	r0, r2
 8006baa:	f000 fc34 	bl	8007416 <TIM_ITRx_SetConfig>
      break;
 8006bae:	e003      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb4:	e000      	b.n	8006bb8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006bb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	00100070 	.word	0x00100070
 8006bd8:	00100040 	.word	0x00100040
 8006bdc:	00100030 	.word	0x00100030
 8006be0:	00100020 	.word	0x00100020

08006be4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr

08006c0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b085      	sub	sp, #20
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a42      	ldr	r2, [pc, #264]	@ (8006d50 <TIM_Base_SetConfig+0x11c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d00f      	beq.n	8006c6c <TIM_Base_SetConfig+0x38>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c52:	d00b      	beq.n	8006c6c <TIM_Base_SetConfig+0x38>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a3f      	ldr	r2, [pc, #252]	@ (8006d54 <TIM_Base_SetConfig+0x120>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d007      	beq.n	8006c6c <TIM_Base_SetConfig+0x38>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4a3e      	ldr	r2, [pc, #248]	@ (8006d58 <TIM_Base_SetConfig+0x124>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d003      	beq.n	8006c6c <TIM_Base_SetConfig+0x38>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a3d      	ldr	r2, [pc, #244]	@ (8006d5c <TIM_Base_SetConfig+0x128>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d108      	bne.n	8006c7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a33      	ldr	r2, [pc, #204]	@ (8006d50 <TIM_Base_SetConfig+0x11c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d01b      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c8c:	d017      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a30      	ldr	r2, [pc, #192]	@ (8006d54 <TIM_Base_SetConfig+0x120>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d013      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a2f      	ldr	r2, [pc, #188]	@ (8006d58 <TIM_Base_SetConfig+0x124>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00f      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a2e      	ldr	r2, [pc, #184]	@ (8006d5c <TIM_Base_SetConfig+0x128>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00b      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a2d      	ldr	r2, [pc, #180]	@ (8006d60 <TIM_Base_SetConfig+0x12c>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d007      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a2c      	ldr	r2, [pc, #176]	@ (8006d64 <TIM_Base_SetConfig+0x130>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d003      	beq.n	8006cbe <TIM_Base_SetConfig+0x8a>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a2b      	ldr	r2, [pc, #172]	@ (8006d68 <TIM_Base_SetConfig+0x134>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d108      	bne.n	8006cd0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a16      	ldr	r2, [pc, #88]	@ (8006d50 <TIM_Base_SetConfig+0x11c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d00f      	beq.n	8006d1c <TIM_Base_SetConfig+0xe8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a17      	ldr	r2, [pc, #92]	@ (8006d5c <TIM_Base_SetConfig+0x128>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d00b      	beq.n	8006d1c <TIM_Base_SetConfig+0xe8>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a16      	ldr	r2, [pc, #88]	@ (8006d60 <TIM_Base_SetConfig+0x12c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d007      	beq.n	8006d1c <TIM_Base_SetConfig+0xe8>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a15      	ldr	r2, [pc, #84]	@ (8006d64 <TIM_Base_SetConfig+0x130>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d003      	beq.n	8006d1c <TIM_Base_SetConfig+0xe8>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a14      	ldr	r2, [pc, #80]	@ (8006d68 <TIM_Base_SetConfig+0x134>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d103      	bne.n	8006d24 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	691a      	ldr	r2, [r3, #16]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d105      	bne.n	8006d42 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	f023 0201 	bic.w	r2, r3, #1
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	611a      	str	r2, [r3, #16]
  }
}
 8006d42:	bf00      	nop
 8006d44:	3714      	adds	r7, #20
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	40012c00 	.word	0x40012c00
 8006d54:	40000400 	.word	0x40000400
 8006d58:	40000800 	.word	0x40000800
 8006d5c:	40013400 	.word	0x40013400
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40014400 	.word	0x40014400
 8006d68:	40014800 	.word	0x40014800

08006d6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	f023 0201 	bic.w	r2, r3, #1
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0303 	bic.w	r3, r3, #3
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f023 0302 	bic.w	r3, r3, #2
 8006db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8006e78 <TIM_OC1_SetConfig+0x10c>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d00f      	beq.n	8006dec <TIM_OC1_SetConfig+0x80>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a2b      	ldr	r2, [pc, #172]	@ (8006e7c <TIM_OC1_SetConfig+0x110>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d00b      	beq.n	8006dec <TIM_OC1_SetConfig+0x80>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8006e80 <TIM_OC1_SetConfig+0x114>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d007      	beq.n	8006dec <TIM_OC1_SetConfig+0x80>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a29      	ldr	r2, [pc, #164]	@ (8006e84 <TIM_OC1_SetConfig+0x118>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d003      	beq.n	8006dec <TIM_OC1_SetConfig+0x80>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a28      	ldr	r2, [pc, #160]	@ (8006e88 <TIM_OC1_SetConfig+0x11c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d10c      	bne.n	8006e06 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f023 0308 	bic.w	r3, r3, #8
 8006df2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f023 0304 	bic.w	r3, r3, #4
 8006e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a1b      	ldr	r2, [pc, #108]	@ (8006e78 <TIM_OC1_SetConfig+0x10c>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d00f      	beq.n	8006e2e <TIM_OC1_SetConfig+0xc2>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a1a      	ldr	r2, [pc, #104]	@ (8006e7c <TIM_OC1_SetConfig+0x110>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d00b      	beq.n	8006e2e <TIM_OC1_SetConfig+0xc2>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a19      	ldr	r2, [pc, #100]	@ (8006e80 <TIM_OC1_SetConfig+0x114>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d007      	beq.n	8006e2e <TIM_OC1_SetConfig+0xc2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a18      	ldr	r2, [pc, #96]	@ (8006e84 <TIM_OC1_SetConfig+0x118>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d003      	beq.n	8006e2e <TIM_OC1_SetConfig+0xc2>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a17      	ldr	r2, [pc, #92]	@ (8006e88 <TIM_OC1_SetConfig+0x11c>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d111      	bne.n	8006e52 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	621a      	str	r2, [r3, #32]
}
 8006e6c:	bf00      	nop
 8006e6e:	371c      	adds	r7, #28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr
 8006e78:	40012c00 	.word	0x40012c00
 8006e7c:	40013400 	.word	0x40013400
 8006e80:	40014000 	.word	0x40014000
 8006e84:	40014400 	.word	0x40014400
 8006e88:	40014800 	.word	0x40014800

08006e8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a1b      	ldr	r3, [r3, #32]
 8006e9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	f023 0210 	bic.w	r2, r3, #16
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006eba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	021b      	lsls	r3, r3, #8
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	f023 0320 	bic.w	r3, r3, #32
 8006eda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	011b      	lsls	r3, r3, #4
 8006ee2:	697a      	ldr	r2, [r7, #20]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a28      	ldr	r2, [pc, #160]	@ (8006f8c <TIM_OC2_SetConfig+0x100>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d003      	beq.n	8006ef8 <TIM_OC2_SetConfig+0x6c>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a27      	ldr	r2, [pc, #156]	@ (8006f90 <TIM_OC2_SetConfig+0x104>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d10d      	bne.n	8006f14 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	011b      	lsls	r3, r3, #4
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a1d      	ldr	r2, [pc, #116]	@ (8006f8c <TIM_OC2_SetConfig+0x100>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d00f      	beq.n	8006f3c <TIM_OC2_SetConfig+0xb0>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006f90 <TIM_OC2_SetConfig+0x104>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00b      	beq.n	8006f3c <TIM_OC2_SetConfig+0xb0>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a1b      	ldr	r2, [pc, #108]	@ (8006f94 <TIM_OC2_SetConfig+0x108>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d007      	beq.n	8006f3c <TIM_OC2_SetConfig+0xb0>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8006f98 <TIM_OC2_SetConfig+0x10c>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_OC2_SetConfig+0xb0>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a19      	ldr	r2, [pc, #100]	@ (8006f9c <TIM_OC2_SetConfig+0x110>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d113      	bne.n	8006f64 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	621a      	str	r2, [r3, #32]
}
 8006f7e:	bf00      	nop
 8006f80:	371c      	adds	r7, #28
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	40012c00 	.word	0x40012c00
 8006f90:	40013400 	.word	0x40013400
 8006f94:	40014000 	.word	0x40014000
 8006f98:	40014400 	.word	0x40014400
 8006f9c:	40014800 	.word	0x40014800

08006fa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b087      	sub	sp, #28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	69db      	ldr	r3, [r3, #28]
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0303 	bic.w	r3, r3, #3
 8006fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006fec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	021b      	lsls	r3, r3, #8
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a27      	ldr	r2, [pc, #156]	@ (800709c <TIM_OC3_SetConfig+0xfc>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d003      	beq.n	800700a <TIM_OC3_SetConfig+0x6a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a26      	ldr	r2, [pc, #152]	@ (80070a0 <TIM_OC3_SetConfig+0x100>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d10d      	bne.n	8007026 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007010:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	021b      	lsls	r3, r3, #8
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	4313      	orrs	r3, r2
 800701c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a1c      	ldr	r2, [pc, #112]	@ (800709c <TIM_OC3_SetConfig+0xfc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00f      	beq.n	800704e <TIM_OC3_SetConfig+0xae>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a1b      	ldr	r2, [pc, #108]	@ (80070a0 <TIM_OC3_SetConfig+0x100>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d00b      	beq.n	800704e <TIM_OC3_SetConfig+0xae>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a1a      	ldr	r2, [pc, #104]	@ (80070a4 <TIM_OC3_SetConfig+0x104>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d007      	beq.n	800704e <TIM_OC3_SetConfig+0xae>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a19      	ldr	r2, [pc, #100]	@ (80070a8 <TIM_OC3_SetConfig+0x108>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d003      	beq.n	800704e <TIM_OC3_SetConfig+0xae>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a18      	ldr	r2, [pc, #96]	@ (80070ac <TIM_OC3_SetConfig+0x10c>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d113      	bne.n	8007076 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007054:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800705c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4313      	orrs	r3, r2
 8007068:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	011b      	lsls	r3, r3, #4
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	621a      	str	r2, [r3, #32]
}
 8007090:	bf00      	nop
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	40012c00 	.word	0x40012c00
 80070a0:	40013400 	.word	0x40013400
 80070a4:	40014000 	.word	0x40014000
 80070a8:	40014400 	.word	0x40014400
 80070ac:	40014800 	.word	0x40014800

080070b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
 80070c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80070fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	031b      	lsls	r3, r3, #12
 8007106:	697a      	ldr	r2, [r7, #20]
 8007108:	4313      	orrs	r3, r2
 800710a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a28      	ldr	r2, [pc, #160]	@ (80071b0 <TIM_OC4_SetConfig+0x100>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d003      	beq.n	800711c <TIM_OC4_SetConfig+0x6c>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a27      	ldr	r2, [pc, #156]	@ (80071b4 <TIM_OC4_SetConfig+0x104>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d10d      	bne.n	8007138 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007122:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	031b      	lsls	r3, r3, #12
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	4313      	orrs	r3, r2
 800712e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007136:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a1d      	ldr	r2, [pc, #116]	@ (80071b0 <TIM_OC4_SetConfig+0x100>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00f      	beq.n	8007160 <TIM_OC4_SetConfig+0xb0>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a1c      	ldr	r2, [pc, #112]	@ (80071b4 <TIM_OC4_SetConfig+0x104>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d00b      	beq.n	8007160 <TIM_OC4_SetConfig+0xb0>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a1b      	ldr	r2, [pc, #108]	@ (80071b8 <TIM_OC4_SetConfig+0x108>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d007      	beq.n	8007160 <TIM_OC4_SetConfig+0xb0>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a1a      	ldr	r2, [pc, #104]	@ (80071bc <TIM_OC4_SetConfig+0x10c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d003      	beq.n	8007160 <TIM_OC4_SetConfig+0xb0>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a19      	ldr	r2, [pc, #100]	@ (80071c0 <TIM_OC4_SetConfig+0x110>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d113      	bne.n	8007188 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007166:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800716e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	695b      	ldr	r3, [r3, #20]
 8007174:	019b      	lsls	r3, r3, #6
 8007176:	693a      	ldr	r2, [r7, #16]
 8007178:	4313      	orrs	r3, r2
 800717a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	019b      	lsls	r3, r3, #6
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	4313      	orrs	r3, r2
 8007186:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	685a      	ldr	r2, [r3, #4]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	621a      	str	r2, [r3, #32]
}
 80071a2:	bf00      	nop
 80071a4:	371c      	adds	r7, #28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40012c00 	.word	0x40012c00
 80071b4:	40013400 	.word	0x40013400
 80071b8:	40014000 	.word	0x40014000
 80071bc:	40014400 	.word	0x40014400
 80071c0:	40014800 	.word	0x40014800

080071c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b087      	sub	sp, #28
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a1b      	ldr	r3, [r3, #32]
 80071d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	4313      	orrs	r3, r2
 8007200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007208:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	041b      	lsls	r3, r3, #16
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	4313      	orrs	r3, r2
 8007214:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a17      	ldr	r2, [pc, #92]	@ (8007278 <TIM_OC5_SetConfig+0xb4>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d00f      	beq.n	800723e <TIM_OC5_SetConfig+0x7a>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a16      	ldr	r2, [pc, #88]	@ (800727c <TIM_OC5_SetConfig+0xb8>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d00b      	beq.n	800723e <TIM_OC5_SetConfig+0x7a>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	4a15      	ldr	r2, [pc, #84]	@ (8007280 <TIM_OC5_SetConfig+0xbc>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d007      	beq.n	800723e <TIM_OC5_SetConfig+0x7a>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4a14      	ldr	r2, [pc, #80]	@ (8007284 <TIM_OC5_SetConfig+0xc0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d003      	beq.n	800723e <TIM_OC5_SetConfig+0x7a>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	4a13      	ldr	r2, [pc, #76]	@ (8007288 <TIM_OC5_SetConfig+0xc4>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d109      	bne.n	8007252 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007244:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	4313      	orrs	r3, r2
 8007250:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	697a      	ldr	r2, [r7, #20]
 8007256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	621a      	str	r2, [r3, #32]
}
 800726c:	bf00      	nop
 800726e:	371c      	adds	r7, #28
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr
 8007278:	40012c00 	.word	0x40012c00
 800727c:	40013400 	.word	0x40013400
 8007280:	40014000 	.word	0x40014000
 8007284:	40014400 	.word	0x40014400
 8007288:	40014800 	.word	0x40014800

0800728c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800728c:	b480      	push	{r7}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a1b      	ldr	r3, [r3, #32]
 80072a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	021b      	lsls	r3, r3, #8
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80072d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	051b      	lsls	r3, r3, #20
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	4313      	orrs	r3, r2
 80072de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a18      	ldr	r2, [pc, #96]	@ (8007344 <TIM_OC6_SetConfig+0xb8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d00f      	beq.n	8007308 <TIM_OC6_SetConfig+0x7c>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a17      	ldr	r2, [pc, #92]	@ (8007348 <TIM_OC6_SetConfig+0xbc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00b      	beq.n	8007308 <TIM_OC6_SetConfig+0x7c>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a16      	ldr	r2, [pc, #88]	@ (800734c <TIM_OC6_SetConfig+0xc0>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d007      	beq.n	8007308 <TIM_OC6_SetConfig+0x7c>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a15      	ldr	r2, [pc, #84]	@ (8007350 <TIM_OC6_SetConfig+0xc4>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d003      	beq.n	8007308 <TIM_OC6_SetConfig+0x7c>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a14      	ldr	r2, [pc, #80]	@ (8007354 <TIM_OC6_SetConfig+0xc8>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d109      	bne.n	800731c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800730e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	029b      	lsls	r3, r3, #10
 8007316:	697a      	ldr	r2, [r7, #20]
 8007318:	4313      	orrs	r3, r2
 800731a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	621a      	str	r2, [r3, #32]
}
 8007336:	bf00      	nop
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	40012c00 	.word	0x40012c00
 8007348:	40013400 	.word	0x40013400
 800734c:	40014000 	.word	0x40014000
 8007350:	40014400 	.word	0x40014400
 8007354:	40014800 	.word	0x40014800

08007358 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007358:	b480      	push	{r7}
 800735a:	b087      	sub	sp, #28
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6a1b      	ldr	r3, [r3, #32]
 800736e:	f023 0201 	bic.w	r2, r3, #1
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	011b      	lsls	r3, r3, #4
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	4313      	orrs	r3, r2
 800738c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	f023 030a 	bic.w	r3, r3, #10
 8007394:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007396:	697a      	ldr	r2, [r7, #20]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	4313      	orrs	r3, r2
 800739c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	621a      	str	r2, [r3, #32]
}
 80073aa:	bf00      	nop
 80073ac:	371c      	adds	r7, #28
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr

080073b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b087      	sub	sp, #28
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	60f8      	str	r0, [r7, #12]
 80073be:	60b9      	str	r1, [r7, #8]
 80073c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6a1b      	ldr	r3, [r3, #32]
 80073cc:	f023 0210 	bic.w	r2, r3, #16
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	699b      	ldr	r3, [r3, #24]
 80073d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	031b      	lsls	r3, r3, #12
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	011b      	lsls	r3, r3, #4
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	697a      	ldr	r2, [r7, #20]
 8007408:	621a      	str	r2, [r3, #32]
}
 800740a:	bf00      	nop
 800740c:	371c      	adds	r7, #28
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007416:	b480      	push	{r7}
 8007418:	b085      	sub	sp, #20
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800742c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007430:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	4313      	orrs	r3, r2
 8007438:	f043 0307 	orr.w	r3, r3, #7
 800743c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	609a      	str	r2, [r3, #8]
}
 8007444:	bf00      	nop
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007450:	b480      	push	{r7}
 8007452:	b087      	sub	sp, #28
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
 800745c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800746a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	021a      	lsls	r2, r3, #8
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	431a      	orrs	r2, r3
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4313      	orrs	r3, r2
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	4313      	orrs	r3, r2
 800747c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	697a      	ldr	r2, [r7, #20]
 8007482:	609a      	str	r2, [r3, #8]
}
 8007484:	bf00      	nop
 8007486:	371c      	adds	r7, #28
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007490:	b480      	push	{r7}
 8007492:	b085      	sub	sp, #20
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d101      	bne.n	80074a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074a4:	2302      	movs	r3, #2
 80074a6:	e065      	b.n	8007574 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a2c      	ldr	r2, [pc, #176]	@ (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d004      	beq.n	80074dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a2b      	ldr	r2, [pc, #172]	@ (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d108      	bne.n	80074ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80074f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	4313      	orrs	r3, r2
 8007502:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a1b      	ldr	r2, [pc, #108]	@ (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d018      	beq.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800751e:	d013      	beq.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a18      	ldr	r2, [pc, #96]	@ (8007588 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d00e      	beq.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a17      	ldr	r2, [pc, #92]	@ (800758c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d009      	beq.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a12      	ldr	r2, [pc, #72]	@ (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d004      	beq.n	8007548 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a13      	ldr	r2, [pc, #76]	@ (8007590 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d10c      	bne.n	8007562 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800754e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	68ba      	ldr	r2, [r7, #8]
 8007556:	4313      	orrs	r3, r2
 8007558:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	40012c00 	.word	0x40012c00
 8007584:	40013400 	.word	0x40013400
 8007588:	40000400 	.word	0x40000400
 800758c:	40000800 	.word	0x40000800
 8007590:	40014000 	.word	0x40014000

08007594 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800759e:	2300      	movs	r3, #0
 80075a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d101      	bne.n	80075b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075ac:	2302      	movs	r3, #2
 80075ae:	e073      	b.n	8007698 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	4313      	orrs	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	4313      	orrs	r3, r2
 80075fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	695b      	ldr	r3, [r3, #20]
 8007608:	4313      	orrs	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007616:	4313      	orrs	r3, r2
 8007618:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	041b      	lsls	r3, r3, #16
 8007626:	4313      	orrs	r3, r2
 8007628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	69db      	ldr	r3, [r3, #28]
 8007634:	4313      	orrs	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a19      	ldr	r2, [pc, #100]	@ (80076a4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d004      	beq.n	800764c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a18      	ldr	r2, [pc, #96]	@ (80076a8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d11c      	bne.n	8007686 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007656:	051b      	lsls	r3, r3, #20
 8007658:	4313      	orrs	r3, r2
 800765a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	4313      	orrs	r3, r2
 8007668:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007674:	4313      	orrs	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007682:	4313      	orrs	r3, r2
 8007684:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3714      	adds	r7, #20
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	40012c00 	.word	0x40012c00
 80076a8:	40013400 	.word	0x40013400

080076ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007704:	bf00      	nop
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007718:	bf00      	nop
 800771a:	370c      	adds	r7, #12
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e042      	b.n	80077d0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007750:	2b00      	cmp	r3, #0
 8007752:	d106      	bne.n	8007762 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f7fa fbdb 	bl	8001f18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2224      	movs	r2, #36	@ 0x24
 8007766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f022 0201 	bic.w	r2, r2, #1
 8007778:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777e:	2b00      	cmp	r3, #0
 8007780:	d002      	beq.n	8007788 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 fb82 	bl	8007e8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f8b3 	bl	80078f4 <UART_SetConfig>
 800778e:	4603      	mov	r3, r0
 8007790:	2b01      	cmp	r3, #1
 8007792:	d101      	bne.n	8007798 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e01b      	b.n	80077d0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80077a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80077b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f042 0201 	orr.w	r2, r2, #1
 80077c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fc01 	bl	8007fd0 <UART_CheckIdleState>
 80077ce:	4603      	mov	r3, r0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3708      	adds	r7, #8
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b08a      	sub	sp, #40	@ 0x28
 80077dc:	af02      	add	r7, sp, #8
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	603b      	str	r3, [r7, #0]
 80077e4:	4613      	mov	r3, r2
 80077e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077ee:	2b20      	cmp	r3, #32
 80077f0:	d17b      	bne.n	80078ea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <HAL_UART_Transmit+0x26>
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d101      	bne.n	8007802 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e074      	b.n	80078ec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2221      	movs	r2, #33	@ 0x21
 800780e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007812:	f7fa fc6f 	bl	80020f4 <HAL_GetTick>
 8007816:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	88fa      	ldrh	r2, [r7, #6]
 800781c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	88fa      	ldrh	r2, [r7, #6]
 8007824:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007830:	d108      	bne.n	8007844 <HAL_UART_Transmit+0x6c>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d104      	bne.n	8007844 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800783a:	2300      	movs	r3, #0
 800783c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	61bb      	str	r3, [r7, #24]
 8007842:	e003      	b.n	800784c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007848:	2300      	movs	r3, #0
 800784a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800784c:	e030      	b.n	80078b0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	9300      	str	r3, [sp, #0]
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	2200      	movs	r2, #0
 8007856:	2180      	movs	r1, #128	@ 0x80
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 fc63 	bl	8008124 <UART_WaitOnFlagUntilTimeout>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2220      	movs	r2, #32
 8007868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e03d      	b.n	80078ec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d10b      	bne.n	800788e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007884:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	3302      	adds	r3, #2
 800788a:	61bb      	str	r3, [r7, #24]
 800788c:	e007      	b.n	800789e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	781a      	ldrb	r2, [r3, #0]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	3301      	adds	r3, #1
 800789c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	3b01      	subs	r3, #1
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1c8      	bne.n	800784e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	2200      	movs	r2, #0
 80078c4:	2140      	movs	r1, #64	@ 0x40
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f000 fc2c 	bl	8008124 <UART_WaitOnFlagUntilTimeout>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d005      	beq.n	80078de <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2220      	movs	r2, #32
 80078d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e006      	b.n	80078ec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2220      	movs	r2, #32
 80078e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	e000      	b.n	80078ec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80078ea:	2302      	movs	r3, #2
  }
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3720      	adds	r7, #32
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078f8:	b08c      	sub	sp, #48	@ 0x30
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078fe:	2300      	movs	r3, #0
 8007900:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	689a      	ldr	r2, [r3, #8]
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	431a      	orrs	r2, r3
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	431a      	orrs	r2, r3
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	69db      	ldr	r3, [r3, #28]
 8007918:	4313      	orrs	r3, r2
 800791a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	4bab      	ldr	r3, [pc, #684]	@ (8007bd0 <UART_SetConfig+0x2dc>)
 8007924:	4013      	ands	r3, r2
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	6812      	ldr	r2, [r2, #0]
 800792a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800792c:	430b      	orrs	r3, r1
 800792e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	430a      	orrs	r2, r1
 8007944:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4aa0      	ldr	r2, [pc, #640]	@ (8007bd4 <UART_SetConfig+0x2e0>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d004      	beq.n	8007960 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800795c:	4313      	orrs	r3, r2
 800795e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800796a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	6812      	ldr	r2, [r2, #0]
 8007972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007974:	430b      	orrs	r3, r1
 8007976:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797e:	f023 010f 	bic.w	r1, r3, #15
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a91      	ldr	r2, [pc, #580]	@ (8007bd8 <UART_SetConfig+0x2e4>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d125      	bne.n	80079e4 <UART_SetConfig+0xf0>
 8007998:	4b90      	ldr	r3, [pc, #576]	@ (8007bdc <UART_SetConfig+0x2e8>)
 800799a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799e:	f003 0303 	and.w	r3, r3, #3
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	d81a      	bhi.n	80079dc <UART_SetConfig+0xe8>
 80079a6:	a201      	add	r2, pc, #4	@ (adr r2, 80079ac <UART_SetConfig+0xb8>)
 80079a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ac:	080079bd 	.word	0x080079bd
 80079b0:	080079cd 	.word	0x080079cd
 80079b4:	080079c5 	.word	0x080079c5
 80079b8:	080079d5 	.word	0x080079d5
 80079bc:	2301      	movs	r3, #1
 80079be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079c2:	e0d6      	b.n	8007b72 <UART_SetConfig+0x27e>
 80079c4:	2302      	movs	r3, #2
 80079c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ca:	e0d2      	b.n	8007b72 <UART_SetConfig+0x27e>
 80079cc:	2304      	movs	r3, #4
 80079ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079d2:	e0ce      	b.n	8007b72 <UART_SetConfig+0x27e>
 80079d4:	2308      	movs	r3, #8
 80079d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079da:	e0ca      	b.n	8007b72 <UART_SetConfig+0x27e>
 80079dc:	2310      	movs	r3, #16
 80079de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079e2:	e0c6      	b.n	8007b72 <UART_SetConfig+0x27e>
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a7d      	ldr	r2, [pc, #500]	@ (8007be0 <UART_SetConfig+0x2ec>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d138      	bne.n	8007a60 <UART_SetConfig+0x16c>
 80079ee:	4b7b      	ldr	r3, [pc, #492]	@ (8007bdc <UART_SetConfig+0x2e8>)
 80079f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079f4:	f003 030c 	and.w	r3, r3, #12
 80079f8:	2b0c      	cmp	r3, #12
 80079fa:	d82d      	bhi.n	8007a58 <UART_SetConfig+0x164>
 80079fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007a04 <UART_SetConfig+0x110>)
 80079fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a02:	bf00      	nop
 8007a04:	08007a39 	.word	0x08007a39
 8007a08:	08007a59 	.word	0x08007a59
 8007a0c:	08007a59 	.word	0x08007a59
 8007a10:	08007a59 	.word	0x08007a59
 8007a14:	08007a49 	.word	0x08007a49
 8007a18:	08007a59 	.word	0x08007a59
 8007a1c:	08007a59 	.word	0x08007a59
 8007a20:	08007a59 	.word	0x08007a59
 8007a24:	08007a41 	.word	0x08007a41
 8007a28:	08007a59 	.word	0x08007a59
 8007a2c:	08007a59 	.word	0x08007a59
 8007a30:	08007a59 	.word	0x08007a59
 8007a34:	08007a51 	.word	0x08007a51
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a3e:	e098      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a40:	2302      	movs	r3, #2
 8007a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a46:	e094      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a48:	2304      	movs	r3, #4
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e090      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a50:	2308      	movs	r3, #8
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e08c      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a58:	2310      	movs	r3, #16
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e088      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a5f      	ldr	r2, [pc, #380]	@ (8007be4 <UART_SetConfig+0x2f0>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d125      	bne.n	8007ab6 <UART_SetConfig+0x1c2>
 8007a6a:	4b5c      	ldr	r3, [pc, #368]	@ (8007bdc <UART_SetConfig+0x2e8>)
 8007a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a70:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a74:	2b30      	cmp	r3, #48	@ 0x30
 8007a76:	d016      	beq.n	8007aa6 <UART_SetConfig+0x1b2>
 8007a78:	2b30      	cmp	r3, #48	@ 0x30
 8007a7a:	d818      	bhi.n	8007aae <UART_SetConfig+0x1ba>
 8007a7c:	2b20      	cmp	r3, #32
 8007a7e:	d00a      	beq.n	8007a96 <UART_SetConfig+0x1a2>
 8007a80:	2b20      	cmp	r3, #32
 8007a82:	d814      	bhi.n	8007aae <UART_SetConfig+0x1ba>
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <UART_SetConfig+0x19a>
 8007a88:	2b10      	cmp	r3, #16
 8007a8a:	d008      	beq.n	8007a9e <UART_SetConfig+0x1aa>
 8007a8c:	e00f      	b.n	8007aae <UART_SetConfig+0x1ba>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a94:	e06d      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a96:	2302      	movs	r3, #2
 8007a98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a9c:	e069      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007a9e:	2304      	movs	r3, #4
 8007aa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aa4:	e065      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007aa6:	2308      	movs	r3, #8
 8007aa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aac:	e061      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007aae:	2310      	movs	r3, #16
 8007ab0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ab4:	e05d      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a4b      	ldr	r2, [pc, #300]	@ (8007be8 <UART_SetConfig+0x2f4>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d125      	bne.n	8007b0c <UART_SetConfig+0x218>
 8007ac0:	4b46      	ldr	r3, [pc, #280]	@ (8007bdc <UART_SetConfig+0x2e8>)
 8007ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007aca:	2bc0      	cmp	r3, #192	@ 0xc0
 8007acc:	d016      	beq.n	8007afc <UART_SetConfig+0x208>
 8007ace:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ad0:	d818      	bhi.n	8007b04 <UART_SetConfig+0x210>
 8007ad2:	2b80      	cmp	r3, #128	@ 0x80
 8007ad4:	d00a      	beq.n	8007aec <UART_SetConfig+0x1f8>
 8007ad6:	2b80      	cmp	r3, #128	@ 0x80
 8007ad8:	d814      	bhi.n	8007b04 <UART_SetConfig+0x210>
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d002      	beq.n	8007ae4 <UART_SetConfig+0x1f0>
 8007ade:	2b40      	cmp	r3, #64	@ 0x40
 8007ae0:	d008      	beq.n	8007af4 <UART_SetConfig+0x200>
 8007ae2:	e00f      	b.n	8007b04 <UART_SetConfig+0x210>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aea:	e042      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007aec:	2302      	movs	r3, #2
 8007aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007af2:	e03e      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007af4:	2304      	movs	r3, #4
 8007af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007afa:	e03a      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007afc:	2308      	movs	r3, #8
 8007afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b02:	e036      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b04:	2310      	movs	r3, #16
 8007b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0a:	e032      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a30      	ldr	r2, [pc, #192]	@ (8007bd4 <UART_SetConfig+0x2e0>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d12a      	bne.n	8007b6c <UART_SetConfig+0x278>
 8007b16:	4b31      	ldr	r3, [pc, #196]	@ (8007bdc <UART_SetConfig+0x2e8>)
 8007b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b24:	d01a      	beq.n	8007b5c <UART_SetConfig+0x268>
 8007b26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b2a:	d81b      	bhi.n	8007b64 <UART_SetConfig+0x270>
 8007b2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b30:	d00c      	beq.n	8007b4c <UART_SetConfig+0x258>
 8007b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b36:	d815      	bhi.n	8007b64 <UART_SetConfig+0x270>
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d003      	beq.n	8007b44 <UART_SetConfig+0x250>
 8007b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b40:	d008      	beq.n	8007b54 <UART_SetConfig+0x260>
 8007b42:	e00f      	b.n	8007b64 <UART_SetConfig+0x270>
 8007b44:	2300      	movs	r3, #0
 8007b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b4a:	e012      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b52:	e00e      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b54:	2304      	movs	r3, #4
 8007b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b5a:	e00a      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b5c:	2308      	movs	r3, #8
 8007b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b62:	e006      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b64:	2310      	movs	r3, #16
 8007b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b6a:	e002      	b.n	8007b72 <UART_SetConfig+0x27e>
 8007b6c:	2310      	movs	r3, #16
 8007b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a17      	ldr	r2, [pc, #92]	@ (8007bd4 <UART_SetConfig+0x2e0>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	f040 80a8 	bne.w	8007cce <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b82:	2b08      	cmp	r3, #8
 8007b84:	d834      	bhi.n	8007bf0 <UART_SetConfig+0x2fc>
 8007b86:	a201      	add	r2, pc, #4	@ (adr r2, 8007b8c <UART_SetConfig+0x298>)
 8007b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b8c:	08007bb1 	.word	0x08007bb1
 8007b90:	08007bf1 	.word	0x08007bf1
 8007b94:	08007bb9 	.word	0x08007bb9
 8007b98:	08007bf1 	.word	0x08007bf1
 8007b9c:	08007bbf 	.word	0x08007bbf
 8007ba0:	08007bf1 	.word	0x08007bf1
 8007ba4:	08007bf1 	.word	0x08007bf1
 8007ba8:	08007bf1 	.word	0x08007bf1
 8007bac:	08007bc7 	.word	0x08007bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bb0:	f7fd f8ca 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 8007bb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bb6:	e021      	b.n	8007bfc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8007bec <UART_SetConfig+0x2f8>)
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bbc:	e01e      	b.n	8007bfc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bbe:	f7fd f857 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8007bc2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bc4:	e01a      	b.n	8007bfc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bcc:	e016      	b.n	8007bfc <UART_SetConfig+0x308>
 8007bce:	bf00      	nop
 8007bd0:	cfff69f3 	.word	0xcfff69f3
 8007bd4:	40008000 	.word	0x40008000
 8007bd8:	40013800 	.word	0x40013800
 8007bdc:	40021000 	.word	0x40021000
 8007be0:	40004400 	.word	0x40004400
 8007be4:	40004800 	.word	0x40004800
 8007be8:	40004c00 	.word	0x40004c00
 8007bec:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007bfa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 812a 	beq.w	8007e58 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c08:	4a9e      	ldr	r2, [pc, #632]	@ (8007e84 <UART_SetConfig+0x590>)
 8007c0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c16:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	685a      	ldr	r2, [r3, #4]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	005b      	lsls	r3, r3, #1
 8007c20:	4413      	add	r3, r2
 8007c22:	69ba      	ldr	r2, [r7, #24]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d305      	bcc.n	8007c34 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c2e:	69ba      	ldr	r2, [r7, #24]
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d903      	bls.n	8007c3c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c3a:	e10d      	b.n	8007e58 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3e:	2200      	movs	r2, #0
 8007c40:	60bb      	str	r3, [r7, #8]
 8007c42:	60fa      	str	r2, [r7, #12]
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c48:	4a8e      	ldr	r2, [pc, #568]	@ (8007e84 <UART_SetConfig+0x590>)
 8007c4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	2200      	movs	r2, #0
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	607a      	str	r2, [r7, #4]
 8007c56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c5e:	f7f8 fb2f 	bl	80002c0 <__aeabi_uldivmod>
 8007c62:	4602      	mov	r2, r0
 8007c64:	460b      	mov	r3, r1
 8007c66:	4610      	mov	r0, r2
 8007c68:	4619      	mov	r1, r3
 8007c6a:	f04f 0200 	mov.w	r2, #0
 8007c6e:	f04f 0300 	mov.w	r3, #0
 8007c72:	020b      	lsls	r3, r1, #8
 8007c74:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c78:	0202      	lsls	r2, r0, #8
 8007c7a:	6979      	ldr	r1, [r7, #20]
 8007c7c:	6849      	ldr	r1, [r1, #4]
 8007c7e:	0849      	lsrs	r1, r1, #1
 8007c80:	2000      	movs	r0, #0
 8007c82:	460c      	mov	r4, r1
 8007c84:	4605      	mov	r5, r0
 8007c86:	eb12 0804 	adds.w	r8, r2, r4
 8007c8a:	eb43 0905 	adc.w	r9, r3, r5
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	469a      	mov	sl, r3
 8007c96:	4693      	mov	fp, r2
 8007c98:	4652      	mov	r2, sl
 8007c9a:	465b      	mov	r3, fp
 8007c9c:	4640      	mov	r0, r8
 8007c9e:	4649      	mov	r1, r9
 8007ca0:	f7f8 fb0e 	bl	80002c0 <__aeabi_uldivmod>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4613      	mov	r3, r2
 8007caa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cac:	6a3b      	ldr	r3, [r7, #32]
 8007cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb2:	d308      	bcc.n	8007cc6 <UART_SetConfig+0x3d2>
 8007cb4:	6a3b      	ldr	r3, [r7, #32]
 8007cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cba:	d204      	bcs.n	8007cc6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6a3a      	ldr	r2, [r7, #32]
 8007cc2:	60da      	str	r2, [r3, #12]
 8007cc4:	e0c8      	b.n	8007e58 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ccc:	e0c4      	b.n	8007e58 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	69db      	ldr	r3, [r3, #28]
 8007cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cd6:	d167      	bne.n	8007da8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8007cd8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cdc:	2b08      	cmp	r3, #8
 8007cde:	d828      	bhi.n	8007d32 <UART_SetConfig+0x43e>
 8007ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce8 <UART_SetConfig+0x3f4>)
 8007ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce6:	bf00      	nop
 8007ce8:	08007d0d 	.word	0x08007d0d
 8007cec:	08007d15 	.word	0x08007d15
 8007cf0:	08007d1d 	.word	0x08007d1d
 8007cf4:	08007d33 	.word	0x08007d33
 8007cf8:	08007d23 	.word	0x08007d23
 8007cfc:	08007d33 	.word	0x08007d33
 8007d00:	08007d33 	.word	0x08007d33
 8007d04:	08007d33 	.word	0x08007d33
 8007d08:	08007d2b 	.word	0x08007d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d0c:	f7fd f81c 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 8007d10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d12:	e014      	b.n	8007d3e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d14:	f7fd f82e 	bl	8004d74 <HAL_RCC_GetPCLK2Freq>
 8007d18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d1a:	e010      	b.n	8007d3e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d1c:	4b5a      	ldr	r3, [pc, #360]	@ (8007e88 <UART_SetConfig+0x594>)
 8007d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d20:	e00d      	b.n	8007d3e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d22:	f7fc ffa5 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8007d26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d28:	e009      	b.n	8007d3e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d30:	e005      	b.n	8007d3e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007d32:	2300      	movs	r3, #0
 8007d34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 8089 	beq.w	8007e58 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4a:	4a4e      	ldr	r2, [pc, #312]	@ (8007e84 <UART_SetConfig+0x590>)
 8007d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d50:	461a      	mov	r2, r3
 8007d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d54:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d58:	005a      	lsls	r2, r3, #1
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	085b      	lsrs	r3, r3, #1
 8007d60:	441a      	add	r2, r3
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d6a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d6c:	6a3b      	ldr	r3, [r7, #32]
 8007d6e:	2b0f      	cmp	r3, #15
 8007d70:	d916      	bls.n	8007da0 <UART_SetConfig+0x4ac>
 8007d72:	6a3b      	ldr	r3, [r7, #32]
 8007d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d78:	d212      	bcs.n	8007da0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	f023 030f 	bic.w	r3, r3, #15
 8007d82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d84:	6a3b      	ldr	r3, [r7, #32]
 8007d86:	085b      	lsrs	r3, r3, #1
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	f003 0307 	and.w	r3, r3, #7
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	8bfb      	ldrh	r3, [r7, #30]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	8bfa      	ldrh	r2, [r7, #30]
 8007d9c:	60da      	str	r2, [r3, #12]
 8007d9e:	e05b      	b.n	8007e58 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007da6:	e057      	b.n	8007e58 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007da8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d828      	bhi.n	8007e02 <UART_SetConfig+0x50e>
 8007db0:	a201      	add	r2, pc, #4	@ (adr r2, 8007db8 <UART_SetConfig+0x4c4>)
 8007db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db6:	bf00      	nop
 8007db8:	08007ddd 	.word	0x08007ddd
 8007dbc:	08007de5 	.word	0x08007de5
 8007dc0:	08007ded 	.word	0x08007ded
 8007dc4:	08007e03 	.word	0x08007e03
 8007dc8:	08007df3 	.word	0x08007df3
 8007dcc:	08007e03 	.word	0x08007e03
 8007dd0:	08007e03 	.word	0x08007e03
 8007dd4:	08007e03 	.word	0x08007e03
 8007dd8:	08007dfb 	.word	0x08007dfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ddc:	f7fc ffb4 	bl	8004d48 <HAL_RCC_GetPCLK1Freq>
 8007de0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007de2:	e014      	b.n	8007e0e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007de4:	f7fc ffc6 	bl	8004d74 <HAL_RCC_GetPCLK2Freq>
 8007de8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dea:	e010      	b.n	8007e0e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dec:	4b26      	ldr	r3, [pc, #152]	@ (8007e88 <UART_SetConfig+0x594>)
 8007dee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007df0:	e00d      	b.n	8007e0e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007df2:	f7fc ff3d 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8007df6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007df8:	e009      	b.n	8007e0e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e00:	e005      	b.n	8007e0e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007e02:	2300      	movs	r3, #0
 8007e04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e0c:	bf00      	nop
    }

    if (pclk != 0U)
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d021      	beq.n	8007e58 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e18:	4a1a      	ldr	r2, [pc, #104]	@ (8007e84 <UART_SetConfig+0x590>)
 8007e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	085b      	lsrs	r3, r3, #1
 8007e2c:	441a      	add	r2, r3
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e36:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	2b0f      	cmp	r3, #15
 8007e3c:	d909      	bls.n	8007e52 <UART_SetConfig+0x55e>
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e44:	d205      	bcs.n	8007e52 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	b29a      	uxth	r2, r3
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	60da      	str	r2, [r3, #12]
 8007e50:	e002      	b.n	8007e58 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2200      	movs	r2, #0
 8007e72:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e74:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3730      	adds	r7, #48	@ 0x30
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e82:	bf00      	nop
 8007e84:	0800c118 	.word	0x0800c118
 8007e88:	00f42400 	.word	0x00f42400

08007e8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e98:	f003 0308 	and.w	r3, r3, #8
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00a      	beq.n	8007eb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00a      	beq.n	8007ed8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00a      	beq.n	8007efa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efe:	f003 0304 	and.w	r3, r3, #4
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00a      	beq.n	8007f1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f20:	f003 0310 	and.w	r3, r3, #16
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00a      	beq.n	8007f3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f42:	f003 0320 	and.w	r3, r3, #32
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00a      	beq.n	8007f60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d01a      	beq.n	8007fa2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f8a:	d10a      	bne.n	8007fa2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00a      	beq.n	8007fc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	430a      	orrs	r2, r1
 8007fc2:	605a      	str	r2, [r3, #4]
  }
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b098      	sub	sp, #96	@ 0x60
 8007fd4:	af02      	add	r7, sp, #8
 8007fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fe0:	f7fa f888 	bl	80020f4 <HAL_GetTick>
 8007fe4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f003 0308 	and.w	r3, r3, #8
 8007ff0:	2b08      	cmp	r3, #8
 8007ff2:	d12f      	bne.n	8008054 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ff4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f88e 	bl	8008124 <UART_WaitOnFlagUntilTimeout>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d022      	beq.n	8008054 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008016:	e853 3f00 	ldrex	r3, [r3]
 800801a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800801c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800801e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008022:	653b      	str	r3, [r7, #80]	@ 0x50
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	461a      	mov	r2, r3
 800802a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800802c:	647b      	str	r3, [r7, #68]	@ 0x44
 800802e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008032:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008034:	e841 2300 	strex	r3, r2, [r1]
 8008038:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800803a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e6      	bne.n	800800e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2220      	movs	r2, #32
 8008044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e063      	b.n	800811c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0304 	and.w	r3, r3, #4
 800805e:	2b04      	cmp	r3, #4
 8008060:	d149      	bne.n	80080f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008062:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008066:	9300      	str	r3, [sp, #0]
 8008068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800806a:	2200      	movs	r2, #0
 800806c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 f857 	bl	8008124 <UART_WaitOnFlagUntilTimeout>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d03c      	beq.n	80080f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	e853 3f00 	ldrex	r3, [r3]
 8008088:	623b      	str	r3, [r7, #32]
   return(result);
 800808a:	6a3b      	ldr	r3, [r7, #32]
 800808c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008090:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800809a:	633b      	str	r3, [r7, #48]	@ 0x30
 800809c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a2:	e841 2300 	strex	r3, r2, [r1]
 80080a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1e6      	bne.n	800807c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	3308      	adds	r3, #8
 80080b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	e853 3f00 	ldrex	r3, [r3]
 80080bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3308      	adds	r3, #8
 80080cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080ce:	61fa      	str	r2, [r7, #28]
 80080d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d2:	69b9      	ldr	r1, [r7, #24]
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	e841 2300 	strex	r3, r2, [r1]
 80080da:	617b      	str	r3, [r7, #20]
   return(result);
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1e5      	bne.n	80080ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e012      	b.n	800811c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2220      	movs	r2, #32
 80080fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2220      	movs	r2, #32
 8008102:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3758      	adds	r7, #88	@ 0x58
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	603b      	str	r3, [r7, #0]
 8008130:	4613      	mov	r3, r2
 8008132:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008134:	e04f      	b.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800813c:	d04b      	beq.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800813e:	f7f9 ffd9 	bl	80020f4 <HAL_GetTick>
 8008142:	4602      	mov	r2, r0
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	69ba      	ldr	r2, [r7, #24]
 800814a:	429a      	cmp	r2, r3
 800814c:	d302      	bcc.n	8008154 <UART_WaitOnFlagUntilTimeout+0x30>
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008154:	2303      	movs	r3, #3
 8008156:	e04e      	b.n	80081f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f003 0304 	and.w	r3, r3, #4
 8008162:	2b00      	cmp	r3, #0
 8008164:	d037      	beq.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2b80      	cmp	r3, #128	@ 0x80
 800816a:	d034      	beq.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2b40      	cmp	r3, #64	@ 0x40
 8008170:	d031      	beq.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	f003 0308 	and.w	r3, r3, #8
 800817c:	2b08      	cmp	r3, #8
 800817e:	d110      	bne.n	80081a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2208      	movs	r2, #8
 8008186:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f000 f838 	bl	80081fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2208      	movs	r2, #8
 8008192:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e029      	b.n	80081f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081b0:	d111      	bne.n	80081d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f000 f81e 	bl	80081fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2220      	movs	r2, #32
 80081c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e00f      	b.n	80081f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	69da      	ldr	r2, [r3, #28]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	4013      	ands	r3, r2
 80081e0:	68ba      	ldr	r2, [r7, #8]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	bf0c      	ite	eq
 80081e6:	2301      	moveq	r3, #1
 80081e8:	2300      	movne	r3, #0
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	461a      	mov	r2, r3
 80081ee:	79fb      	ldrb	r3, [r7, #7]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d0a0      	beq.n	8008136 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081fe:	b480      	push	{r7}
 8008200:	b095      	sub	sp, #84	@ 0x54
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800821a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008224:	643b      	str	r3, [r7, #64]	@ 0x40
 8008226:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800822a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	3308      	adds	r3, #8
 800823e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	6a3b      	ldr	r3, [r7, #32]
 8008242:	e853 3f00 	ldrex	r3, [r3]
 8008246:	61fb      	str	r3, [r7, #28]
   return(result);
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800824e:	f023 0301 	bic.w	r3, r3, #1
 8008252:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	3308      	adds	r3, #8
 800825a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800825c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800825e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008264:	e841 2300 	strex	r3, r2, [r1]
 8008268:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800826a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1e3      	bne.n	8008238 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008274:	2b01      	cmp	r3, #1
 8008276:	d118      	bne.n	80082aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	60bb      	str	r3, [r7, #8]
   return(result);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	f023 0310 	bic.w	r3, r3, #16
 800828c:	647b      	str	r3, [r7, #68]	@ 0x44
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008296:	61bb      	str	r3, [r7, #24]
 8008298:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829a:	6979      	ldr	r1, [r7, #20]
 800829c:	69ba      	ldr	r2, [r7, #24]
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	613b      	str	r3, [r7, #16]
   return(result);
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1e6      	bne.n	8008278 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2220      	movs	r2, #32
 80082ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80082be:	bf00      	nop
 80082c0:	3754      	adds	r7, #84	@ 0x54
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b085      	sub	sp, #20
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d101      	bne.n	80082e0 <HAL_UARTEx_DisableFifoMode+0x16>
 80082dc:	2302      	movs	r3, #2
 80082de:	e027      	b.n	8008330 <HAL_UARTEx_DisableFifoMode+0x66>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2224      	movs	r2, #36	@ 0x24
 80082ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f022 0201 	bic.w	r2, r2, #1
 8008306:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800830e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2220      	movs	r2, #32
 8008322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3714      	adds	r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800834c:	2b01      	cmp	r3, #1
 800834e:	d101      	bne.n	8008354 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008350:	2302      	movs	r3, #2
 8008352:	e02d      	b.n	80083b0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2224      	movs	r2, #36	@ 0x24
 8008360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f022 0201 	bic.w	r2, r2, #1
 800837a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	683a      	ldr	r2, [r7, #0]
 800838c:	430a      	orrs	r2, r1
 800838e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f84f 	bl	8008434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68fa      	ldr	r2, [r7, #12]
 800839c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2220      	movs	r2, #32
 80083a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d101      	bne.n	80083d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083cc:	2302      	movs	r3, #2
 80083ce:	e02d      	b.n	800842c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2224      	movs	r2, #36	@ 0x24
 80083dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 0201 	bic.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	430a      	orrs	r2, r1
 800840a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 f811 	bl	8008434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2220      	movs	r2, #32
 800841e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008440:	2b00      	cmp	r3, #0
 8008442:	d108      	bne.n	8008456 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008454:	e031      	b.n	80084ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008456:	2308      	movs	r3, #8
 8008458:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800845a:	2308      	movs	r3, #8
 800845c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	0e5b      	lsrs	r3, r3, #25
 8008466:	b2db      	uxtb	r3, r3
 8008468:	f003 0307 	and.w	r3, r3, #7
 800846c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	0f5b      	lsrs	r3, r3, #29
 8008476:	b2db      	uxtb	r3, r3
 8008478:	f003 0307 	and.w	r3, r3, #7
 800847c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	7b3a      	ldrb	r2, [r7, #12]
 8008482:	4911      	ldr	r1, [pc, #68]	@ (80084c8 <UARTEx_SetNbDataToProcess+0x94>)
 8008484:	5c8a      	ldrb	r2, [r1, r2]
 8008486:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800848a:	7b3a      	ldrb	r2, [r7, #12]
 800848c:	490f      	ldr	r1, [pc, #60]	@ (80084cc <UARTEx_SetNbDataToProcess+0x98>)
 800848e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008490:	fb93 f3f2 	sdiv	r3, r3, r2
 8008494:	b29a      	uxth	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	7b7a      	ldrb	r2, [r7, #13]
 80084a0:	4909      	ldr	r1, [pc, #36]	@ (80084c8 <UARTEx_SetNbDataToProcess+0x94>)
 80084a2:	5c8a      	ldrb	r2, [r1, r2]
 80084a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80084a8:	7b7a      	ldrb	r2, [r7, #13]
 80084aa:	4908      	ldr	r1, [pc, #32]	@ (80084cc <UARTEx_SetNbDataToProcess+0x98>)
 80084ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	0800c130 	.word	0x0800c130
 80084cc:	0800c138 	.word	0x0800c138

080084d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b085      	sub	sp, #20
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	4603      	mov	r3, r0
 80084d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80084da:	2300      	movs	r3, #0
 80084dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80084de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80084e2:	2b84      	cmp	r3, #132	@ 0x84
 80084e4:	d005      	beq.n	80084f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80084e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	4413      	add	r3, r2
 80084ee:	3303      	adds	r3, #3
 80084f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80084f2:	68fb      	ldr	r3, [r7, #12]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008504:	f000 fff4 	bl	80094f0 <vTaskStartScheduler>
  
  return osOK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	bd80      	pop	{r7, pc}

0800850e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800850e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008510:	b089      	sub	sp, #36	@ 0x24
 8008512:	af04      	add	r7, sp, #16
 8008514:	6078      	str	r0, [r7, #4]
 8008516:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d020      	beq.n	8008562 <osThreadCreate+0x54>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d01c      	beq.n	8008562 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	685c      	ldr	r4, [r3, #4]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	691e      	ldr	r6, [r3, #16]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800853a:	4618      	mov	r0, r3
 800853c:	f7ff ffc8 	bl	80084d0 <makeFreeRtosPriority>
 8008540:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800854a:	9202      	str	r2, [sp, #8]
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	9100      	str	r1, [sp, #0]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	4632      	mov	r2, r6
 8008554:	4629      	mov	r1, r5
 8008556:	4620      	mov	r0, r4
 8008558:	f000 fde4 	bl	8009124 <xTaskCreateStatic>
 800855c:	4603      	mov	r3, r0
 800855e:	60fb      	str	r3, [r7, #12]
 8008560:	e01c      	b.n	800859c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685c      	ldr	r4, [r3, #4]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800856e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008576:	4618      	mov	r0, r3
 8008578:	f7ff ffaa 	bl	80084d0 <makeFreeRtosPriority>
 800857c:	4602      	mov	r2, r0
 800857e:	f107 030c 	add.w	r3, r7, #12
 8008582:	9301      	str	r3, [sp, #4]
 8008584:	9200      	str	r2, [sp, #0]
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	4632      	mov	r2, r6
 800858a:	4629      	mov	r1, r5
 800858c:	4620      	mov	r0, r4
 800858e:	f000 fe29 	bl	80091e4 <xTaskCreate>
 8008592:	4603      	mov	r3, r0
 8008594:	2b01      	cmp	r3, #1
 8008596:	d001      	beq.n	800859c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008598:	2300      	movs	r3, #0
 800859a:	e000      	b.n	800859e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800859c:	68fb      	ldr	r3, [r7, #12]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3714      	adds	r7, #20
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080085a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <osDelay+0x16>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	e000      	b.n	80085be <osDelay+0x18>
 80085bc:	2301      	movs	r3, #1
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 ff60 	bl	8009484 <vTaskDelay>
  
  return osOK;
 80085c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80085ce:	b480      	push	{r7}
 80085d0:	b083      	sub	sp, #12
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f103 0208 	add.w	r2, r3, #8
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80085e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f103 0208 	add.w	r2, r3, #8
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f103 0208 	add.w	r2, r3, #8
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008602:	bf00      	nop
 8008604:	370c      	adds	r7, #12
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800860e:	b480      	push	{r7}
 8008610:	b083      	sub	sp, #12
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800861c:	bf00      	nop
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008628:	b480      	push	{r7}
 800862a:	b085      	sub	sp, #20
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	689a      	ldr	r2, [r3, #8]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	1c5a      	adds	r2, r3, #1
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	601a      	str	r2, [r3, #0]
}
 8008664:	bf00      	nop
 8008666:	3714      	adds	r7, #20
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008686:	d103      	bne.n	8008690 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	e00c      	b.n	80086aa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	3308      	adds	r3, #8
 8008694:	60fb      	str	r3, [r7, #12]
 8008696:	e002      	b.n	800869e <vListInsert+0x2e>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	60fb      	str	r3, [r7, #12]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d2f6      	bcs.n	8008698 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	685a      	ldr	r2, [r3, #4]
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	683a      	ldr	r2, [r7, #0]
 80086b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	1c5a      	adds	r2, r3, #1
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	601a      	str	r2, [r3, #0]
}
 80086d6:	bf00      	nop
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr

080086e2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80086e2:	b480      	push	{r7}
 80086e4:	b085      	sub	sp, #20
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	6892      	ldr	r2, [r2, #8]
 80086f8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	6852      	ldr	r2, [r2, #4]
 8008702:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	429a      	cmp	r2, r3
 800870c:	d103      	bne.n	8008716 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	689a      	ldr	r2, [r3, #8]
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	1e5a      	subs	r2, r3, #1
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3714      	adds	r7, #20
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
	...

08008738 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10b      	bne.n	8008764 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800874c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008750:	f383 8811 	msr	BASEPRI, r3
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	f3bf 8f4f 	dsb	sy
 800875c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800875e:	bf00      	nop
 8008760:	bf00      	nop
 8008762:	e7fd      	b.n	8008760 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008764:	f002 f8a0 	bl	800a8a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681a      	ldr	r2, [r3, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008770:	68f9      	ldr	r1, [r7, #12]
 8008772:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008774:	fb01 f303 	mul.w	r3, r1, r3
 8008778:	441a      	add	r2, r3
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008794:	3b01      	subs	r3, #1
 8008796:	68f9      	ldr	r1, [r7, #12]
 8008798:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800879a:	fb01 f303 	mul.w	r3, r1, r3
 800879e:	441a      	add	r2, r3
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	22ff      	movs	r2, #255	@ 0xff
 80087a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	22ff      	movs	r2, #255	@ 0xff
 80087b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d114      	bne.n	80087e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	691b      	ldr	r3, [r3, #16]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01a      	beq.n	80087f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	3310      	adds	r3, #16
 80087c6:	4618      	mov	r0, r3
 80087c8:	f001 f92e 	bl	8009a28 <xTaskRemoveFromEventList>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d012      	beq.n	80087f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80087d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008808 <xQueueGenericReset+0xd0>)
 80087d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087d8:	601a      	str	r2, [r3, #0]
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	e009      	b.n	80087f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	3310      	adds	r3, #16
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7ff fef0 	bl	80085ce <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	3324      	adds	r3, #36	@ 0x24
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7ff feeb 	bl	80085ce <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80087f8:	f002 f888 	bl	800a90c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80087fc:	2301      	movs	r3, #1
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	e000ed04 	.word	0xe000ed04

0800880c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08e      	sub	sp, #56	@ 0x38
 8008810:	af02      	add	r7, sp, #8
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
 8008818:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10b      	bne.n	8008838 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008832:	bf00      	nop
 8008834:	bf00      	nop
 8008836:	e7fd      	b.n	8008834 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10b      	bne.n	8008856 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800883e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008842:	f383 8811 	msr	BASEPRI, r3
 8008846:	f3bf 8f6f 	isb	sy
 800884a:	f3bf 8f4f 	dsb	sy
 800884e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008850:	bf00      	nop
 8008852:	bf00      	nop
 8008854:	e7fd      	b.n	8008852 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <xQueueGenericCreateStatic+0x56>
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d001      	beq.n	8008866 <xQueueGenericCreateStatic+0x5a>
 8008862:	2301      	movs	r3, #1
 8008864:	e000      	b.n	8008868 <xQueueGenericCreateStatic+0x5c>
 8008866:	2300      	movs	r3, #0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10b      	bne.n	8008884 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800886c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	623b      	str	r3, [r7, #32]
}
 800887e:	bf00      	nop
 8008880:	bf00      	nop
 8008882:	e7fd      	b.n	8008880 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d102      	bne.n	8008890 <xQueueGenericCreateStatic+0x84>
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <xQueueGenericCreateStatic+0x88>
 8008890:	2301      	movs	r3, #1
 8008892:	e000      	b.n	8008896 <xQueueGenericCreateStatic+0x8a>
 8008894:	2300      	movs	r3, #0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d10b      	bne.n	80088b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
 80088aa:	61fb      	str	r3, [r7, #28]
}
 80088ac:	bf00      	nop
 80088ae:	bf00      	nop
 80088b0:	e7fd      	b.n	80088ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80088b2:	2348      	movs	r3, #72	@ 0x48
 80088b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	2b48      	cmp	r3, #72	@ 0x48
 80088ba:	d00b      	beq.n	80088d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80088bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c0:	f383 8811 	msr	BASEPRI, r3
 80088c4:	f3bf 8f6f 	isb	sy
 80088c8:	f3bf 8f4f 	dsb	sy
 80088cc:	61bb      	str	r3, [r7, #24]
}
 80088ce:	bf00      	nop
 80088d0:	bf00      	nop
 80088d2:	e7fd      	b.n	80088d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80088d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80088da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00d      	beq.n	80088fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80088e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80088e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80088ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	4613      	mov	r3, r2
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	68b9      	ldr	r1, [r7, #8]
 80088f6:	68f8      	ldr	r0, [r7, #12]
 80088f8:	f000 f805 	bl	8008906 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80088fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80088fe:	4618      	mov	r0, r3
 8008900:	3730      	adds	r7, #48	@ 0x30
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	60f8      	str	r0, [r7, #12]
 800890e:	60b9      	str	r1, [r7, #8]
 8008910:	607a      	str	r2, [r7, #4]
 8008912:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d103      	bne.n	8008922 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	601a      	str	r2, [r3, #0]
 8008920:	e002      	b.n	8008928 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008934:	2101      	movs	r1, #1
 8008936:	69b8      	ldr	r0, [r7, #24]
 8008938:	f7ff fefe 	bl	8008738 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800893c:	bf00      	nop
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b08e      	sub	sp, #56	@ 0x38
 8008948:	af00      	add	r7, sp, #0
 800894a:	60f8      	str	r0, [r7, #12]
 800894c:	60b9      	str	r1, [r7, #8]
 800894e:	607a      	str	r2, [r7, #4]
 8008950:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008952:	2300      	movs	r3, #0
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800895a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <xQueueGenericSend+0x34>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d103      	bne.n	8008986 <xQueueGenericSend+0x42>
 800897e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	d101      	bne.n	800898a <xQueueGenericSend+0x46>
 8008986:	2301      	movs	r3, #1
 8008988:	e000      	b.n	800898c <xQueueGenericSend+0x48>
 800898a:	2300      	movs	r3, #0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10b      	bne.n	80089a8 <xQueueGenericSend+0x64>
	__asm volatile
 8008990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008994:	f383 8811 	msr	BASEPRI, r3
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089a2:	bf00      	nop
 80089a4:	bf00      	nop
 80089a6:	e7fd      	b.n	80089a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d103      	bne.n	80089b6 <xQueueGenericSend+0x72>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d101      	bne.n	80089ba <xQueueGenericSend+0x76>
 80089b6:	2301      	movs	r3, #1
 80089b8:	e000      	b.n	80089bc <xQueueGenericSend+0x78>
 80089ba:	2300      	movs	r3, #0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d10b      	bne.n	80089d8 <xQueueGenericSend+0x94>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	623b      	str	r3, [r7, #32]
}
 80089d2:	bf00      	nop
 80089d4:	bf00      	nop
 80089d6:	e7fd      	b.n	80089d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089d8:	f001 f9ec 	bl	8009db4 <xTaskGetSchedulerState>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d102      	bne.n	80089e8 <xQueueGenericSend+0xa4>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <xQueueGenericSend+0xa8>
 80089e8:	2301      	movs	r3, #1
 80089ea:	e000      	b.n	80089ee <xQueueGenericSend+0xaa>
 80089ec:	2300      	movs	r3, #0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10b      	bne.n	8008a0a <xQueueGenericSend+0xc6>
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f6:	f383 8811 	msr	BASEPRI, r3
 80089fa:	f3bf 8f6f 	isb	sy
 80089fe:	f3bf 8f4f 	dsb	sy
 8008a02:	61fb      	str	r3, [r7, #28]
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop
 8008a08:	e7fd      	b.n	8008a06 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a0a:	f001 ff4d 	bl	800a8a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d302      	bcc.n	8008a20 <xQueueGenericSend+0xdc>
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	d129      	bne.n	8008a74 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	68b9      	ldr	r1, [r7, #8]
 8008a24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a26:	f000 fa0f 	bl	8008e48 <prvCopyDataToQueue>
 8008a2a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d010      	beq.n	8008a56 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a36:	3324      	adds	r3, #36	@ 0x24
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f000 fff5 	bl	8009a28 <xTaskRemoveFromEventList>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d013      	beq.n	8008a6c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008a44:	4b3f      	ldr	r3, [pc, #252]	@ (8008b44 <xQueueGenericSend+0x200>)
 8008a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a4a:	601a      	str	r2, [r3, #0]
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	e00a      	b.n	8008a6c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d007      	beq.n	8008a6c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008a5c:	4b39      	ldr	r3, [pc, #228]	@ (8008b44 <xQueueGenericSend+0x200>)
 8008a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a62:	601a      	str	r2, [r3, #0]
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008a6c:	f001 ff4e 	bl	800a90c <vPortExitCritical>
				return pdPASS;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e063      	b.n	8008b3c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d103      	bne.n	8008a82 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008a7a:	f001 ff47 	bl	800a90c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	e05c      	b.n	8008b3c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d106      	bne.n	8008a96 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a88:	f107 0314 	add.w	r3, r7, #20
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f001 f82f 	bl	8009af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a92:	2301      	movs	r3, #1
 8008a94:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a96:	f001 ff39 	bl	800a90c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a9a:	f000 fd99 	bl	80095d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a9e:	f001 ff03 	bl	800a8a8 <vPortEnterCritical>
 8008aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008aa8:	b25b      	sxtb	r3, r3
 8008aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008aae:	d103      	bne.n	8008ab8 <xQueueGenericSend+0x174>
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008abe:	b25b      	sxtb	r3, r3
 8008ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ac4:	d103      	bne.n	8008ace <xQueueGenericSend+0x18a>
 8008ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ace:	f001 ff1d 	bl	800a90c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ad2:	1d3a      	adds	r2, r7, #4
 8008ad4:	f107 0314 	add.w	r3, r7, #20
 8008ad8:	4611      	mov	r1, r2
 8008ada:	4618      	mov	r0, r3
 8008adc:	f001 f81e 	bl	8009b1c <xTaskCheckForTimeOut>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d124      	bne.n	8008b30 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ae6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ae8:	f000 faa6 	bl	8009038 <prvIsQueueFull>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d018      	beq.n	8008b24 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af4:	3310      	adds	r3, #16
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	4611      	mov	r1, r2
 8008afa:	4618      	mov	r0, r3
 8008afc:	f000 ff42 	bl	8009984 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008b00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b02:	f000 fa31 	bl	8008f68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008b06:	f000 fd71 	bl	80095ec <xTaskResumeAll>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f47f af7c 	bne.w	8008a0a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008b12:	4b0c      	ldr	r3, [pc, #48]	@ (8008b44 <xQueueGenericSend+0x200>)
 8008b14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b18:	601a      	str	r2, [r3, #0]
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	e772      	b.n	8008a0a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008b24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b26:	f000 fa1f 	bl	8008f68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b2a:	f000 fd5f 	bl	80095ec <xTaskResumeAll>
 8008b2e:	e76c      	b.n	8008a0a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008b30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b32:	f000 fa19 	bl	8008f68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b36:	f000 fd59 	bl	80095ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008b3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3738      	adds	r7, #56	@ 0x38
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	e000ed04 	.word	0xe000ed04

08008b48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b090      	sub	sp, #64	@ 0x40
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d10b      	bne.n	8008b78 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b64:	f383 8811 	msr	BASEPRI, r3
 8008b68:	f3bf 8f6f 	isb	sy
 8008b6c:	f3bf 8f4f 	dsb	sy
 8008b70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b72:	bf00      	nop
 8008b74:	bf00      	nop
 8008b76:	e7fd      	b.n	8008b74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d103      	bne.n	8008b86 <xQueueGenericSendFromISR+0x3e>
 8008b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d101      	bne.n	8008b8a <xQueueGenericSendFromISR+0x42>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <xQueueGenericSendFromISR+0x44>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10b      	bne.n	8008ba8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b94:	f383 8811 	msr	BASEPRI, r3
 8008b98:	f3bf 8f6f 	isb	sy
 8008b9c:	f3bf 8f4f 	dsb	sy
 8008ba0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ba2:	bf00      	nop
 8008ba4:	bf00      	nop
 8008ba6:	e7fd      	b.n	8008ba4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d103      	bne.n	8008bb6 <xQueueGenericSendFromISR+0x6e>
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d101      	bne.n	8008bba <xQueueGenericSendFromISR+0x72>
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e000      	b.n	8008bbc <xQueueGenericSendFromISR+0x74>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10b      	bne.n	8008bd8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	623b      	str	r3, [r7, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	bf00      	nop
 8008bd6:	e7fd      	b.n	8008bd4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008bd8:	f001 ff46 	bl	800aa68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008bdc:	f3ef 8211 	mrs	r2, BASEPRI
 8008be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be4:	f383 8811 	msr	BASEPRI, r3
 8008be8:	f3bf 8f6f 	isb	sy
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	61fa      	str	r2, [r7, #28]
 8008bf2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008bf4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008bf6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d302      	bcc.n	8008c0a <xQueueGenericSendFromISR+0xc2>
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d12f      	bne.n	8008c6a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c1a:	683a      	ldr	r2, [r7, #0]
 8008c1c:	68b9      	ldr	r1, [r7, #8]
 8008c1e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c20:	f000 f912 	bl	8008e48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008c24:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008c28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c2c:	d112      	bne.n	8008c54 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d016      	beq.n	8008c64 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c38:	3324      	adds	r3, #36	@ 0x24
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f000 fef4 	bl	8009a28 <xTaskRemoveFromEventList>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00e      	beq.n	8008c64 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00b      	beq.n	8008c64 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	601a      	str	r2, [r3, #0]
 8008c52:	e007      	b.n	8008c64 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008c54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008c58:	3301      	adds	r3, #1
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	b25a      	sxtb	r2, r3
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008c64:	2301      	movs	r3, #1
 8008c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008c68:	e001      	b.n	8008c6e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c70:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008c78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3740      	adds	r7, #64	@ 0x40
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b08c      	sub	sp, #48	@ 0x30
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c90:	2300      	movs	r3, #0
 8008c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d10b      	bne.n	8008cb6 <xQueueReceive+0x32>
	__asm volatile
 8008c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	623b      	str	r3, [r7, #32]
}
 8008cb0:	bf00      	nop
 8008cb2:	bf00      	nop
 8008cb4:	e7fd      	b.n	8008cb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d103      	bne.n	8008cc4 <xQueueReceive+0x40>
 8008cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d101      	bne.n	8008cc8 <xQueueReceive+0x44>
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e000      	b.n	8008cca <xQueueReceive+0x46>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10b      	bne.n	8008ce6 <xQueueReceive+0x62>
	__asm volatile
 8008cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	61fb      	str	r3, [r7, #28]
}
 8008ce0:	bf00      	nop
 8008ce2:	bf00      	nop
 8008ce4:	e7fd      	b.n	8008ce2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ce6:	f001 f865 	bl	8009db4 <xTaskGetSchedulerState>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d102      	bne.n	8008cf6 <xQueueReceive+0x72>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d101      	bne.n	8008cfa <xQueueReceive+0x76>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e000      	b.n	8008cfc <xQueueReceive+0x78>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10b      	bne.n	8008d18 <xQueueReceive+0x94>
	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	61bb      	str	r3, [r7, #24]
}
 8008d12:	bf00      	nop
 8008d14:	bf00      	nop
 8008d16:	e7fd      	b.n	8008d14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d18:	f001 fdc6 	bl	800a8a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d01f      	beq.n	8008d68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d28:	68b9      	ldr	r1, [r7, #8]
 8008d2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d2c:	f000 f8f6 	bl	8008f1c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	1e5a      	subs	r2, r3, #1
 8008d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3a:	691b      	ldr	r3, [r3, #16]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d00f      	beq.n	8008d60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d42:	3310      	adds	r3, #16
 8008d44:	4618      	mov	r0, r3
 8008d46:	f000 fe6f 	bl	8009a28 <xTaskRemoveFromEventList>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d007      	beq.n	8008d60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d50:	4b3c      	ldr	r3, [pc, #240]	@ (8008e44 <xQueueReceive+0x1c0>)
 8008d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d56:	601a      	str	r2, [r3, #0]
 8008d58:	f3bf 8f4f 	dsb	sy
 8008d5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d60:	f001 fdd4 	bl	800a90c <vPortExitCritical>
				return pdPASS;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e069      	b.n	8008e3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d103      	bne.n	8008d76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d6e:	f001 fdcd 	bl	800a90c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008d72:	2300      	movs	r3, #0
 8008d74:	e062      	b.n	8008e3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d106      	bne.n	8008d8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d7c:	f107 0310 	add.w	r3, r7, #16
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 feb5 	bl	8009af0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d86:	2301      	movs	r3, #1
 8008d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d8a:	f001 fdbf 	bl	800a90c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d8e:	f000 fc1f 	bl	80095d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d92:	f001 fd89 	bl	800a8a8 <vPortEnterCritical>
 8008d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d9c:	b25b      	sxtb	r3, r3
 8008d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008da2:	d103      	bne.n	8008dac <xQueueReceive+0x128>
 8008da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008db2:	b25b      	sxtb	r3, r3
 8008db4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008db8:	d103      	bne.n	8008dc2 <xQueueReceive+0x13e>
 8008dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008dc2:	f001 fda3 	bl	800a90c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008dc6:	1d3a      	adds	r2, r7, #4
 8008dc8:	f107 0310 	add.w	r3, r7, #16
 8008dcc:	4611      	mov	r1, r2
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 fea4 	bl	8009b1c <xTaskCheckForTimeOut>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d123      	bne.n	8008e22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ddc:	f000 f916 	bl	800900c <prvIsQueueEmpty>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d017      	beq.n	8008e16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de8:	3324      	adds	r3, #36	@ 0x24
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	4611      	mov	r1, r2
 8008dee:	4618      	mov	r0, r3
 8008df0:	f000 fdc8 	bl	8009984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008df4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008df6:	f000 f8b7 	bl	8008f68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008dfa:	f000 fbf7 	bl	80095ec <xTaskResumeAll>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d189      	bne.n	8008d18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008e04:	4b0f      	ldr	r3, [pc, #60]	@ (8008e44 <xQueueReceive+0x1c0>)
 8008e06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e0a:	601a      	str	r2, [r3, #0]
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	e780      	b.n	8008d18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008e16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e18:	f000 f8a6 	bl	8008f68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e1c:	f000 fbe6 	bl	80095ec <xTaskResumeAll>
 8008e20:	e77a      	b.n	8008d18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008e22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e24:	f000 f8a0 	bl	8008f68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e28:	f000 fbe0 	bl	80095ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e2e:	f000 f8ed 	bl	800900c <prvIsQueueEmpty>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f43f af6f 	beq.w	8008d18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3730      	adds	r7, #48	@ 0x30
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	e000ed04 	.word	0xe000ed04

08008e48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b086      	sub	sp, #24
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008e54:	2300      	movs	r3, #0
 8008e56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d10d      	bne.n	8008e82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d14d      	bne.n	8008f0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 ffbc 	bl	8009df0 <xTaskPriorityDisinherit>
 8008e78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	609a      	str	r2, [r3, #8]
 8008e80:	e043      	b.n	8008f0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d119      	bne.n	8008ebc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6858      	ldr	r0, [r3, #4]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e90:	461a      	mov	r2, r3
 8008e92:	68b9      	ldr	r1, [r7, #8]
 8008e94:	f002 fa93 	bl	800b3be <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	685a      	ldr	r2, [r3, #4]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea0:	441a      	add	r2, r3
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	685a      	ldr	r2, [r3, #4]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d32b      	bcc.n	8008f0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	605a      	str	r2, [r3, #4]
 8008eba:	e026      	b.n	8008f0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	68d8      	ldr	r0, [r3, #12]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	68b9      	ldr	r1, [r7, #8]
 8008ec8:	f002 fa79 	bl	800b3be <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	68da      	ldr	r2, [r3, #12]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed4:	425b      	negs	r3, r3
 8008ed6:	441a      	add	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	68da      	ldr	r2, [r3, #12]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d207      	bcs.n	8008ef8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	689a      	ldr	r2, [r3, #8]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ef0:	425b      	negs	r3, r3
 8008ef2:	441a      	add	r2, r3
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b02      	cmp	r3, #2
 8008efc:	d105      	bne.n	8008f0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	3b01      	subs	r3, #1
 8008f08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	1c5a      	adds	r2, r3, #1
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008f12:	697b      	ldr	r3, [r7, #20]
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3718      	adds	r7, #24
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d018      	beq.n	8008f60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	68da      	ldr	r2, [r3, #12]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f36:	441a      	add	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	68da      	ldr	r2, [r3, #12]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d303      	bcc.n	8008f50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68d9      	ldr	r1, [r3, #12]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f58:	461a      	mov	r2, r3
 8008f5a:	6838      	ldr	r0, [r7, #0]
 8008f5c:	f002 fa2f 	bl	800b3be <memcpy>
	}
}
 8008f60:	bf00      	nop
 8008f62:	3708      	adds	r7, #8
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008f70:	f001 fc9a 	bl	800a8a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f7c:	e011      	b.n	8008fa2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d012      	beq.n	8008fac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3324      	adds	r3, #36	@ 0x24
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 fd4c 	bl	8009a28 <xTaskRemoveFromEventList>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d001      	beq.n	8008f9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f96:	f000 fe25 	bl	8009be4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f9a:	7bfb      	ldrb	r3, [r7, #15]
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	dce9      	bgt.n	8008f7e <prvUnlockQueue+0x16>
 8008faa:	e000      	b.n	8008fae <prvUnlockQueue+0x46>
					break;
 8008fac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	22ff      	movs	r2, #255	@ 0xff
 8008fb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008fb6:	f001 fca9 	bl	800a90c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008fba:	f001 fc75 	bl	800a8a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fc6:	e011      	b.n	8008fec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d012      	beq.n	8008ff6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	3310      	adds	r3, #16
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f000 fd27 	bl	8009a28 <xTaskRemoveFromEventList>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008fe0:	f000 fe00 	bl	8009be4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008fe4:	7bbb      	ldrb	r3, [r7, #14]
 8008fe6:	3b01      	subs	r3, #1
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	dce9      	bgt.n	8008fc8 <prvUnlockQueue+0x60>
 8008ff4:	e000      	b.n	8008ff8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008ff6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	22ff      	movs	r2, #255	@ 0xff
 8008ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009000:	f001 fc84 	bl	800a90c <vPortExitCritical>
}
 8009004:	bf00      	nop
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009014:	f001 fc48 	bl	800a8a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901c:	2b00      	cmp	r3, #0
 800901e:	d102      	bne.n	8009026 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009020:	2301      	movs	r3, #1
 8009022:	60fb      	str	r3, [r7, #12]
 8009024:	e001      	b.n	800902a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009026:	2300      	movs	r3, #0
 8009028:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800902a:	f001 fc6f 	bl	800a90c <vPortExitCritical>

	return xReturn;
 800902e:	68fb      	ldr	r3, [r7, #12]
}
 8009030:	4618      	mov	r0, r3
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009040:	f001 fc32 	bl	800a8a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800904c:	429a      	cmp	r2, r3
 800904e:	d102      	bne.n	8009056 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009050:	2301      	movs	r3, #1
 8009052:	60fb      	str	r3, [r7, #12]
 8009054:	e001      	b.n	800905a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009056:	2300      	movs	r3, #0
 8009058:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800905a:	f001 fc57 	bl	800a90c <vPortExitCritical>

	return xReturn;
 800905e:	68fb      	ldr	r3, [r7, #12]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009072:	2300      	movs	r3, #0
 8009074:	60fb      	str	r3, [r7, #12]
 8009076:	e014      	b.n	80090a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009078:	4a0f      	ldr	r2, [pc, #60]	@ (80090b8 <vQueueAddToRegistry+0x50>)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d10b      	bne.n	800909c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009084:	490c      	ldr	r1, [pc, #48]	@ (80090b8 <vQueueAddToRegistry+0x50>)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800908e:	4a0a      	ldr	r2, [pc, #40]	@ (80090b8 <vQueueAddToRegistry+0x50>)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	4413      	add	r3, r2
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800909a:	e006      	b.n	80090aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	3301      	adds	r3, #1
 80090a0:	60fb      	str	r3, [r7, #12]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2b07      	cmp	r3, #7
 80090a6:	d9e7      	bls.n	8009078 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80090a8:	bf00      	nop
 80090aa:	bf00      	nop
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	20000fdc 	.word	0x20000fdc

080090bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b086      	sub	sp, #24
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80090cc:	f001 fbec 	bl	800a8a8 <vPortEnterCritical>
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80090d6:	b25b      	sxtb	r3, r3
 80090d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090dc:	d103      	bne.n	80090e6 <vQueueWaitForMessageRestricted+0x2a>
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090ec:	b25b      	sxtb	r3, r3
 80090ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090f2:	d103      	bne.n	80090fc <vQueueWaitForMessageRestricted+0x40>
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090fc:	f001 fc06 	bl	800a90c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009104:	2b00      	cmp	r3, #0
 8009106:	d106      	bne.n	8009116 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	3324      	adds	r3, #36	@ 0x24
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	4618      	mov	r0, r3
 8009112:	f000 fc5d 	bl	80099d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009116:	6978      	ldr	r0, [r7, #20]
 8009118:	f7ff ff26 	bl	8008f68 <prvUnlockQueue>
	}
 800911c:	bf00      	nop
 800911e:	3718      	adds	r7, #24
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009124:	b580      	push	{r7, lr}
 8009126:	b08e      	sub	sp, #56	@ 0x38
 8009128:	af04      	add	r7, sp, #16
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
 8009130:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009134:	2b00      	cmp	r3, #0
 8009136:	d10b      	bne.n	8009150 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800913c:	f383 8811 	msr	BASEPRI, r3
 8009140:	f3bf 8f6f 	isb	sy
 8009144:	f3bf 8f4f 	dsb	sy
 8009148:	623b      	str	r3, [r7, #32]
}
 800914a:	bf00      	nop
 800914c:	bf00      	nop
 800914e:	e7fd      	b.n	800914c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10b      	bne.n	800916e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	61fb      	str	r3, [r7, #28]
}
 8009168:	bf00      	nop
 800916a:	bf00      	nop
 800916c:	e7fd      	b.n	800916a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800916e:	23a0      	movs	r3, #160	@ 0xa0
 8009170:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	2ba0      	cmp	r3, #160	@ 0xa0
 8009176:	d00b      	beq.n	8009190 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917c:	f383 8811 	msr	BASEPRI, r3
 8009180:	f3bf 8f6f 	isb	sy
 8009184:	f3bf 8f4f 	dsb	sy
 8009188:	61bb      	str	r3, [r7, #24]
}
 800918a:	bf00      	nop
 800918c:	bf00      	nop
 800918e:	e7fd      	b.n	800918c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009190:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009194:	2b00      	cmp	r3, #0
 8009196:	d01e      	beq.n	80091d6 <xTaskCreateStatic+0xb2>
 8009198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800919a:	2b00      	cmp	r3, #0
 800919c:	d01b      	beq.n	80091d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800919e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80091a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80091a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091aa:	2202      	movs	r2, #2
 80091ac:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80091b0:	2300      	movs	r3, #0
 80091b2:	9303      	str	r3, [sp, #12]
 80091b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b6:	9302      	str	r3, [sp, #8]
 80091b8:	f107 0314 	add.w	r3, r7, #20
 80091bc:	9301      	str	r3, [sp, #4]
 80091be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	68b9      	ldr	r1, [r7, #8]
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f000 f851 	bl	8009270 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80091d0:	f000 f8ee 	bl	80093b0 <prvAddNewTaskToReadyList>
 80091d4:	e001      	b.n	80091da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80091d6:	2300      	movs	r3, #0
 80091d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80091da:	697b      	ldr	r3, [r7, #20]
	}
 80091dc:	4618      	mov	r0, r3
 80091de:	3728      	adds	r7, #40	@ 0x28
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08c      	sub	sp, #48	@ 0x30
 80091e8:	af04      	add	r7, sp, #16
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	603b      	str	r3, [r7, #0]
 80091f0:	4613      	mov	r3, r2
 80091f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80091f4:	88fb      	ldrh	r3, [r7, #6]
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4618      	mov	r0, r3
 80091fa:	f001 fc77 	bl	800aaec <pvPortMalloc>
 80091fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d00e      	beq.n	8009224 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009206:	20a0      	movs	r0, #160	@ 0xa0
 8009208:	f001 fc70 	bl	800aaec <pvPortMalloc>
 800920c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d003      	beq.n	800921c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	631a      	str	r2, [r3, #48]	@ 0x30
 800921a:	e005      	b.n	8009228 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800921c:	6978      	ldr	r0, [r7, #20]
 800921e:	f001 fd33 	bl	800ac88 <vPortFree>
 8009222:	e001      	b.n	8009228 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009224:	2300      	movs	r3, #0
 8009226:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d017      	beq.n	800925e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800922e:	69fb      	ldr	r3, [r7, #28]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009236:	88fa      	ldrh	r2, [r7, #6]
 8009238:	2300      	movs	r3, #0
 800923a:	9303      	str	r3, [sp, #12]
 800923c:	69fb      	ldr	r3, [r7, #28]
 800923e:	9302      	str	r3, [sp, #8]
 8009240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009242:	9301      	str	r3, [sp, #4]
 8009244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009246:	9300      	str	r3, [sp, #0]
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	68b9      	ldr	r1, [r7, #8]
 800924c:	68f8      	ldr	r0, [r7, #12]
 800924e:	f000 f80f 	bl	8009270 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009252:	69f8      	ldr	r0, [r7, #28]
 8009254:	f000 f8ac 	bl	80093b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009258:	2301      	movs	r3, #1
 800925a:	61bb      	str	r3, [r7, #24]
 800925c:	e002      	b.n	8009264 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800925e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009262:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009264:	69bb      	ldr	r3, [r7, #24]
	}
 8009266:	4618      	mov	r0, r3
 8009268:	3720      	adds	r7, #32
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b088      	sub	sp, #32
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
 800927c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800927e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009280:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009288:	3b01      	subs	r3, #1
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4413      	add	r3, r2
 800928e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	f023 0307 	bic.w	r3, r3, #7
 8009296:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	f003 0307 	and.w	r3, r3, #7
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00b      	beq.n	80092ba <prvInitialiseNewTask+0x4a>
	__asm volatile
 80092a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a6:	f383 8811 	msr	BASEPRI, r3
 80092aa:	f3bf 8f6f 	isb	sy
 80092ae:	f3bf 8f4f 	dsb	sy
 80092b2:	617b      	str	r3, [r7, #20]
}
 80092b4:	bf00      	nop
 80092b6:	bf00      	nop
 80092b8:	e7fd      	b.n	80092b6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d01f      	beq.n	8009300 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092c0:	2300      	movs	r3, #0
 80092c2:	61fb      	str	r3, [r7, #28]
 80092c4:	e012      	b.n	80092ec <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80092c6:	68ba      	ldr	r2, [r7, #8]
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	4413      	add	r3, r2
 80092cc:	7819      	ldrb	r1, [r3, #0]
 80092ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092d0:	69fb      	ldr	r3, [r7, #28]
 80092d2:	4413      	add	r3, r2
 80092d4:	3334      	adds	r3, #52	@ 0x34
 80092d6:	460a      	mov	r2, r1
 80092d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	4413      	add	r3, r2
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d006      	beq.n	80092f4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	3301      	adds	r3, #1
 80092ea:	61fb      	str	r3, [r7, #28]
 80092ec:	69fb      	ldr	r3, [r7, #28]
 80092ee:	2b0f      	cmp	r3, #15
 80092f0:	d9e9      	bls.n	80092c6 <prvInitialiseNewTask+0x56>
 80092f2:	e000      	b.n	80092f6 <prvInitialiseNewTask+0x86>
			{
				break;
 80092f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80092f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f8:	2200      	movs	r2, #0
 80092fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092fe:	e003      	b.n	8009308 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930a:	2b06      	cmp	r3, #6
 800930c:	d901      	bls.n	8009312 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800930e:	2306      	movs	r3, #6
 8009310:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009314:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009316:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800931c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800931e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009320:	2200      	movs	r2, #0
 8009322:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009326:	3304      	adds	r3, #4
 8009328:	4618      	mov	r0, r3
 800932a:	f7ff f970 	bl	800860e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	3318      	adds	r3, #24
 8009332:	4618      	mov	r0, r3
 8009334:	f7ff f96b 	bl	800860e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800933c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800933e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009340:	f1c3 0207 	rsb	r2, r3, #7
 8009344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009346:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800934c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	2200      	movs	r2, #0
 8009352:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009358:	2200      	movs	r2, #0
 800935a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800935e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009360:	334c      	adds	r3, #76	@ 0x4c
 8009362:	224c      	movs	r2, #76	@ 0x4c
 8009364:	2100      	movs	r1, #0
 8009366:	4618      	mov	r0, r3
 8009368:	f001 ff8e 	bl	800b288 <memset>
 800936c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800936e:	4a0d      	ldr	r2, [pc, #52]	@ (80093a4 <prvInitialiseNewTask+0x134>)
 8009370:	651a      	str	r2, [r3, #80]	@ 0x50
 8009372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009374:	4a0c      	ldr	r2, [pc, #48]	@ (80093a8 <prvInitialiseNewTask+0x138>)
 8009376:	655a      	str	r2, [r3, #84]	@ 0x54
 8009378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937a:	4a0c      	ldr	r2, [pc, #48]	@ (80093ac <prvInitialiseNewTask+0x13c>)
 800937c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800937e:	683a      	ldr	r2, [r7, #0]
 8009380:	68f9      	ldr	r1, [r7, #12]
 8009382:	69b8      	ldr	r0, [r7, #24]
 8009384:	f001 f960 	bl	800a648 <pxPortInitialiseStack>
 8009388:	4602      	mov	r2, r0
 800938a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800938c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800938e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009390:	2b00      	cmp	r3, #0
 8009392:	d002      	beq.n	800939a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009398:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800939a:	bf00      	nop
 800939c:	3720      	adds	r7, #32
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	20001e74 	.word	0x20001e74
 80093a8:	20001edc 	.word	0x20001edc
 80093ac:	20001f44 	.word	0x20001f44

080093b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80093b8:	f001 fa76 	bl	800a8a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80093bc:	4b2a      	ldr	r3, [pc, #168]	@ (8009468 <prvAddNewTaskToReadyList+0xb8>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	3301      	adds	r3, #1
 80093c2:	4a29      	ldr	r2, [pc, #164]	@ (8009468 <prvAddNewTaskToReadyList+0xb8>)
 80093c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80093c6:	4b29      	ldr	r3, [pc, #164]	@ (800946c <prvAddNewTaskToReadyList+0xbc>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d109      	bne.n	80093e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80093ce:	4a27      	ldr	r2, [pc, #156]	@ (800946c <prvAddNewTaskToReadyList+0xbc>)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80093d4:	4b24      	ldr	r3, [pc, #144]	@ (8009468 <prvAddNewTaskToReadyList+0xb8>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d110      	bne.n	80093fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80093dc:	f000 fc26 	bl	8009c2c <prvInitialiseTaskLists>
 80093e0:	e00d      	b.n	80093fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80093e2:	4b23      	ldr	r3, [pc, #140]	@ (8009470 <prvAddNewTaskToReadyList+0xc0>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d109      	bne.n	80093fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80093ea:	4b20      	ldr	r3, [pc, #128]	@ (800946c <prvAddNewTaskToReadyList+0xbc>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d802      	bhi.n	80093fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80093f8:	4a1c      	ldr	r2, [pc, #112]	@ (800946c <prvAddNewTaskToReadyList+0xbc>)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80093fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009474 <prvAddNewTaskToReadyList+0xc4>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3301      	adds	r3, #1
 8009404:	4a1b      	ldr	r2, [pc, #108]	@ (8009474 <prvAddNewTaskToReadyList+0xc4>)
 8009406:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940c:	2201      	movs	r2, #1
 800940e:	409a      	lsls	r2, r3
 8009410:	4b19      	ldr	r3, [pc, #100]	@ (8009478 <prvAddNewTaskToReadyList+0xc8>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4313      	orrs	r3, r2
 8009416:	4a18      	ldr	r2, [pc, #96]	@ (8009478 <prvAddNewTaskToReadyList+0xc8>)
 8009418:	6013      	str	r3, [r2, #0]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800941e:	4613      	mov	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	4a15      	ldr	r2, [pc, #84]	@ (800947c <prvAddNewTaskToReadyList+0xcc>)
 8009428:	441a      	add	r2, r3
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	3304      	adds	r3, #4
 800942e:	4619      	mov	r1, r3
 8009430:	4610      	mov	r0, r2
 8009432:	f7ff f8f9 	bl	8008628 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009436:	f001 fa69 	bl	800a90c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800943a:	4b0d      	ldr	r3, [pc, #52]	@ (8009470 <prvAddNewTaskToReadyList+0xc0>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d00e      	beq.n	8009460 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009442:	4b0a      	ldr	r3, [pc, #40]	@ (800946c <prvAddNewTaskToReadyList+0xbc>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944c:	429a      	cmp	r2, r3
 800944e:	d207      	bcs.n	8009460 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009450:	4b0b      	ldr	r3, [pc, #44]	@ (8009480 <prvAddNewTaskToReadyList+0xd0>)
 8009452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009460:	bf00      	nop
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	2000111c 	.word	0x2000111c
 800946c:	2000101c 	.word	0x2000101c
 8009470:	20001128 	.word	0x20001128
 8009474:	20001138 	.word	0x20001138
 8009478:	20001124 	.word	0x20001124
 800947c:	20001020 	.word	0x20001020
 8009480:	e000ed04 	.word	0xe000ed04

08009484 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800948c:	2300      	movs	r3, #0
 800948e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d018      	beq.n	80094c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009496:	4b14      	ldr	r3, [pc, #80]	@ (80094e8 <vTaskDelay+0x64>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00b      	beq.n	80094b6 <vTaskDelay+0x32>
	__asm volatile
 800949e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	60bb      	str	r3, [r7, #8]
}
 80094b0:	bf00      	nop
 80094b2:	bf00      	nop
 80094b4:	e7fd      	b.n	80094b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80094b6:	f000 f88b 	bl	80095d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80094ba:	2100      	movs	r1, #0
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 fd1f 	bl	8009f00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80094c2:	f000 f893 	bl	80095ec <xTaskResumeAll>
 80094c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d107      	bne.n	80094de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80094ce:	4b07      	ldr	r3, [pc, #28]	@ (80094ec <vTaskDelay+0x68>)
 80094d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094d4:	601a      	str	r2, [r3, #0]
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80094de:	bf00      	nop
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	20001144 	.word	0x20001144
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08a      	sub	sp, #40	@ 0x28
 80094f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80094f6:	2300      	movs	r3, #0
 80094f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80094fa:	2300      	movs	r3, #0
 80094fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80094fe:	463a      	mov	r2, r7
 8009500:	1d39      	adds	r1, r7, #4
 8009502:	f107 0308 	add.w	r3, r7, #8
 8009506:	4618      	mov	r0, r3
 8009508:	f7f7 fb44 	bl	8000b94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800950c:	6839      	ldr	r1, [r7, #0]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	9202      	str	r2, [sp, #8]
 8009514:	9301      	str	r3, [sp, #4]
 8009516:	2300      	movs	r3, #0
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	2300      	movs	r3, #0
 800951c:	460a      	mov	r2, r1
 800951e:	4924      	ldr	r1, [pc, #144]	@ (80095b0 <vTaskStartScheduler+0xc0>)
 8009520:	4824      	ldr	r0, [pc, #144]	@ (80095b4 <vTaskStartScheduler+0xc4>)
 8009522:	f7ff fdff 	bl	8009124 <xTaskCreateStatic>
 8009526:	4603      	mov	r3, r0
 8009528:	4a23      	ldr	r2, [pc, #140]	@ (80095b8 <vTaskStartScheduler+0xc8>)
 800952a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800952c:	4b22      	ldr	r3, [pc, #136]	@ (80095b8 <vTaskStartScheduler+0xc8>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d002      	beq.n	800953a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009534:	2301      	movs	r3, #1
 8009536:	617b      	str	r3, [r7, #20]
 8009538:	e001      	b.n	800953e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800953a:	2300      	movs	r3, #0
 800953c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	2b01      	cmp	r3, #1
 8009542:	d102      	bne.n	800954a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009544:	f000 fd42 	bl	8009fcc <xTimerCreateTimerTask>
 8009548:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	2b01      	cmp	r3, #1
 800954e:	d11b      	bne.n	8009588 <vTaskStartScheduler+0x98>
	__asm volatile
 8009550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	613b      	str	r3, [r7, #16]
}
 8009562:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009564:	4b15      	ldr	r3, [pc, #84]	@ (80095bc <vTaskStartScheduler+0xcc>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	334c      	adds	r3, #76	@ 0x4c
 800956a:	4a15      	ldr	r2, [pc, #84]	@ (80095c0 <vTaskStartScheduler+0xd0>)
 800956c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800956e:	4b15      	ldr	r3, [pc, #84]	@ (80095c4 <vTaskStartScheduler+0xd4>)
 8009570:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009574:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009576:	4b14      	ldr	r3, [pc, #80]	@ (80095c8 <vTaskStartScheduler+0xd8>)
 8009578:	2201      	movs	r2, #1
 800957a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800957c:	4b13      	ldr	r3, [pc, #76]	@ (80095cc <vTaskStartScheduler+0xdc>)
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009582:	f001 f8ed 	bl	800a760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009586:	e00f      	b.n	80095a8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800958e:	d10b      	bne.n	80095a8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009594:	f383 8811 	msr	BASEPRI, r3
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	f3bf 8f4f 	dsb	sy
 80095a0:	60fb      	str	r3, [r7, #12]
}
 80095a2:	bf00      	nop
 80095a4:	bf00      	nop
 80095a6:	e7fd      	b.n	80095a4 <vTaskStartScheduler+0xb4>
}
 80095a8:	bf00      	nop
 80095aa:	3718      	adds	r7, #24
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	0800c0e8 	.word	0x0800c0e8
 80095b4:	08009bfd 	.word	0x08009bfd
 80095b8:	20001140 	.word	0x20001140
 80095bc:	2000101c 	.word	0x2000101c
 80095c0:	2000001c 	.word	0x2000001c
 80095c4:	2000113c 	.word	0x2000113c
 80095c8:	20001128 	.word	0x20001128
 80095cc:	20001120 	.word	0x20001120

080095d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80095d0:	b480      	push	{r7}
 80095d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80095d4:	4b04      	ldr	r3, [pc, #16]	@ (80095e8 <vTaskSuspendAll+0x18>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	3301      	adds	r3, #1
 80095da:	4a03      	ldr	r2, [pc, #12]	@ (80095e8 <vTaskSuspendAll+0x18>)
 80095dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80095de:	bf00      	nop
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr
 80095e8:	20001144 	.word	0x20001144

080095ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80095f2:	2300      	movs	r3, #0
 80095f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80095f6:	2300      	movs	r3, #0
 80095f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80095fa:	4b42      	ldr	r3, [pc, #264]	@ (8009704 <xTaskResumeAll+0x118>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d10b      	bne.n	800961a <xTaskResumeAll+0x2e>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	603b      	str	r3, [r7, #0]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800961a:	f001 f945 	bl	800a8a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800961e:	4b39      	ldr	r3, [pc, #228]	@ (8009704 <xTaskResumeAll+0x118>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	3b01      	subs	r3, #1
 8009624:	4a37      	ldr	r2, [pc, #220]	@ (8009704 <xTaskResumeAll+0x118>)
 8009626:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009628:	4b36      	ldr	r3, [pc, #216]	@ (8009704 <xTaskResumeAll+0x118>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d161      	bne.n	80096f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009630:	4b35      	ldr	r3, [pc, #212]	@ (8009708 <xTaskResumeAll+0x11c>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d05d      	beq.n	80096f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009638:	e02e      	b.n	8009698 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800963a:	4b34      	ldr	r3, [pc, #208]	@ (800970c <xTaskResumeAll+0x120>)
 800963c:	68db      	ldr	r3, [r3, #12]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	3318      	adds	r3, #24
 8009646:	4618      	mov	r0, r3
 8009648:	f7ff f84b 	bl	80086e2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	3304      	adds	r3, #4
 8009650:	4618      	mov	r0, r3
 8009652:	f7ff f846 	bl	80086e2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800965a:	2201      	movs	r2, #1
 800965c:	409a      	lsls	r2, r3
 800965e:	4b2c      	ldr	r3, [pc, #176]	@ (8009710 <xTaskResumeAll+0x124>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	4313      	orrs	r3, r2
 8009664:	4a2a      	ldr	r2, [pc, #168]	@ (8009710 <xTaskResumeAll+0x124>)
 8009666:	6013      	str	r3, [r2, #0]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800966c:	4613      	mov	r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	4413      	add	r3, r2
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	4a27      	ldr	r2, [pc, #156]	@ (8009714 <xTaskResumeAll+0x128>)
 8009676:	441a      	add	r2, r3
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	3304      	adds	r3, #4
 800967c:	4619      	mov	r1, r3
 800967e:	4610      	mov	r0, r2
 8009680:	f7fe ffd2 	bl	8008628 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009688:	4b23      	ldr	r3, [pc, #140]	@ (8009718 <xTaskResumeAll+0x12c>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968e:	429a      	cmp	r2, r3
 8009690:	d302      	bcc.n	8009698 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009692:	4b22      	ldr	r3, [pc, #136]	@ (800971c <xTaskResumeAll+0x130>)
 8009694:	2201      	movs	r2, #1
 8009696:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009698:	4b1c      	ldr	r3, [pc, #112]	@ (800970c <xTaskResumeAll+0x120>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1cc      	bne.n	800963a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d001      	beq.n	80096aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80096a6:	f000 fb65 	bl	8009d74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80096aa:	4b1d      	ldr	r3, [pc, #116]	@ (8009720 <xTaskResumeAll+0x134>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d010      	beq.n	80096d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80096b6:	f000 f847 	bl	8009748 <xTaskIncrementTick>
 80096ba:	4603      	mov	r3, r0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80096c0:	4b16      	ldr	r3, [pc, #88]	@ (800971c <xTaskResumeAll+0x130>)
 80096c2:	2201      	movs	r2, #1
 80096c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d1f1      	bne.n	80096b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80096d2:	4b13      	ldr	r3, [pc, #76]	@ (8009720 <xTaskResumeAll+0x134>)
 80096d4:	2200      	movs	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80096d8:	4b10      	ldr	r3, [pc, #64]	@ (800971c <xTaskResumeAll+0x130>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d009      	beq.n	80096f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80096e0:	2301      	movs	r3, #1
 80096e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80096e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009724 <xTaskResumeAll+0x138>)
 80096e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80096f4:	f001 f90a 	bl	800a90c <vPortExitCritical>

	return xAlreadyYielded;
 80096f8:	68bb      	ldr	r3, [r7, #8]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	20001144 	.word	0x20001144
 8009708:	2000111c 	.word	0x2000111c
 800970c:	200010dc 	.word	0x200010dc
 8009710:	20001124 	.word	0x20001124
 8009714:	20001020 	.word	0x20001020
 8009718:	2000101c 	.word	0x2000101c
 800971c:	20001130 	.word	0x20001130
 8009720:	2000112c 	.word	0x2000112c
 8009724:	e000ed04 	.word	0xe000ed04

08009728 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800972e:	4b05      	ldr	r3, [pc, #20]	@ (8009744 <xTaskGetTickCount+0x1c>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009734:	687b      	ldr	r3, [r7, #4]
}
 8009736:	4618      	mov	r0, r3
 8009738:	370c      	adds	r7, #12
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	20001120 	.word	0x20001120

08009748 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800974e:	2300      	movs	r3, #0
 8009750:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009752:	4b4f      	ldr	r3, [pc, #316]	@ (8009890 <xTaskIncrementTick+0x148>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	f040 808f 	bne.w	800987a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800975c:	4b4d      	ldr	r3, [pc, #308]	@ (8009894 <xTaskIncrementTick+0x14c>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	3301      	adds	r3, #1
 8009762:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009764:	4a4b      	ldr	r2, [pc, #300]	@ (8009894 <xTaskIncrementTick+0x14c>)
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d121      	bne.n	80097b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009770:	4b49      	ldr	r3, [pc, #292]	@ (8009898 <xTaskIncrementTick+0x150>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00b      	beq.n	8009792 <xTaskIncrementTick+0x4a>
	__asm volatile
 800977a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800977e:	f383 8811 	msr	BASEPRI, r3
 8009782:	f3bf 8f6f 	isb	sy
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	603b      	str	r3, [r7, #0]
}
 800978c:	bf00      	nop
 800978e:	bf00      	nop
 8009790:	e7fd      	b.n	800978e <xTaskIncrementTick+0x46>
 8009792:	4b41      	ldr	r3, [pc, #260]	@ (8009898 <xTaskIncrementTick+0x150>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	60fb      	str	r3, [r7, #12]
 8009798:	4b40      	ldr	r3, [pc, #256]	@ (800989c <xTaskIncrementTick+0x154>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a3e      	ldr	r2, [pc, #248]	@ (8009898 <xTaskIncrementTick+0x150>)
 800979e:	6013      	str	r3, [r2, #0]
 80097a0:	4a3e      	ldr	r2, [pc, #248]	@ (800989c <xTaskIncrementTick+0x154>)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6013      	str	r3, [r2, #0]
 80097a6:	4b3e      	ldr	r3, [pc, #248]	@ (80098a0 <xTaskIncrementTick+0x158>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	3301      	adds	r3, #1
 80097ac:	4a3c      	ldr	r2, [pc, #240]	@ (80098a0 <xTaskIncrementTick+0x158>)
 80097ae:	6013      	str	r3, [r2, #0]
 80097b0:	f000 fae0 	bl	8009d74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80097b4:	4b3b      	ldr	r3, [pc, #236]	@ (80098a4 <xTaskIncrementTick+0x15c>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d348      	bcc.n	8009850 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097be:	4b36      	ldr	r3, [pc, #216]	@ (8009898 <xTaskIncrementTick+0x150>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d104      	bne.n	80097d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097c8:	4b36      	ldr	r3, [pc, #216]	@ (80098a4 <xTaskIncrementTick+0x15c>)
 80097ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097ce:	601a      	str	r2, [r3, #0]
					break;
 80097d0:	e03e      	b.n	8009850 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097d2:	4b31      	ldr	r3, [pc, #196]	@ (8009898 <xTaskIncrementTick+0x150>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	68db      	ldr	r3, [r3, #12]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d203      	bcs.n	80097f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80097ea:	4a2e      	ldr	r2, [pc, #184]	@ (80098a4 <xTaskIncrementTick+0x15c>)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80097f0:	e02e      	b.n	8009850 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	3304      	adds	r3, #4
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7fe ff73 	bl	80086e2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009800:	2b00      	cmp	r3, #0
 8009802:	d004      	beq.n	800980e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	3318      	adds	r3, #24
 8009808:	4618      	mov	r0, r3
 800980a:	f7fe ff6a 	bl	80086e2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009812:	2201      	movs	r2, #1
 8009814:	409a      	lsls	r2, r3
 8009816:	4b24      	ldr	r3, [pc, #144]	@ (80098a8 <xTaskIncrementTick+0x160>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4313      	orrs	r3, r2
 800981c:	4a22      	ldr	r2, [pc, #136]	@ (80098a8 <xTaskIncrementTick+0x160>)
 800981e:	6013      	str	r3, [r2, #0]
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009824:	4613      	mov	r3, r2
 8009826:	009b      	lsls	r3, r3, #2
 8009828:	4413      	add	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4a1f      	ldr	r2, [pc, #124]	@ (80098ac <xTaskIncrementTick+0x164>)
 800982e:	441a      	add	r2, r3
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	3304      	adds	r3, #4
 8009834:	4619      	mov	r1, r3
 8009836:	4610      	mov	r0, r2
 8009838:	f7fe fef6 	bl	8008628 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009840:	4b1b      	ldr	r3, [pc, #108]	@ (80098b0 <xTaskIncrementTick+0x168>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009846:	429a      	cmp	r2, r3
 8009848:	d3b9      	bcc.n	80097be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800984a:	2301      	movs	r3, #1
 800984c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800984e:	e7b6      	b.n	80097be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009850:	4b17      	ldr	r3, [pc, #92]	@ (80098b0 <xTaskIncrementTick+0x168>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009856:	4915      	ldr	r1, [pc, #84]	@ (80098ac <xTaskIncrementTick+0x164>)
 8009858:	4613      	mov	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	440b      	add	r3, r1
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d901      	bls.n	800986c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009868:	2301      	movs	r3, #1
 800986a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800986c:	4b11      	ldr	r3, [pc, #68]	@ (80098b4 <xTaskIncrementTick+0x16c>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d007      	beq.n	8009884 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009874:	2301      	movs	r3, #1
 8009876:	617b      	str	r3, [r7, #20]
 8009878:	e004      	b.n	8009884 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800987a:	4b0f      	ldr	r3, [pc, #60]	@ (80098b8 <xTaskIncrementTick+0x170>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	3301      	adds	r3, #1
 8009880:	4a0d      	ldr	r2, [pc, #52]	@ (80098b8 <xTaskIncrementTick+0x170>)
 8009882:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009884:	697b      	ldr	r3, [r7, #20]
}
 8009886:	4618      	mov	r0, r3
 8009888:	3718      	adds	r7, #24
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	20001144 	.word	0x20001144
 8009894:	20001120 	.word	0x20001120
 8009898:	200010d4 	.word	0x200010d4
 800989c:	200010d8 	.word	0x200010d8
 80098a0:	20001134 	.word	0x20001134
 80098a4:	2000113c 	.word	0x2000113c
 80098a8:	20001124 	.word	0x20001124
 80098ac:	20001020 	.word	0x20001020
 80098b0:	2000101c 	.word	0x2000101c
 80098b4:	20001130 	.word	0x20001130
 80098b8:	2000112c 	.word	0x2000112c

080098bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80098bc:	b480      	push	{r7}
 80098be:	b087      	sub	sp, #28
 80098c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80098c2:	4b2a      	ldr	r3, [pc, #168]	@ (800996c <vTaskSwitchContext+0xb0>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d003      	beq.n	80098d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80098ca:	4b29      	ldr	r3, [pc, #164]	@ (8009970 <vTaskSwitchContext+0xb4>)
 80098cc:	2201      	movs	r2, #1
 80098ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80098d0:	e045      	b.n	800995e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80098d2:	4b27      	ldr	r3, [pc, #156]	@ (8009970 <vTaskSwitchContext+0xb4>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098d8:	4b26      	ldr	r3, [pc, #152]	@ (8009974 <vTaskSwitchContext+0xb8>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	fab3 f383 	clz	r3, r3
 80098e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80098e6:	7afb      	ldrb	r3, [r7, #11]
 80098e8:	f1c3 031f 	rsb	r3, r3, #31
 80098ec:	617b      	str	r3, [r7, #20]
 80098ee:	4922      	ldr	r1, [pc, #136]	@ (8009978 <vTaskSwitchContext+0xbc>)
 80098f0:	697a      	ldr	r2, [r7, #20]
 80098f2:	4613      	mov	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10b      	bne.n	800991a <vTaskSwitchContext+0x5e>
	__asm volatile
 8009902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009906:	f383 8811 	msr	BASEPRI, r3
 800990a:	f3bf 8f6f 	isb	sy
 800990e:	f3bf 8f4f 	dsb	sy
 8009912:	607b      	str	r3, [r7, #4]
}
 8009914:	bf00      	nop
 8009916:	bf00      	nop
 8009918:	e7fd      	b.n	8009916 <vTaskSwitchContext+0x5a>
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	4613      	mov	r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	4413      	add	r3, r2
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	4a14      	ldr	r2, [pc, #80]	@ (8009978 <vTaskSwitchContext+0xbc>)
 8009926:	4413      	add	r3, r2
 8009928:	613b      	str	r3, [r7, #16]
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	685a      	ldr	r2, [r3, #4]
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	605a      	str	r2, [r3, #4]
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	3308      	adds	r3, #8
 800993c:	429a      	cmp	r2, r3
 800993e:	d104      	bne.n	800994a <vTaskSwitchContext+0x8e>
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	685a      	ldr	r2, [r3, #4]
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	605a      	str	r2, [r3, #4]
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	4a0a      	ldr	r2, [pc, #40]	@ (800997c <vTaskSwitchContext+0xc0>)
 8009952:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009954:	4b09      	ldr	r3, [pc, #36]	@ (800997c <vTaskSwitchContext+0xc0>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	334c      	adds	r3, #76	@ 0x4c
 800995a:	4a09      	ldr	r2, [pc, #36]	@ (8009980 <vTaskSwitchContext+0xc4>)
 800995c:	6013      	str	r3, [r2, #0]
}
 800995e:	bf00      	nop
 8009960:	371c      	adds	r7, #28
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	20001144 	.word	0x20001144
 8009970:	20001130 	.word	0x20001130
 8009974:	20001124 	.word	0x20001124
 8009978:	20001020 	.word	0x20001020
 800997c:	2000101c 	.word	0x2000101c
 8009980:	2000001c 	.word	0x2000001c

08009984 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10b      	bne.n	80099ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	60fb      	str	r3, [r7, #12]
}
 80099a6:	bf00      	nop
 80099a8:	bf00      	nop
 80099aa:	e7fd      	b.n	80099a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099ac:	4b07      	ldr	r3, [pc, #28]	@ (80099cc <vTaskPlaceOnEventList+0x48>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3318      	adds	r3, #24
 80099b2:	4619      	mov	r1, r3
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f7fe fe5b 	bl	8008670 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80099ba:	2101      	movs	r1, #1
 80099bc:	6838      	ldr	r0, [r7, #0]
 80099be:	f000 fa9f 	bl	8009f00 <prvAddCurrentTaskToDelayedList>
}
 80099c2:	bf00      	nop
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	2000101c 	.word	0x2000101c

080099d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80099e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	617b      	str	r3, [r7, #20]
}
 80099f4:	bf00      	nop
 80099f6:	bf00      	nop
 80099f8:	e7fd      	b.n	80099f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009a24 <vTaskPlaceOnEventListRestricted+0x54>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	3318      	adds	r3, #24
 8009a00:	4619      	mov	r1, r3
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	f7fe fe10 	bl	8008628 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009a0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009a14:	6879      	ldr	r1, [r7, #4]
 8009a16:	68b8      	ldr	r0, [r7, #8]
 8009a18:	f000 fa72 	bl	8009f00 <prvAddCurrentTaskToDelayedList>
	}
 8009a1c:	bf00      	nop
 8009a1e:	3718      	adds	r7, #24
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}
 8009a24:	2000101c 	.word	0x2000101c

08009a28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b086      	sub	sp, #24
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d10b      	bne.n	8009a56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	60fb      	str	r3, [r7, #12]
}
 8009a50:	bf00      	nop
 8009a52:	bf00      	nop
 8009a54:	e7fd      	b.n	8009a52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	3318      	adds	r3, #24
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe fe41 	bl	80086e2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a60:	4b1d      	ldr	r3, [pc, #116]	@ (8009ad8 <xTaskRemoveFromEventList+0xb0>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d11c      	bne.n	8009aa2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	3304      	adds	r3, #4
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fe fe38 	bl	80086e2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a76:	2201      	movs	r2, #1
 8009a78:	409a      	lsls	r2, r3
 8009a7a:	4b18      	ldr	r3, [pc, #96]	@ (8009adc <xTaskRemoveFromEventList+0xb4>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	4a16      	ldr	r2, [pc, #88]	@ (8009adc <xTaskRemoveFromEventList+0xb4>)
 8009a82:	6013      	str	r3, [r2, #0]
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a88:	4613      	mov	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4413      	add	r3, r2
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	4a13      	ldr	r2, [pc, #76]	@ (8009ae0 <xTaskRemoveFromEventList+0xb8>)
 8009a92:	441a      	add	r2, r3
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	3304      	adds	r3, #4
 8009a98:	4619      	mov	r1, r3
 8009a9a:	4610      	mov	r0, r2
 8009a9c:	f7fe fdc4 	bl	8008628 <vListInsertEnd>
 8009aa0:	e005      	b.n	8009aae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	3318      	adds	r3, #24
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	480e      	ldr	r0, [pc, #56]	@ (8009ae4 <xTaskRemoveFromEventList+0xbc>)
 8009aaa:	f7fe fdbd 	bl	8008628 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ae8 <xTaskRemoveFromEventList+0xc0>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d905      	bls.n	8009ac8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009abc:	2301      	movs	r3, #1
 8009abe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8009aec <xTaskRemoveFromEventList+0xc4>)
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	601a      	str	r2, [r3, #0]
 8009ac6:	e001      	b.n	8009acc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009acc:	697b      	ldr	r3, [r7, #20]
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3718      	adds	r7, #24
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	20001144 	.word	0x20001144
 8009adc:	20001124 	.word	0x20001124
 8009ae0:	20001020 	.word	0x20001020
 8009ae4:	200010dc 	.word	0x200010dc
 8009ae8:	2000101c 	.word	0x2000101c
 8009aec:	20001130 	.word	0x20001130

08009af0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009af8:	4b06      	ldr	r3, [pc, #24]	@ (8009b14 <vTaskInternalSetTimeOutState+0x24>)
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009b00:	4b05      	ldr	r3, [pc, #20]	@ (8009b18 <vTaskInternalSetTimeOutState+0x28>)
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	605a      	str	r2, [r3, #4]
}
 8009b08:	bf00      	nop
 8009b0a:	370c      	adds	r7, #12
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr
 8009b14:	20001134 	.word	0x20001134
 8009b18:	20001120 	.word	0x20001120

08009b1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b088      	sub	sp, #32
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10b      	bne.n	8009b44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b30:	f383 8811 	msr	BASEPRI, r3
 8009b34:	f3bf 8f6f 	isb	sy
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	613b      	str	r3, [r7, #16]
}
 8009b3e:	bf00      	nop
 8009b40:	bf00      	nop
 8009b42:	e7fd      	b.n	8009b40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d10b      	bne.n	8009b62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
 8009b5a:	60fb      	str	r3, [r7, #12]
}
 8009b5c:	bf00      	nop
 8009b5e:	bf00      	nop
 8009b60:	e7fd      	b.n	8009b5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009b62:	f000 fea1 	bl	800a8a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009b66:	4b1d      	ldr	r3, [pc, #116]	@ (8009bdc <xTaskCheckForTimeOut+0xc0>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	69ba      	ldr	r2, [r7, #24]
 8009b72:	1ad3      	subs	r3, r2, r3
 8009b74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b7e:	d102      	bne.n	8009b86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009b80:	2300      	movs	r3, #0
 8009b82:	61fb      	str	r3, [r7, #28]
 8009b84:	e023      	b.n	8009bce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	4b15      	ldr	r3, [pc, #84]	@ (8009be0 <xTaskCheckForTimeOut+0xc4>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d007      	beq.n	8009ba2 <xTaskCheckForTimeOut+0x86>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	69ba      	ldr	r2, [r7, #24]
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d302      	bcc.n	8009ba2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	61fb      	str	r3, [r7, #28]
 8009ba0:	e015      	b.n	8009bce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	697a      	ldr	r2, [r7, #20]
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d20b      	bcs.n	8009bc4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	1ad2      	subs	r2, r2, r3
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f7ff ff99 	bl	8009af0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	61fb      	str	r3, [r7, #28]
 8009bc2:	e004      	b.n	8009bce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009bce:	f000 fe9d 	bl	800a90c <vPortExitCritical>

	return xReturn;
 8009bd2:	69fb      	ldr	r3, [r7, #28]
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3720      	adds	r7, #32
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}
 8009bdc:	20001120 	.word	0x20001120
 8009be0:	20001134 	.word	0x20001134

08009be4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009be4:	b480      	push	{r7}
 8009be6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009be8:	4b03      	ldr	r3, [pc, #12]	@ (8009bf8 <vTaskMissedYield+0x14>)
 8009bea:	2201      	movs	r2, #1
 8009bec:	601a      	str	r2, [r3, #0]
}
 8009bee:	bf00      	nop
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr
 8009bf8:	20001130 	.word	0x20001130

08009bfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b082      	sub	sp, #8
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009c04:	f000 f852 	bl	8009cac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c08:	4b06      	ldr	r3, [pc, #24]	@ (8009c24 <prvIdleTask+0x28>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d9f9      	bls.n	8009c04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009c10:	4b05      	ldr	r3, [pc, #20]	@ (8009c28 <prvIdleTask+0x2c>)
 8009c12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c16:	601a      	str	r2, [r3, #0]
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009c20:	e7f0      	b.n	8009c04 <prvIdleTask+0x8>
 8009c22:	bf00      	nop
 8009c24:	20001020 	.word	0x20001020
 8009c28:	e000ed04 	.word	0xe000ed04

08009c2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b082      	sub	sp, #8
 8009c30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c32:	2300      	movs	r3, #0
 8009c34:	607b      	str	r3, [r7, #4]
 8009c36:	e00c      	b.n	8009c52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	4413      	add	r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4a12      	ldr	r2, [pc, #72]	@ (8009c8c <prvInitialiseTaskLists+0x60>)
 8009c44:	4413      	add	r3, r2
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fe fcc1 	bl	80085ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	3301      	adds	r3, #1
 8009c50:	607b      	str	r3, [r7, #4]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2b06      	cmp	r3, #6
 8009c56:	d9ef      	bls.n	8009c38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009c58:	480d      	ldr	r0, [pc, #52]	@ (8009c90 <prvInitialiseTaskLists+0x64>)
 8009c5a:	f7fe fcb8 	bl	80085ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009c5e:	480d      	ldr	r0, [pc, #52]	@ (8009c94 <prvInitialiseTaskLists+0x68>)
 8009c60:	f7fe fcb5 	bl	80085ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009c64:	480c      	ldr	r0, [pc, #48]	@ (8009c98 <prvInitialiseTaskLists+0x6c>)
 8009c66:	f7fe fcb2 	bl	80085ce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009c6a:	480c      	ldr	r0, [pc, #48]	@ (8009c9c <prvInitialiseTaskLists+0x70>)
 8009c6c:	f7fe fcaf 	bl	80085ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009c70:	480b      	ldr	r0, [pc, #44]	@ (8009ca0 <prvInitialiseTaskLists+0x74>)
 8009c72:	f7fe fcac 	bl	80085ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009c76:	4b0b      	ldr	r3, [pc, #44]	@ (8009ca4 <prvInitialiseTaskLists+0x78>)
 8009c78:	4a05      	ldr	r2, [pc, #20]	@ (8009c90 <prvInitialiseTaskLists+0x64>)
 8009c7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ca8 <prvInitialiseTaskLists+0x7c>)
 8009c7e:	4a05      	ldr	r2, [pc, #20]	@ (8009c94 <prvInitialiseTaskLists+0x68>)
 8009c80:	601a      	str	r2, [r3, #0]
}
 8009c82:	bf00      	nop
 8009c84:	3708      	adds	r7, #8
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	20001020 	.word	0x20001020
 8009c90:	200010ac 	.word	0x200010ac
 8009c94:	200010c0 	.word	0x200010c0
 8009c98:	200010dc 	.word	0x200010dc
 8009c9c:	200010f0 	.word	0x200010f0
 8009ca0:	20001108 	.word	0x20001108
 8009ca4:	200010d4 	.word	0x200010d4
 8009ca8:	200010d8 	.word	0x200010d8

08009cac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009cb2:	e019      	b.n	8009ce8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009cb4:	f000 fdf8 	bl	800a8a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cb8:	4b10      	ldr	r3, [pc, #64]	@ (8009cfc <prvCheckTasksWaitingTermination+0x50>)
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	68db      	ldr	r3, [r3, #12]
 8009cbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7fe fd0c 	bl	80086e2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009cca:	4b0d      	ldr	r3, [pc, #52]	@ (8009d00 <prvCheckTasksWaitingTermination+0x54>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8009d00 <prvCheckTasksWaitingTermination+0x54>)
 8009cd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8009d04 <prvCheckTasksWaitingTermination+0x58>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	4a0a      	ldr	r2, [pc, #40]	@ (8009d04 <prvCheckTasksWaitingTermination+0x58>)
 8009cdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009cde:	f000 fe15 	bl	800a90c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f810 	bl	8009d08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ce8:	4b06      	ldr	r3, [pc, #24]	@ (8009d04 <prvCheckTasksWaitingTermination+0x58>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1e1      	bne.n	8009cb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009cf0:	bf00      	nop
 8009cf2:	bf00      	nop
 8009cf4:	3708      	adds	r7, #8
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200010f0 	.word	0x200010f0
 8009d00:	2000111c 	.word	0x2000111c
 8009d04:	20001104 	.word	0x20001104

08009d08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b084      	sub	sp, #16
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	334c      	adds	r3, #76	@ 0x4c
 8009d14:	4618      	mov	r0, r3
 8009d16:	f001 fabf 	bl	800b298 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d108      	bne.n	8009d36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f000 ffad 	bl	800ac88 <vPortFree>
				vPortFree( pxTCB );
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 ffaa 	bl	800ac88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009d34:	e019      	b.n	8009d6a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d103      	bne.n	8009d48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 ffa1 	bl	800ac88 <vPortFree>
	}
 8009d46:	e010      	b.n	8009d6a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d00b      	beq.n	8009d6a <prvDeleteTCB+0x62>
	__asm volatile
 8009d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d56:	f383 8811 	msr	BASEPRI, r3
 8009d5a:	f3bf 8f6f 	isb	sy
 8009d5e:	f3bf 8f4f 	dsb	sy
 8009d62:	60fb      	str	r3, [r7, #12]
}
 8009d64:	bf00      	nop
 8009d66:	bf00      	nop
 8009d68:	e7fd      	b.n	8009d66 <prvDeleteTCB+0x5e>
	}
 8009d6a:	bf00      	nop
 8009d6c:	3710      	adds	r7, #16
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
	...

08009d74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009dac <prvResetNextTaskUnblockTime+0x38>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d104      	bne.n	8009d8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009d84:	4b0a      	ldr	r3, [pc, #40]	@ (8009db0 <prvResetNextTaskUnblockTime+0x3c>)
 8009d86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009d8c:	e008      	b.n	8009da0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d8e:	4b07      	ldr	r3, [pc, #28]	@ (8009dac <prvResetNextTaskUnblockTime+0x38>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68db      	ldr	r3, [r3, #12]
 8009d94:	68db      	ldr	r3, [r3, #12]
 8009d96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	4a04      	ldr	r2, [pc, #16]	@ (8009db0 <prvResetNextTaskUnblockTime+0x3c>)
 8009d9e:	6013      	str	r3, [r2, #0]
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr
 8009dac:	200010d4 	.word	0x200010d4
 8009db0:	2000113c 	.word	0x2000113c

08009db4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009dba:	4b0b      	ldr	r3, [pc, #44]	@ (8009de8 <xTaskGetSchedulerState+0x34>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d102      	bne.n	8009dc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	607b      	str	r3, [r7, #4]
 8009dc6:	e008      	b.n	8009dda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dc8:	4b08      	ldr	r3, [pc, #32]	@ (8009dec <xTaskGetSchedulerState+0x38>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d102      	bne.n	8009dd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	607b      	str	r3, [r7, #4]
 8009dd4:	e001      	b.n	8009dda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009dda:	687b      	ldr	r3, [r7, #4]
	}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr
 8009de8:	20001128 	.word	0x20001128
 8009dec:	20001144 	.word	0x20001144

08009df0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d070      	beq.n	8009ee8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009e06:	4b3b      	ldr	r3, [pc, #236]	@ (8009ef4 <xTaskPriorityDisinherit+0x104>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	693a      	ldr	r2, [r7, #16]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d00b      	beq.n	8009e28 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e14:	f383 8811 	msr	BASEPRI, r3
 8009e18:	f3bf 8f6f 	isb	sy
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	60fb      	str	r3, [r7, #12]
}
 8009e22:	bf00      	nop
 8009e24:	bf00      	nop
 8009e26:	e7fd      	b.n	8009e24 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d10b      	bne.n	8009e48 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	60bb      	str	r3, [r7, #8]
}
 8009e42:	bf00      	nop
 8009e44:	bf00      	nop
 8009e46:	e7fd      	b.n	8009e44 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e4c:	1e5a      	subs	r2, r3, #1
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d044      	beq.n	8009ee8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d140      	bne.n	8009ee8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	3304      	adds	r3, #4
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f7fe fc39 	bl	80086e2 <uxListRemove>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d115      	bne.n	8009ea2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e7a:	491f      	ldr	r1, [pc, #124]	@ (8009ef8 <xTaskPriorityDisinherit+0x108>)
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	4413      	add	r3, r2
 8009e82:	009b      	lsls	r3, r3, #2
 8009e84:	440b      	add	r3, r1
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d10a      	bne.n	8009ea2 <xTaskPriorityDisinherit+0xb2>
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e90:	2201      	movs	r2, #1
 8009e92:	fa02 f303 	lsl.w	r3, r2, r3
 8009e96:	43da      	mvns	r2, r3
 8009e98:	4b18      	ldr	r3, [pc, #96]	@ (8009efc <xTaskPriorityDisinherit+0x10c>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	4a17      	ldr	r2, [pc, #92]	@ (8009efc <xTaskPriorityDisinherit+0x10c>)
 8009ea0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eae:	f1c3 0207 	rsb	r2, r3, #7
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eba:	2201      	movs	r2, #1
 8009ebc:	409a      	lsls	r2, r3
 8009ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8009efc <xTaskPriorityDisinherit+0x10c>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8009efc <xTaskPriorityDisinherit+0x10c>)
 8009ec6:	6013      	str	r3, [r2, #0]
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ecc:	4613      	mov	r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	4413      	add	r3, r2
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	4a08      	ldr	r2, [pc, #32]	@ (8009ef8 <xTaskPriorityDisinherit+0x108>)
 8009ed6:	441a      	add	r2, r3
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	3304      	adds	r3, #4
 8009edc:	4619      	mov	r1, r3
 8009ede:	4610      	mov	r0, r2
 8009ee0:	f7fe fba2 	bl	8008628 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ee8:	697b      	ldr	r3, [r7, #20]
	}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3718      	adds	r7, #24
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	2000101c 	.word	0x2000101c
 8009ef8:	20001020 	.word	0x20001020
 8009efc:	20001124 	.word	0x20001124

08009f00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009f0a:	4b29      	ldr	r3, [pc, #164]	@ (8009fb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f10:	4b28      	ldr	r3, [pc, #160]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3304      	adds	r3, #4
 8009f16:	4618      	mov	r0, r3
 8009f18:	f7fe fbe3 	bl	80086e2 <uxListRemove>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10b      	bne.n	8009f3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009f22:	4b24      	ldr	r3, [pc, #144]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f28:	2201      	movs	r2, #1
 8009f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2e:	43da      	mvns	r2, r3
 8009f30:	4b21      	ldr	r3, [pc, #132]	@ (8009fb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4013      	ands	r3, r2
 8009f36:	4a20      	ldr	r2, [pc, #128]	@ (8009fb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009f38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f40:	d10a      	bne.n	8009f58 <prvAddCurrentTaskToDelayedList+0x58>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d007      	beq.n	8009f58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f48:	4b1a      	ldr	r3, [pc, #104]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	3304      	adds	r3, #4
 8009f4e:	4619      	mov	r1, r3
 8009f50:	481a      	ldr	r0, [pc, #104]	@ (8009fbc <prvAddCurrentTaskToDelayedList+0xbc>)
 8009f52:	f7fe fb69 	bl	8008628 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009f56:	e026      	b.n	8009fa6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009f60:	4b14      	ldr	r3, [pc, #80]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009f68:	68ba      	ldr	r2, [r7, #8]
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d209      	bcs.n	8009f84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f70:	4b13      	ldr	r3, [pc, #76]	@ (8009fc0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	4b0f      	ldr	r3, [pc, #60]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	3304      	adds	r3, #4
 8009f7a:	4619      	mov	r1, r3
 8009f7c:	4610      	mov	r0, r2
 8009f7e:	f7fe fb77 	bl	8008670 <vListInsert>
}
 8009f82:	e010      	b.n	8009fa6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f84:	4b0f      	ldr	r3, [pc, #60]	@ (8009fc4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009f86:	681a      	ldr	r2, [r3, #0]
 8009f88:	4b0a      	ldr	r3, [pc, #40]	@ (8009fb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4610      	mov	r0, r2
 8009f92:	f7fe fb6d 	bl	8008670 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f96:	4b0c      	ldr	r3, [pc, #48]	@ (8009fc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	68ba      	ldr	r2, [r7, #8]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d202      	bcs.n	8009fa6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009fa0:	4a09      	ldr	r2, [pc, #36]	@ (8009fc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	6013      	str	r3, [r2, #0]
}
 8009fa6:	bf00      	nop
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	20001120 	.word	0x20001120
 8009fb4:	2000101c 	.word	0x2000101c
 8009fb8:	20001124 	.word	0x20001124
 8009fbc:	20001108 	.word	0x20001108
 8009fc0:	200010d8 	.word	0x200010d8
 8009fc4:	200010d4 	.word	0x200010d4
 8009fc8:	2000113c 	.word	0x2000113c

08009fcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b08a      	sub	sp, #40	@ 0x28
 8009fd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009fd6:	f000 faf7 	bl	800a5c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009fda:	4b1d      	ldr	r3, [pc, #116]	@ (800a050 <xTimerCreateTimerTask+0x84>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d021      	beq.n	800a026 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009fea:	1d3a      	adds	r2, r7, #4
 8009fec:	f107 0108 	add.w	r1, r7, #8
 8009ff0:	f107 030c 	add.w	r3, r7, #12
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7f6 fde7 	bl	8000bc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009ffa:	6879      	ldr	r1, [r7, #4]
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	9202      	str	r2, [sp, #8]
 800a002:	9301      	str	r3, [sp, #4]
 800a004:	2302      	movs	r3, #2
 800a006:	9300      	str	r3, [sp, #0]
 800a008:	2300      	movs	r3, #0
 800a00a:	460a      	mov	r2, r1
 800a00c:	4911      	ldr	r1, [pc, #68]	@ (800a054 <xTimerCreateTimerTask+0x88>)
 800a00e:	4812      	ldr	r0, [pc, #72]	@ (800a058 <xTimerCreateTimerTask+0x8c>)
 800a010:	f7ff f888 	bl	8009124 <xTaskCreateStatic>
 800a014:	4603      	mov	r3, r0
 800a016:	4a11      	ldr	r2, [pc, #68]	@ (800a05c <xTimerCreateTimerTask+0x90>)
 800a018:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a01a:	4b10      	ldr	r3, [pc, #64]	@ (800a05c <xTimerCreateTimerTask+0x90>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d001      	beq.n	800a026 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a022:	2301      	movs	r3, #1
 800a024:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10b      	bne.n	800a044 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a02c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a030:	f383 8811 	msr	BASEPRI, r3
 800a034:	f3bf 8f6f 	isb	sy
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	613b      	str	r3, [r7, #16]
}
 800a03e:	bf00      	nop
 800a040:	bf00      	nop
 800a042:	e7fd      	b.n	800a040 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a044:	697b      	ldr	r3, [r7, #20]
}
 800a046:	4618      	mov	r0, r3
 800a048:	3718      	adds	r7, #24
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}
 800a04e:	bf00      	nop
 800a050:	20001178 	.word	0x20001178
 800a054:	0800c0f0 	.word	0x0800c0f0
 800a058:	0800a199 	.word	0x0800a199
 800a05c:	2000117c 	.word	0x2000117c

0800a060 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08a      	sub	sp, #40	@ 0x28
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
 800a06c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a06e:	2300      	movs	r3, #0
 800a070:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10b      	bne.n	800a090 <xTimerGenericCommand+0x30>
	__asm volatile
 800a078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07c:	f383 8811 	msr	BASEPRI, r3
 800a080:	f3bf 8f6f 	isb	sy
 800a084:	f3bf 8f4f 	dsb	sy
 800a088:	623b      	str	r3, [r7, #32]
}
 800a08a:	bf00      	nop
 800a08c:	bf00      	nop
 800a08e:	e7fd      	b.n	800a08c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a090:	4b19      	ldr	r3, [pc, #100]	@ (800a0f8 <xTimerGenericCommand+0x98>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d02a      	beq.n	800a0ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	2b05      	cmp	r3, #5
 800a0a8:	dc18      	bgt.n	800a0dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a0aa:	f7ff fe83 	bl	8009db4 <xTaskGetSchedulerState>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	d109      	bne.n	800a0c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a0b4:	4b10      	ldr	r3, [pc, #64]	@ (800a0f8 <xTimerGenericCommand+0x98>)
 800a0b6:	6818      	ldr	r0, [r3, #0]
 800a0b8:	f107 0114 	add.w	r1, r7, #20
 800a0bc:	2300      	movs	r3, #0
 800a0be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0c0:	f7fe fc40 	bl	8008944 <xQueueGenericSend>
 800a0c4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a0c6:	e012      	b.n	800a0ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a0c8:	4b0b      	ldr	r3, [pc, #44]	@ (800a0f8 <xTimerGenericCommand+0x98>)
 800a0ca:	6818      	ldr	r0, [r3, #0]
 800a0cc:	f107 0114 	add.w	r1, r7, #20
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f7fe fc36 	bl	8008944 <xQueueGenericSend>
 800a0d8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a0da:	e008      	b.n	800a0ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a0dc:	4b06      	ldr	r3, [pc, #24]	@ (800a0f8 <xTimerGenericCommand+0x98>)
 800a0de:	6818      	ldr	r0, [r3, #0]
 800a0e0:	f107 0114 	add.w	r1, r7, #20
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	f7fe fd2e 	bl	8008b48 <xQueueGenericSendFromISR>
 800a0ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3728      	adds	r7, #40	@ 0x28
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	20001178 	.word	0x20001178

0800a0fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b088      	sub	sp, #32
 800a100:	af02      	add	r7, sp, #8
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a106:	4b23      	ldr	r3, [pc, #140]	@ (800a194 <prvProcessExpiredTimer+0x98>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68db      	ldr	r3, [r3, #12]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	3304      	adds	r3, #4
 800a114:	4618      	mov	r0, r3
 800a116:	f7fe fae4 	bl	80086e2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a120:	f003 0304 	and.w	r3, r3, #4
 800a124:	2b00      	cmp	r3, #0
 800a126:	d023      	beq.n	800a170 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	699a      	ldr	r2, [r3, #24]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	18d1      	adds	r1, r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	6978      	ldr	r0, [r7, #20]
 800a136:	f000 f8d5 	bl	800a2e4 <prvInsertTimerInActiveList>
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d020      	beq.n	800a182 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a140:	2300      	movs	r3, #0
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	2300      	movs	r3, #0
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	2100      	movs	r1, #0
 800a14a:	6978      	ldr	r0, [r7, #20]
 800a14c:	f7ff ff88 	bl	800a060 <xTimerGenericCommand>
 800a150:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d114      	bne.n	800a182 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15c:	f383 8811 	msr	BASEPRI, r3
 800a160:	f3bf 8f6f 	isb	sy
 800a164:	f3bf 8f4f 	dsb	sy
 800a168:	60fb      	str	r3, [r7, #12]
}
 800a16a:	bf00      	nop
 800a16c:	bf00      	nop
 800a16e:	e7fd      	b.n	800a16c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a176:	f023 0301 	bic.w	r3, r3, #1
 800a17a:	b2da      	uxtb	r2, r3
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	6a1b      	ldr	r3, [r3, #32]
 800a186:	6978      	ldr	r0, [r7, #20]
 800a188:	4798      	blx	r3
}
 800a18a:	bf00      	nop
 800a18c:	3718      	adds	r7, #24
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
 800a192:	bf00      	nop
 800a194:	20001170 	.word	0x20001170

0800a198 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a1a0:	f107 0308 	add.w	r3, r7, #8
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f000 f859 	bl	800a25c <prvGetNextExpireTime>
 800a1aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f000 f805 	bl	800a1c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a1b6:	f000 f8d7 	bl	800a368 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a1ba:	bf00      	nop
 800a1bc:	e7f0      	b.n	800a1a0 <prvTimerTask+0x8>
	...

0800a1c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a1ca:	f7ff fa01 	bl	80095d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a1ce:	f107 0308 	add.w	r3, r7, #8
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f000 f866 	bl	800a2a4 <prvSampleTimeNow>
 800a1d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d130      	bne.n	800a242 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d10a      	bne.n	800a1fc <prvProcessTimerOrBlockTask+0x3c>
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d806      	bhi.n	800a1fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a1ee:	f7ff f9fd 	bl	80095ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a1f2:	68f9      	ldr	r1, [r7, #12]
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7ff ff81 	bl	800a0fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a1fa:	e024      	b.n	800a246 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d008      	beq.n	800a214 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a202:	4b13      	ldr	r3, [pc, #76]	@ (800a250 <prvProcessTimerOrBlockTask+0x90>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d101      	bne.n	800a210 <prvProcessTimerOrBlockTask+0x50>
 800a20c:	2301      	movs	r3, #1
 800a20e:	e000      	b.n	800a212 <prvProcessTimerOrBlockTask+0x52>
 800a210:	2300      	movs	r3, #0
 800a212:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a214:	4b0f      	ldr	r3, [pc, #60]	@ (800a254 <prvProcessTimerOrBlockTask+0x94>)
 800a216:	6818      	ldr	r0, [r3, #0]
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	683a      	ldr	r2, [r7, #0]
 800a220:	4619      	mov	r1, r3
 800a222:	f7fe ff4b 	bl	80090bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a226:	f7ff f9e1 	bl	80095ec <xTaskResumeAll>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d10a      	bne.n	800a246 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a230:	4b09      	ldr	r3, [pc, #36]	@ (800a258 <prvProcessTimerOrBlockTask+0x98>)
 800a232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a236:	601a      	str	r2, [r3, #0]
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	f3bf 8f6f 	isb	sy
}
 800a240:	e001      	b.n	800a246 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a242:	f7ff f9d3 	bl	80095ec <xTaskResumeAll>
}
 800a246:	bf00      	nop
 800a248:	3710      	adds	r7, #16
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
 800a24e:	bf00      	nop
 800a250:	20001174 	.word	0x20001174
 800a254:	20001178 	.word	0x20001178
 800a258:	e000ed04 	.word	0xe000ed04

0800a25c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a25c:	b480      	push	{r7}
 800a25e:	b085      	sub	sp, #20
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a264:	4b0e      	ldr	r3, [pc, #56]	@ (800a2a0 <prvGetNextExpireTime+0x44>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <prvGetNextExpireTime+0x16>
 800a26e:	2201      	movs	r2, #1
 800a270:	e000      	b.n	800a274 <prvGetNextExpireTime+0x18>
 800a272:	2200      	movs	r2, #0
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d105      	bne.n	800a28c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a280:	4b07      	ldr	r3, [pc, #28]	@ (800a2a0 <prvGetNextExpireTime+0x44>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	68db      	ldr	r3, [r3, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	60fb      	str	r3, [r7, #12]
 800a28a:	e001      	b.n	800a290 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a28c:	2300      	movs	r3, #0
 800a28e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a290:	68fb      	ldr	r3, [r7, #12]
}
 800a292:	4618      	mov	r0, r3
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	20001170 	.word	0x20001170

0800a2a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a2ac:	f7ff fa3c 	bl	8009728 <xTaskGetTickCount>
 800a2b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a2b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a2e0 <prvSampleTimeNow+0x3c>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d205      	bcs.n	800a2c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a2bc:	f000 f91e 	bl	800a4fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	601a      	str	r2, [r3, #0]
 800a2c6:	e002      	b.n	800a2ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a2ce:	4a04      	ldr	r2, [pc, #16]	@ (800a2e0 <prvSampleTimeNow+0x3c>)
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3710      	adds	r7, #16
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop
 800a2e0:	20001180 	.word	0x20001180

0800a2e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b086      	sub	sp, #24
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	60f8      	str	r0, [r7, #12]
 800a2ec:	60b9      	str	r1, [r7, #8]
 800a2ee:	607a      	str	r2, [r7, #4]
 800a2f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a302:	68ba      	ldr	r2, [r7, #8]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	429a      	cmp	r2, r3
 800a308:	d812      	bhi.n	800a330 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	1ad2      	subs	r2, r2, r3
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	699b      	ldr	r3, [r3, #24]
 800a314:	429a      	cmp	r2, r3
 800a316:	d302      	bcc.n	800a31e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a318:	2301      	movs	r3, #1
 800a31a:	617b      	str	r3, [r7, #20]
 800a31c:	e01b      	b.n	800a356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a31e:	4b10      	ldr	r3, [pc, #64]	@ (800a360 <prvInsertTimerInActiveList+0x7c>)
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	3304      	adds	r3, #4
 800a326:	4619      	mov	r1, r3
 800a328:	4610      	mov	r0, r2
 800a32a:	f7fe f9a1 	bl	8008670 <vListInsert>
 800a32e:	e012      	b.n	800a356 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	429a      	cmp	r2, r3
 800a336:	d206      	bcs.n	800a346 <prvInsertTimerInActiveList+0x62>
 800a338:	68ba      	ldr	r2, [r7, #8]
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d302      	bcc.n	800a346 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a340:	2301      	movs	r3, #1
 800a342:	617b      	str	r3, [r7, #20]
 800a344:	e007      	b.n	800a356 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a346:	4b07      	ldr	r3, [pc, #28]	@ (800a364 <prvInsertTimerInActiveList+0x80>)
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3304      	adds	r3, #4
 800a34e:	4619      	mov	r1, r3
 800a350:	4610      	mov	r0, r2
 800a352:	f7fe f98d 	bl	8008670 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a356:	697b      	ldr	r3, [r7, #20]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	20001174 	.word	0x20001174
 800a364:	20001170 	.word	0x20001170

0800a368 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b08c      	sub	sp, #48	@ 0x30
 800a36c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a36e:	e0b2      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	2b00      	cmp	r3, #0
 800a374:	f2c0 80af 	blt.w	800a4d6 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37e:	695b      	ldr	r3, [r3, #20]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d004      	beq.n	800a38e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a386:	3304      	adds	r3, #4
 800a388:	4618      	mov	r0, r3
 800a38a:	f7fe f9aa 	bl	80086e2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a38e:	1d3b      	adds	r3, r7, #4
 800a390:	4618      	mov	r0, r3
 800a392:	f7ff ff87 	bl	800a2a4 <prvSampleTimeNow>
 800a396:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	2b09      	cmp	r3, #9
 800a39c:	f200 8098 	bhi.w	800a4d0 <prvProcessReceivedCommands+0x168>
 800a3a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a3a8 <prvProcessReceivedCommands+0x40>)
 800a3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a6:	bf00      	nop
 800a3a8:	0800a3d1 	.word	0x0800a3d1
 800a3ac:	0800a3d1 	.word	0x0800a3d1
 800a3b0:	0800a3d1 	.word	0x0800a3d1
 800a3b4:	0800a447 	.word	0x0800a447
 800a3b8:	0800a45b 	.word	0x0800a45b
 800a3bc:	0800a4a7 	.word	0x0800a4a7
 800a3c0:	0800a3d1 	.word	0x0800a3d1
 800a3c4:	0800a3d1 	.word	0x0800a3d1
 800a3c8:	0800a447 	.word	0x0800a447
 800a3cc:	0800a45b 	.word	0x0800a45b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a3d6:	f043 0301 	orr.w	r3, r3, #1
 800a3da:	b2da      	uxtb	r2, r3
 800a3dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	18d1      	adds	r1, r2, r3
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6a3a      	ldr	r2, [r7, #32]
 800a3ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a3f0:	f7ff ff78 	bl	800a2e4 <prvInsertTimerInActiveList>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d06c      	beq.n	800a4d4 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fc:	6a1b      	ldr	r3, [r3, #32]
 800a3fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a400:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a404:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a408:	f003 0304 	and.w	r3, r3, #4
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d061      	beq.n	800a4d4 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a414:	699b      	ldr	r3, [r3, #24]
 800a416:	441a      	add	r2, r3
 800a418:	2300      	movs	r3, #0
 800a41a:	9300      	str	r3, [sp, #0]
 800a41c:	2300      	movs	r3, #0
 800a41e:	2100      	movs	r1, #0
 800a420:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a422:	f7ff fe1d 	bl	800a060 <xTimerGenericCommand>
 800a426:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d152      	bne.n	800a4d4 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	61bb      	str	r3, [r7, #24]
}
 800a440:	bf00      	nop
 800a442:	bf00      	nop
 800a444:	e7fd      	b.n	800a442 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a44c:	f023 0301 	bic.w	r3, r3, #1
 800a450:	b2da      	uxtb	r2, r3
 800a452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a454:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800a458:	e03d      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a45c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a460:	f043 0301 	orr.w	r3, r3, #1
 800a464:	b2da      	uxtb	r2, r3
 800a466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a468:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a46c:	68fa      	ldr	r2, [r7, #12]
 800a46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a470:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10b      	bne.n	800a492 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800a47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a47e:	f383 8811 	msr	BASEPRI, r3
 800a482:	f3bf 8f6f 	isb	sy
 800a486:	f3bf 8f4f 	dsb	sy
 800a48a:	617b      	str	r3, [r7, #20]
}
 800a48c:	bf00      	nop
 800a48e:	bf00      	nop
 800a490:	e7fd      	b.n	800a48e <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a494:	699a      	ldr	r2, [r3, #24]
 800a496:	6a3b      	ldr	r3, [r7, #32]
 800a498:	18d1      	adds	r1, r2, r3
 800a49a:	6a3b      	ldr	r3, [r7, #32]
 800a49c:	6a3a      	ldr	r2, [r7, #32]
 800a49e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a4a0:	f7ff ff20 	bl	800a2e4 <prvInsertTimerInActiveList>
					break;
 800a4a4:	e017      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a4ac:	f003 0302 	and.w	r3, r3, #2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d103      	bne.n	800a4bc <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800a4b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a4b6:	f000 fbe7 	bl	800ac88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a4ba:	e00c      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a4c2:	f023 0301 	bic.w	r3, r3, #1
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800a4ce:	e002      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800a4d0:	bf00      	nop
 800a4d2:	e000      	b.n	800a4d6 <prvProcessReceivedCommands+0x16e>
					break;
 800a4d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a4d6:	4b08      	ldr	r3, [pc, #32]	@ (800a4f8 <prvProcessReceivedCommands+0x190>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f107 0108 	add.w	r1, r7, #8
 800a4de:	2200      	movs	r2, #0
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fe fbcf 	bl	8008c84 <xQueueReceive>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f47f af41 	bne.w	800a370 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a4ee:	bf00      	nop
 800a4f0:	bf00      	nop
 800a4f2:	3728      	adds	r7, #40	@ 0x28
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}
 800a4f8:	20001178 	.word	0x20001178

0800a4fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a502:	e049      	b.n	800a598 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a504:	4b2e      	ldr	r3, [pc, #184]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	68db      	ldr	r3, [r3, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a50e:	4b2c      	ldr	r3, [pc, #176]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	68db      	ldr	r3, [r3, #12]
 800a516:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	3304      	adds	r3, #4
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7fe f8e0 	bl	80086e2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6a1b      	ldr	r3, [r3, #32]
 800a526:	68f8      	ldr	r0, [r7, #12]
 800a528:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a530:	f003 0304 	and.w	r3, r3, #4
 800a534:	2b00      	cmp	r3, #0
 800a536:	d02f      	beq.n	800a598 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	699b      	ldr	r3, [r3, #24]
 800a53c:	693a      	ldr	r2, [r7, #16]
 800a53e:	4413      	add	r3, r2
 800a540:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a542:	68ba      	ldr	r2, [r7, #8]
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	429a      	cmp	r2, r3
 800a548:	d90e      	bls.n	800a568 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	68ba      	ldr	r2, [r7, #8]
 800a54e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	68fa      	ldr	r2, [r7, #12]
 800a554:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a556:	4b1a      	ldr	r3, [pc, #104]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	3304      	adds	r3, #4
 800a55e:	4619      	mov	r1, r3
 800a560:	4610      	mov	r0, r2
 800a562:	f7fe f885 	bl	8008670 <vListInsert>
 800a566:	e017      	b.n	800a598 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a568:	2300      	movs	r3, #0
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	2300      	movs	r3, #0
 800a56e:	693a      	ldr	r2, [r7, #16]
 800a570:	2100      	movs	r1, #0
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f7ff fd74 	bl	800a060 <xTimerGenericCommand>
 800a578:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d10b      	bne.n	800a598 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a584:	f383 8811 	msr	BASEPRI, r3
 800a588:	f3bf 8f6f 	isb	sy
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	603b      	str	r3, [r7, #0]
}
 800a592:	bf00      	nop
 800a594:	bf00      	nop
 800a596:	e7fd      	b.n	800a594 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a598:	4b09      	ldr	r3, [pc, #36]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1b0      	bne.n	800a504 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a5a2:	4b07      	ldr	r3, [pc, #28]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a5a8:	4b06      	ldr	r3, [pc, #24]	@ (800a5c4 <prvSwitchTimerLists+0xc8>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	4a04      	ldr	r2, [pc, #16]	@ (800a5c0 <prvSwitchTimerLists+0xc4>)
 800a5ae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a5b0:	4a04      	ldr	r2, [pc, #16]	@ (800a5c4 <prvSwitchTimerLists+0xc8>)
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	6013      	str	r3, [r2, #0]
}
 800a5b6:	bf00      	nop
 800a5b8:	3718      	adds	r7, #24
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	20001170 	.word	0x20001170
 800a5c4:	20001174 	.word	0x20001174

0800a5c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b082      	sub	sp, #8
 800a5cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a5ce:	f000 f96b 	bl	800a8a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a5d2:	4b15      	ldr	r3, [pc, #84]	@ (800a628 <prvCheckForValidListAndQueue+0x60>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d120      	bne.n	800a61c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a5da:	4814      	ldr	r0, [pc, #80]	@ (800a62c <prvCheckForValidListAndQueue+0x64>)
 800a5dc:	f7fd fff7 	bl	80085ce <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a5e0:	4813      	ldr	r0, [pc, #76]	@ (800a630 <prvCheckForValidListAndQueue+0x68>)
 800a5e2:	f7fd fff4 	bl	80085ce <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a5e6:	4b13      	ldr	r3, [pc, #76]	@ (800a634 <prvCheckForValidListAndQueue+0x6c>)
 800a5e8:	4a10      	ldr	r2, [pc, #64]	@ (800a62c <prvCheckForValidListAndQueue+0x64>)
 800a5ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a5ec:	4b12      	ldr	r3, [pc, #72]	@ (800a638 <prvCheckForValidListAndQueue+0x70>)
 800a5ee:	4a10      	ldr	r2, [pc, #64]	@ (800a630 <prvCheckForValidListAndQueue+0x68>)
 800a5f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	9300      	str	r3, [sp, #0]
 800a5f6:	4b11      	ldr	r3, [pc, #68]	@ (800a63c <prvCheckForValidListAndQueue+0x74>)
 800a5f8:	4a11      	ldr	r2, [pc, #68]	@ (800a640 <prvCheckForValidListAndQueue+0x78>)
 800a5fa:	210c      	movs	r1, #12
 800a5fc:	200a      	movs	r0, #10
 800a5fe:	f7fe f905 	bl	800880c <xQueueGenericCreateStatic>
 800a602:	4603      	mov	r3, r0
 800a604:	4a08      	ldr	r2, [pc, #32]	@ (800a628 <prvCheckForValidListAndQueue+0x60>)
 800a606:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a608:	4b07      	ldr	r3, [pc, #28]	@ (800a628 <prvCheckForValidListAndQueue+0x60>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d005      	beq.n	800a61c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a610:	4b05      	ldr	r3, [pc, #20]	@ (800a628 <prvCheckForValidListAndQueue+0x60>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	490b      	ldr	r1, [pc, #44]	@ (800a644 <prvCheckForValidListAndQueue+0x7c>)
 800a616:	4618      	mov	r0, r3
 800a618:	f7fe fd26 	bl	8009068 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a61c:	f000 f976 	bl	800a90c <vPortExitCritical>
}
 800a620:	bf00      	nop
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	20001178 	.word	0x20001178
 800a62c:	20001148 	.word	0x20001148
 800a630:	2000115c 	.word	0x2000115c
 800a634:	20001170 	.word	0x20001170
 800a638:	20001174 	.word	0x20001174
 800a63c:	200011fc 	.word	0x200011fc
 800a640:	20001184 	.word	0x20001184
 800a644:	0800c0f8 	.word	0x0800c0f8

0800a648 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	3b04      	subs	r3, #4
 800a658:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a660:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	3b04      	subs	r3, #4
 800a666:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f023 0201 	bic.w	r2, r3, #1
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	3b04      	subs	r3, #4
 800a676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a678:	4a0c      	ldr	r2, [pc, #48]	@ (800a6ac <pxPortInitialiseStack+0x64>)
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	3b14      	subs	r3, #20
 800a682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	3b04      	subs	r3, #4
 800a68e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f06f 0202 	mvn.w	r2, #2
 800a696:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	3b20      	subs	r3, #32
 800a69c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a69e:	68fb      	ldr	r3, [r7, #12]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3714      	adds	r7, #20
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr
 800a6ac:	0800a6b1 	.word	0x0800a6b1

0800a6b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b085      	sub	sp, #20
 800a6b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a6ba:	4b13      	ldr	r3, [pc, #76]	@ (800a708 <prvTaskExitError+0x58>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6c2:	d00b      	beq.n	800a6dc <prvTaskExitError+0x2c>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	60fb      	str	r3, [r7, #12]
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	e7fd      	b.n	800a6d8 <prvTaskExitError+0x28>
	__asm volatile
 800a6dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6e0:	f383 8811 	msr	BASEPRI, r3
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	f3bf 8f4f 	dsb	sy
 800a6ec:	60bb      	str	r3, [r7, #8]
}
 800a6ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6f0:	bf00      	nop
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d0fc      	beq.n	800a6f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6f8:	bf00      	nop
 800a6fa:	bf00      	nop
 800a6fc:	3714      	adds	r7, #20
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	2000000c 	.word	0x2000000c
 800a70c:	00000000 	.word	0x00000000

0800a710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a710:	4b07      	ldr	r3, [pc, #28]	@ (800a730 <pxCurrentTCBConst2>)
 800a712:	6819      	ldr	r1, [r3, #0]
 800a714:	6808      	ldr	r0, [r1, #0]
 800a716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a71a:	f380 8809 	msr	PSP, r0
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f04f 0000 	mov.w	r0, #0
 800a726:	f380 8811 	msr	BASEPRI, r0
 800a72a:	4770      	bx	lr
 800a72c:	f3af 8000 	nop.w

0800a730 <pxCurrentTCBConst2>:
 800a730:	2000101c 	.word	0x2000101c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a734:	bf00      	nop
 800a736:	bf00      	nop

0800a738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a738:	4808      	ldr	r0, [pc, #32]	@ (800a75c <prvPortStartFirstTask+0x24>)
 800a73a:	6800      	ldr	r0, [r0, #0]
 800a73c:	6800      	ldr	r0, [r0, #0]
 800a73e:	f380 8808 	msr	MSP, r0
 800a742:	f04f 0000 	mov.w	r0, #0
 800a746:	f380 8814 	msr	CONTROL, r0
 800a74a:	b662      	cpsie	i
 800a74c:	b661      	cpsie	f
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	f3bf 8f6f 	isb	sy
 800a756:	df00      	svc	0
 800a758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a75a:	bf00      	nop
 800a75c:	e000ed08 	.word	0xe000ed08

0800a760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b086      	sub	sp, #24
 800a764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a766:	4b47      	ldr	r3, [pc, #284]	@ (800a884 <xPortStartScheduler+0x124>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a47      	ldr	r2, [pc, #284]	@ (800a888 <xPortStartScheduler+0x128>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d10b      	bne.n	800a788 <xPortStartScheduler+0x28>
	__asm volatile
 800a770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a774:	f383 8811 	msr	BASEPRI, r3
 800a778:	f3bf 8f6f 	isb	sy
 800a77c:	f3bf 8f4f 	dsb	sy
 800a780:	613b      	str	r3, [r7, #16]
}
 800a782:	bf00      	nop
 800a784:	bf00      	nop
 800a786:	e7fd      	b.n	800a784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a788:	4b3e      	ldr	r3, [pc, #248]	@ (800a884 <xPortStartScheduler+0x124>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a3f      	ldr	r2, [pc, #252]	@ (800a88c <xPortStartScheduler+0x12c>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d10b      	bne.n	800a7aa <xPortStartScheduler+0x4a>
	__asm volatile
 800a792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	60fb      	str	r3, [r7, #12]
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop
 800a7a8:	e7fd      	b.n	800a7a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a7aa:	4b39      	ldr	r3, [pc, #228]	@ (800a890 <xPortStartScheduler+0x130>)
 800a7ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	22ff      	movs	r2, #255	@ 0xff
 800a7ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	b2db      	uxtb	r3, r3
 800a7c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a7c4:	78fb      	ldrb	r3, [r7, #3]
 800a7c6:	b2db      	uxtb	r3, r3
 800a7c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	4b31      	ldr	r3, [pc, #196]	@ (800a894 <xPortStartScheduler+0x134>)
 800a7d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a7d2:	4b31      	ldr	r3, [pc, #196]	@ (800a898 <xPortStartScheduler+0x138>)
 800a7d4:	2207      	movs	r2, #7
 800a7d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7d8:	e009      	b.n	800a7ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a7da:	4b2f      	ldr	r3, [pc, #188]	@ (800a898 <xPortStartScheduler+0x138>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	4a2d      	ldr	r2, [pc, #180]	@ (800a898 <xPortStartScheduler+0x138>)
 800a7e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a7e4:	78fb      	ldrb	r3, [r7, #3]
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	005b      	lsls	r3, r3, #1
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7ee:	78fb      	ldrb	r3, [r7, #3]
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7f6:	2b80      	cmp	r3, #128	@ 0x80
 800a7f8:	d0ef      	beq.n	800a7da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a7fa:	4b27      	ldr	r3, [pc, #156]	@ (800a898 <xPortStartScheduler+0x138>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f1c3 0307 	rsb	r3, r3, #7
 800a802:	2b04      	cmp	r3, #4
 800a804:	d00b      	beq.n	800a81e <xPortStartScheduler+0xbe>
	__asm volatile
 800a806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80a:	f383 8811 	msr	BASEPRI, r3
 800a80e:	f3bf 8f6f 	isb	sy
 800a812:	f3bf 8f4f 	dsb	sy
 800a816:	60bb      	str	r3, [r7, #8]
}
 800a818:	bf00      	nop
 800a81a:	bf00      	nop
 800a81c:	e7fd      	b.n	800a81a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a81e:	4b1e      	ldr	r3, [pc, #120]	@ (800a898 <xPortStartScheduler+0x138>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	021b      	lsls	r3, r3, #8
 800a824:	4a1c      	ldr	r2, [pc, #112]	@ (800a898 <xPortStartScheduler+0x138>)
 800a826:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a828:	4b1b      	ldr	r3, [pc, #108]	@ (800a898 <xPortStartScheduler+0x138>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a830:	4a19      	ldr	r2, [pc, #100]	@ (800a898 <xPortStartScheduler+0x138>)
 800a832:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	b2da      	uxtb	r2, r3
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a83c:	4b17      	ldr	r3, [pc, #92]	@ (800a89c <xPortStartScheduler+0x13c>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a16      	ldr	r2, [pc, #88]	@ (800a89c <xPortStartScheduler+0x13c>)
 800a842:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a846:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a848:	4b14      	ldr	r3, [pc, #80]	@ (800a89c <xPortStartScheduler+0x13c>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a13      	ldr	r2, [pc, #76]	@ (800a89c <xPortStartScheduler+0x13c>)
 800a84e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a852:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a854:	f000 f8da 	bl	800aa0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a858:	4b11      	ldr	r3, [pc, #68]	@ (800a8a0 <xPortStartScheduler+0x140>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a85e:	f000 f8f9 	bl	800aa54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a862:	4b10      	ldr	r3, [pc, #64]	@ (800a8a4 <xPortStartScheduler+0x144>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a0f      	ldr	r2, [pc, #60]	@ (800a8a4 <xPortStartScheduler+0x144>)
 800a868:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a86c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a86e:	f7ff ff63 	bl	800a738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a872:	f7ff f823 	bl	80098bc <vTaskSwitchContext>
	prvTaskExitError();
 800a876:	f7ff ff1b 	bl	800a6b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3718      	adds	r7, #24
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}
 800a884:	e000ed00 	.word	0xe000ed00
 800a888:	410fc271 	.word	0x410fc271
 800a88c:	410fc270 	.word	0x410fc270
 800a890:	e000e400 	.word	0xe000e400
 800a894:	20001244 	.word	0x20001244
 800a898:	20001248 	.word	0x20001248
 800a89c:	e000ed20 	.word	0xe000ed20
 800a8a0:	2000000c 	.word	0x2000000c
 800a8a4:	e000ef34 	.word	0xe000ef34

0800a8a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b2:	f383 8811 	msr	BASEPRI, r3
 800a8b6:	f3bf 8f6f 	isb	sy
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	607b      	str	r3, [r7, #4]
}
 800a8c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a8c2:	4b10      	ldr	r3, [pc, #64]	@ (800a904 <vPortEnterCritical+0x5c>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	4a0e      	ldr	r2, [pc, #56]	@ (800a904 <vPortEnterCritical+0x5c>)
 800a8ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a8cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a904 <vPortEnterCritical+0x5c>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d110      	bne.n	800a8f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a8d4:	4b0c      	ldr	r3, [pc, #48]	@ (800a908 <vPortEnterCritical+0x60>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d00b      	beq.n	800a8f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	603b      	str	r3, [r7, #0]
}
 800a8f0:	bf00      	nop
 800a8f2:	bf00      	nop
 800a8f4:	e7fd      	b.n	800a8f2 <vPortEnterCritical+0x4a>
	}
}
 800a8f6:	bf00      	nop
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	2000000c 	.word	0x2000000c
 800a908:	e000ed04 	.word	0xe000ed04

0800a90c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a912:	4b12      	ldr	r3, [pc, #72]	@ (800a95c <vPortExitCritical+0x50>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d10b      	bne.n	800a932 <vPortExitCritical+0x26>
	__asm volatile
 800a91a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91e:	f383 8811 	msr	BASEPRI, r3
 800a922:	f3bf 8f6f 	isb	sy
 800a926:	f3bf 8f4f 	dsb	sy
 800a92a:	607b      	str	r3, [r7, #4]
}
 800a92c:	bf00      	nop
 800a92e:	bf00      	nop
 800a930:	e7fd      	b.n	800a92e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a932:	4b0a      	ldr	r3, [pc, #40]	@ (800a95c <vPortExitCritical+0x50>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3b01      	subs	r3, #1
 800a938:	4a08      	ldr	r2, [pc, #32]	@ (800a95c <vPortExitCritical+0x50>)
 800a93a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a93c:	4b07      	ldr	r3, [pc, #28]	@ (800a95c <vPortExitCritical+0x50>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d105      	bne.n	800a950 <vPortExitCritical+0x44>
 800a944:	2300      	movs	r3, #0
 800a946:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	f383 8811 	msr	BASEPRI, r3
}
 800a94e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	2000000c 	.word	0x2000000c

0800a960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a960:	f3ef 8009 	mrs	r0, PSP
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	4b15      	ldr	r3, [pc, #84]	@ (800a9c0 <pxCurrentTCBConst>)
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	f01e 0f10 	tst.w	lr, #16
 800a970:	bf08      	it	eq
 800a972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97a:	6010      	str	r0, [r2, #0]
 800a97c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a980:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a984:	f380 8811 	msr	BASEPRI, r0
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	f7fe ff94 	bl	80098bc <vTaskSwitchContext>
 800a994:	f04f 0000 	mov.w	r0, #0
 800a998:	f380 8811 	msr	BASEPRI, r0
 800a99c:	bc09      	pop	{r0, r3}
 800a99e:	6819      	ldr	r1, [r3, #0]
 800a9a0:	6808      	ldr	r0, [r1, #0]
 800a9a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a6:	f01e 0f10 	tst.w	lr, #16
 800a9aa:	bf08      	it	eq
 800a9ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a9b0:	f380 8809 	msr	PSP, r0
 800a9b4:	f3bf 8f6f 	isb	sy
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop
 800a9bc:	f3af 8000 	nop.w

0800a9c0 <pxCurrentTCBConst>:
 800a9c0:	2000101c 	.word	0x2000101c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a9c4:	bf00      	nop
 800a9c6:	bf00      	nop

0800a9c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	607b      	str	r3, [r7, #4]
}
 800a9e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a9e2:	f7fe feb1 	bl	8009748 <xTaskIncrementTick>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d003      	beq.n	800a9f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9ec:	4b06      	ldr	r3, [pc, #24]	@ (800aa08 <SysTick_Handler+0x40>)
 800a9ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	f383 8811 	msr	BASEPRI, r3
}
 800a9fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa00:	bf00      	nop
 800aa02:	3708      	adds	r7, #8
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	e000ed04 	.word	0xe000ed04

0800aa0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa10:	4b0b      	ldr	r3, [pc, #44]	@ (800aa40 <vPortSetupTimerInterrupt+0x34>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa16:	4b0b      	ldr	r3, [pc, #44]	@ (800aa44 <vPortSetupTimerInterrupt+0x38>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa1c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa48 <vPortSetupTimerInterrupt+0x3c>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a0a      	ldr	r2, [pc, #40]	@ (800aa4c <vPortSetupTimerInterrupt+0x40>)
 800aa22:	fba2 2303 	umull	r2, r3, r2, r3
 800aa26:	099b      	lsrs	r3, r3, #6
 800aa28:	4a09      	ldr	r2, [pc, #36]	@ (800aa50 <vPortSetupTimerInterrupt+0x44>)
 800aa2a:	3b01      	subs	r3, #1
 800aa2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa2e:	4b04      	ldr	r3, [pc, #16]	@ (800aa40 <vPortSetupTimerInterrupt+0x34>)
 800aa30:	2207      	movs	r2, #7
 800aa32:	601a      	str	r2, [r3, #0]
}
 800aa34:	bf00      	nop
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	e000e010 	.word	0xe000e010
 800aa44:	e000e018 	.word	0xe000e018
 800aa48:	20000000 	.word	0x20000000
 800aa4c:	10624dd3 	.word	0x10624dd3
 800aa50:	e000e014 	.word	0xe000e014

0800aa54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aa64 <vPortEnableVFP+0x10>
 800aa58:	6801      	ldr	r1, [r0, #0]
 800aa5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aa5e:	6001      	str	r1, [r0, #0]
 800aa60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa62:	bf00      	nop
 800aa64:	e000ed88 	.word	0xe000ed88

0800aa68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa6e:	f3ef 8305 	mrs	r3, IPSR
 800aa72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2b0f      	cmp	r3, #15
 800aa78:	d915      	bls.n	800aaa6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa7a:	4a18      	ldr	r2, [pc, #96]	@ (800aadc <vPortValidateInterruptPriority+0x74>)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	4413      	add	r3, r2
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa84:	4b16      	ldr	r3, [pc, #88]	@ (800aae0 <vPortValidateInterruptPriority+0x78>)
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	7afa      	ldrb	r2, [r7, #11]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d20b      	bcs.n	800aaa6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	607b      	str	r3, [r7, #4]
}
 800aaa0:	bf00      	nop
 800aaa2:	bf00      	nop
 800aaa4:	e7fd      	b.n	800aaa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aaa6:	4b0f      	ldr	r3, [pc, #60]	@ (800aae4 <vPortValidateInterruptPriority+0x7c>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aaae:	4b0e      	ldr	r3, [pc, #56]	@ (800aae8 <vPortValidateInterruptPriority+0x80>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d90b      	bls.n	800aace <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaba:	f383 8811 	msr	BASEPRI, r3
 800aabe:	f3bf 8f6f 	isb	sy
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	603b      	str	r3, [r7, #0]
}
 800aac8:	bf00      	nop
 800aaca:	bf00      	nop
 800aacc:	e7fd      	b.n	800aaca <vPortValidateInterruptPriority+0x62>
	}
 800aace:	bf00      	nop
 800aad0:	3714      	adds	r7, #20
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr
 800aada:	bf00      	nop
 800aadc:	e000e3f0 	.word	0xe000e3f0
 800aae0:	20001244 	.word	0x20001244
 800aae4:	e000ed0c 	.word	0xe000ed0c
 800aae8:	20001248 	.word	0x20001248

0800aaec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b08a      	sub	sp, #40	@ 0x28
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aaf8:	f7fe fd6a 	bl	80095d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aafc:	4b5c      	ldr	r3, [pc, #368]	@ (800ac70 <pvPortMalloc+0x184>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab04:	f000 f924 	bl	800ad50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab08:	4b5a      	ldr	r3, [pc, #360]	@ (800ac74 <pvPortMalloc+0x188>)
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	4013      	ands	r3, r2
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	f040 8095 	bne.w	800ac40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d01e      	beq.n	800ab5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ab1c:	2208      	movs	r2, #8
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	4413      	add	r3, r2
 800ab22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f003 0307 	and.w	r3, r3, #7
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d015      	beq.n	800ab5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f023 0307 	bic.w	r3, r3, #7
 800ab34:	3308      	adds	r3, #8
 800ab36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f003 0307 	and.w	r3, r3, #7
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d00b      	beq.n	800ab5a <pvPortMalloc+0x6e>
	__asm volatile
 800ab42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab46:	f383 8811 	msr	BASEPRI, r3
 800ab4a:	f3bf 8f6f 	isb	sy
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	617b      	str	r3, [r7, #20]
}
 800ab54:	bf00      	nop
 800ab56:	bf00      	nop
 800ab58:	e7fd      	b.n	800ab56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d06f      	beq.n	800ac40 <pvPortMalloc+0x154>
 800ab60:	4b45      	ldr	r3, [pc, #276]	@ (800ac78 <pvPortMalloc+0x18c>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d86a      	bhi.n	800ac40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab6a:	4b44      	ldr	r3, [pc, #272]	@ (800ac7c <pvPortMalloc+0x190>)
 800ab6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab6e:	4b43      	ldr	r3, [pc, #268]	@ (800ac7c <pvPortMalloc+0x190>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab74:	e004      	b.n	800ab80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ab76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	687a      	ldr	r2, [r7, #4]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d903      	bls.n	800ab92 <pvPortMalloc+0xa6>
 800ab8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d1f1      	bne.n	800ab76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab92:	4b37      	ldr	r3, [pc, #220]	@ (800ac70 <pvPortMalloc+0x184>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d051      	beq.n	800ac40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab9c:	6a3b      	ldr	r3, [r7, #32]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2208      	movs	r2, #8
 800aba2:	4413      	add	r3, r2
 800aba4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	6a3b      	ldr	r3, [r7, #32]
 800abac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb0:	685a      	ldr	r2, [r3, #4]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	1ad2      	subs	r2, r2, r3
 800abb6:	2308      	movs	r3, #8
 800abb8:	005b      	lsls	r3, r3, #1
 800abba:	429a      	cmp	r2, r3
 800abbc:	d920      	bls.n	800ac00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800abbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4413      	add	r3, r2
 800abc4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	f003 0307 	and.w	r3, r3, #7
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00b      	beq.n	800abe8 <pvPortMalloc+0xfc>
	__asm volatile
 800abd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	613b      	str	r3, [r7, #16]
}
 800abe2:	bf00      	nop
 800abe4:	bf00      	nop
 800abe6:	e7fd      	b.n	800abe4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800abe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abea:	685a      	ldr	r2, [r3, #4]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	1ad2      	subs	r2, r2, r3
 800abf0:	69bb      	ldr	r3, [r7, #24]
 800abf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800abf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800abfa:	69b8      	ldr	r0, [r7, #24]
 800abfc:	f000 f90a 	bl	800ae14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac00:	4b1d      	ldr	r3, [pc, #116]	@ (800ac78 <pvPortMalloc+0x18c>)
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	4a1b      	ldr	r2, [pc, #108]	@ (800ac78 <pvPortMalloc+0x18c>)
 800ac0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ac78 <pvPortMalloc+0x18c>)
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	4b1b      	ldr	r3, [pc, #108]	@ (800ac80 <pvPortMalloc+0x194>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	429a      	cmp	r2, r3
 800ac18:	d203      	bcs.n	800ac22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac1a:	4b17      	ldr	r3, [pc, #92]	@ (800ac78 <pvPortMalloc+0x18c>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4a18      	ldr	r2, [pc, #96]	@ (800ac80 <pvPortMalloc+0x194>)
 800ac20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac24:	685a      	ldr	r2, [r3, #4]
 800ac26:	4b13      	ldr	r3, [pc, #76]	@ (800ac74 <pvPortMalloc+0x188>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	431a      	orrs	r2, r3
 800ac2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac32:	2200      	movs	r2, #0
 800ac34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ac36:	4b13      	ldr	r3, [pc, #76]	@ (800ac84 <pvPortMalloc+0x198>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	4a11      	ldr	r2, [pc, #68]	@ (800ac84 <pvPortMalloc+0x198>)
 800ac3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac40:	f7fe fcd4 	bl	80095ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac44:	69fb      	ldr	r3, [r7, #28]
 800ac46:	f003 0307 	and.w	r3, r3, #7
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d00b      	beq.n	800ac66 <pvPortMalloc+0x17a>
	__asm volatile
 800ac4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac52:	f383 8811 	msr	BASEPRI, r3
 800ac56:	f3bf 8f6f 	isb	sy
 800ac5a:	f3bf 8f4f 	dsb	sy
 800ac5e:	60fb      	str	r3, [r7, #12]
}
 800ac60:	bf00      	nop
 800ac62:	bf00      	nop
 800ac64:	e7fd      	b.n	800ac62 <pvPortMalloc+0x176>
	return pvReturn;
 800ac66:	69fb      	ldr	r3, [r7, #28]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3728      	adds	r7, #40	@ 0x28
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	20001e54 	.word	0x20001e54
 800ac74:	20001e68 	.word	0x20001e68
 800ac78:	20001e58 	.word	0x20001e58
 800ac7c:	20001e4c 	.word	0x20001e4c
 800ac80:	20001e5c 	.word	0x20001e5c
 800ac84:	20001e60 	.word	0x20001e60

0800ac88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b086      	sub	sp, #24
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d04f      	beq.n	800ad3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac9a:	2308      	movs	r3, #8
 800ac9c:	425b      	negs	r3, r3
 800ac9e:	697a      	ldr	r2, [r7, #20]
 800aca0:	4413      	add	r3, r2
 800aca2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	685a      	ldr	r2, [r3, #4]
 800acac:	4b25      	ldr	r3, [pc, #148]	@ (800ad44 <vPortFree+0xbc>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4013      	ands	r3, r2
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d10b      	bne.n	800acce <vPortFree+0x46>
	__asm volatile
 800acb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acba:	f383 8811 	msr	BASEPRI, r3
 800acbe:	f3bf 8f6f 	isb	sy
 800acc2:	f3bf 8f4f 	dsb	sy
 800acc6:	60fb      	str	r3, [r7, #12]
}
 800acc8:	bf00      	nop
 800acca:	bf00      	nop
 800accc:	e7fd      	b.n	800acca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d00b      	beq.n	800acee <vPortFree+0x66>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	60bb      	str	r3, [r7, #8]
}
 800ace8:	bf00      	nop
 800acea:	bf00      	nop
 800acec:	e7fd      	b.n	800acea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	685a      	ldr	r2, [r3, #4]
 800acf2:	4b14      	ldr	r3, [pc, #80]	@ (800ad44 <vPortFree+0xbc>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4013      	ands	r3, r2
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d01e      	beq.n	800ad3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d11a      	bne.n	800ad3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	685a      	ldr	r2, [r3, #4]
 800ad08:	4b0e      	ldr	r3, [pc, #56]	@ (800ad44 <vPortFree+0xbc>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	43db      	mvns	r3, r3
 800ad0e:	401a      	ands	r2, r3
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ad14:	f7fe fc5c 	bl	80095d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	685a      	ldr	r2, [r3, #4]
 800ad1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad48 <vPortFree+0xc0>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4413      	add	r3, r2
 800ad22:	4a09      	ldr	r2, [pc, #36]	@ (800ad48 <vPortFree+0xc0>)
 800ad24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ad26:	6938      	ldr	r0, [r7, #16]
 800ad28:	f000 f874 	bl	800ae14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ad2c:	4b07      	ldr	r3, [pc, #28]	@ (800ad4c <vPortFree+0xc4>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	3301      	adds	r3, #1
 800ad32:	4a06      	ldr	r2, [pc, #24]	@ (800ad4c <vPortFree+0xc4>)
 800ad34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ad36:	f7fe fc59 	bl	80095ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ad3a:	bf00      	nop
 800ad3c:	3718      	adds	r7, #24
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	20001e68 	.word	0x20001e68
 800ad48:	20001e58 	.word	0x20001e58
 800ad4c:	20001e64 	.word	0x20001e64

0800ad50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad50:	b480      	push	{r7}
 800ad52:	b085      	sub	sp, #20
 800ad54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad56:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ad5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad5c:	4b27      	ldr	r3, [pc, #156]	@ (800adfc <prvHeapInit+0xac>)
 800ad5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f003 0307 	and.w	r3, r3, #7
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00c      	beq.n	800ad84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	3307      	adds	r3, #7
 800ad6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f023 0307 	bic.w	r3, r3, #7
 800ad76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad78:	68ba      	ldr	r2, [r7, #8]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	4a1f      	ldr	r2, [pc, #124]	@ (800adfc <prvHeapInit+0xac>)
 800ad80:	4413      	add	r3, r2
 800ad82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad88:	4a1d      	ldr	r2, [pc, #116]	@ (800ae00 <prvHeapInit+0xb0>)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad8e:	4b1c      	ldr	r3, [pc, #112]	@ (800ae00 <prvHeapInit+0xb0>)
 800ad90:	2200      	movs	r2, #0
 800ad92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	68ba      	ldr	r2, [r7, #8]
 800ad98:	4413      	add	r3, r2
 800ad9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad9c:	2208      	movs	r2, #8
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	1a9b      	subs	r3, r3, r2
 800ada2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f023 0307 	bic.w	r3, r3, #7
 800adaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	4a15      	ldr	r2, [pc, #84]	@ (800ae04 <prvHeapInit+0xb4>)
 800adb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800adb2:	4b14      	ldr	r3, [pc, #80]	@ (800ae04 <prvHeapInit+0xb4>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2200      	movs	r2, #0
 800adb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800adba:	4b12      	ldr	r3, [pc, #72]	@ (800ae04 <prvHeapInit+0xb4>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2200      	movs	r2, #0
 800adc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	68fa      	ldr	r2, [r7, #12]
 800adca:	1ad2      	subs	r2, r2, r3
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800add0:	4b0c      	ldr	r3, [pc, #48]	@ (800ae04 <prvHeapInit+0xb4>)
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	4a0a      	ldr	r2, [pc, #40]	@ (800ae08 <prvHeapInit+0xb8>)
 800adde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	4a09      	ldr	r2, [pc, #36]	@ (800ae0c <prvHeapInit+0xbc>)
 800ade6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ade8:	4b09      	ldr	r3, [pc, #36]	@ (800ae10 <prvHeapInit+0xc0>)
 800adea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800adee:	601a      	str	r2, [r3, #0]
}
 800adf0:	bf00      	nop
 800adf2:	3714      	adds	r7, #20
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr
 800adfc:	2000124c 	.word	0x2000124c
 800ae00:	20001e4c 	.word	0x20001e4c
 800ae04:	20001e54 	.word	0x20001e54
 800ae08:	20001e5c 	.word	0x20001e5c
 800ae0c:	20001e58 	.word	0x20001e58
 800ae10:	20001e68 	.word	0x20001e68

0800ae14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae14:	b480      	push	{r7}
 800ae16:	b085      	sub	sp, #20
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae1c:	4b28      	ldr	r3, [pc, #160]	@ (800aec0 <prvInsertBlockIntoFreeList+0xac>)
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	e002      	b.n	800ae28 <prvInsertBlockIntoFreeList+0x14>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	60fb      	str	r3, [r7, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	429a      	cmp	r2, r3
 800ae30:	d8f7      	bhi.n	800ae22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	68ba      	ldr	r2, [r7, #8]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	429a      	cmp	r2, r3
 800ae42:	d108      	bne.n	800ae56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	441a      	add	r2, r3
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	68ba      	ldr	r2, [r7, #8]
 800ae60:	441a      	add	r2, r3
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d118      	bne.n	800ae9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681a      	ldr	r2, [r3, #0]
 800ae6e:	4b15      	ldr	r3, [pc, #84]	@ (800aec4 <prvInsertBlockIntoFreeList+0xb0>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d00d      	beq.n	800ae92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	685a      	ldr	r2, [r3, #4]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	441a      	add	r2, r3
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	601a      	str	r2, [r3, #0]
 800ae90:	e008      	b.n	800aea4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae92:	4b0c      	ldr	r3, [pc, #48]	@ (800aec4 <prvInsertBlockIntoFreeList+0xb0>)
 800ae94:	681a      	ldr	r2, [r3, #0]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	601a      	str	r2, [r3, #0]
 800ae9a:	e003      	b.n	800aea4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681a      	ldr	r2, [r3, #0]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aea4:	68fa      	ldr	r2, [r7, #12]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d002      	beq.n	800aeb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aeb2:	bf00      	nop
 800aeb4:	3714      	adds	r7, #20
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	20001e4c 	.word	0x20001e4c
 800aec4:	20001e54 	.word	0x20001e54

0800aec8 <sbrk_aligned>:
 800aec8:	b570      	push	{r4, r5, r6, lr}
 800aeca:	4e0f      	ldr	r6, [pc, #60]	@ (800af08 <sbrk_aligned+0x40>)
 800aecc:	460c      	mov	r4, r1
 800aece:	6831      	ldr	r1, [r6, #0]
 800aed0:	4605      	mov	r5, r0
 800aed2:	b911      	cbnz	r1, 800aeda <sbrk_aligned+0x12>
 800aed4:	f000 fa36 	bl	800b344 <_sbrk_r>
 800aed8:	6030      	str	r0, [r6, #0]
 800aeda:	4621      	mov	r1, r4
 800aedc:	4628      	mov	r0, r5
 800aede:	f000 fa31 	bl	800b344 <_sbrk_r>
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	d103      	bne.n	800aeee <sbrk_aligned+0x26>
 800aee6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800aeea:	4620      	mov	r0, r4
 800aeec:	bd70      	pop	{r4, r5, r6, pc}
 800aeee:	1cc4      	adds	r4, r0, #3
 800aef0:	f024 0403 	bic.w	r4, r4, #3
 800aef4:	42a0      	cmp	r0, r4
 800aef6:	d0f8      	beq.n	800aeea <sbrk_aligned+0x22>
 800aef8:	1a21      	subs	r1, r4, r0
 800aefa:	4628      	mov	r0, r5
 800aefc:	f000 fa22 	bl	800b344 <_sbrk_r>
 800af00:	3001      	adds	r0, #1
 800af02:	d1f2      	bne.n	800aeea <sbrk_aligned+0x22>
 800af04:	e7ef      	b.n	800aee6 <sbrk_aligned+0x1e>
 800af06:	bf00      	nop
 800af08:	20001e6c 	.word	0x20001e6c

0800af0c <_malloc_r>:
 800af0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af10:	1ccd      	adds	r5, r1, #3
 800af12:	f025 0503 	bic.w	r5, r5, #3
 800af16:	3508      	adds	r5, #8
 800af18:	2d0c      	cmp	r5, #12
 800af1a:	bf38      	it	cc
 800af1c:	250c      	movcc	r5, #12
 800af1e:	2d00      	cmp	r5, #0
 800af20:	4606      	mov	r6, r0
 800af22:	db01      	blt.n	800af28 <_malloc_r+0x1c>
 800af24:	42a9      	cmp	r1, r5
 800af26:	d904      	bls.n	800af32 <_malloc_r+0x26>
 800af28:	230c      	movs	r3, #12
 800af2a:	6033      	str	r3, [r6, #0]
 800af2c:	2000      	movs	r0, #0
 800af2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b008 <_malloc_r+0xfc>
 800af36:	f000 f869 	bl	800b00c <__malloc_lock>
 800af3a:	f8d8 3000 	ldr.w	r3, [r8]
 800af3e:	461c      	mov	r4, r3
 800af40:	bb44      	cbnz	r4, 800af94 <_malloc_r+0x88>
 800af42:	4629      	mov	r1, r5
 800af44:	4630      	mov	r0, r6
 800af46:	f7ff ffbf 	bl	800aec8 <sbrk_aligned>
 800af4a:	1c43      	adds	r3, r0, #1
 800af4c:	4604      	mov	r4, r0
 800af4e:	d158      	bne.n	800b002 <_malloc_r+0xf6>
 800af50:	f8d8 4000 	ldr.w	r4, [r8]
 800af54:	4627      	mov	r7, r4
 800af56:	2f00      	cmp	r7, #0
 800af58:	d143      	bne.n	800afe2 <_malloc_r+0xd6>
 800af5a:	2c00      	cmp	r4, #0
 800af5c:	d04b      	beq.n	800aff6 <_malloc_r+0xea>
 800af5e:	6823      	ldr	r3, [r4, #0]
 800af60:	4639      	mov	r1, r7
 800af62:	4630      	mov	r0, r6
 800af64:	eb04 0903 	add.w	r9, r4, r3
 800af68:	f000 f9ec 	bl	800b344 <_sbrk_r>
 800af6c:	4581      	cmp	r9, r0
 800af6e:	d142      	bne.n	800aff6 <_malloc_r+0xea>
 800af70:	6821      	ldr	r1, [r4, #0]
 800af72:	1a6d      	subs	r5, r5, r1
 800af74:	4629      	mov	r1, r5
 800af76:	4630      	mov	r0, r6
 800af78:	f7ff ffa6 	bl	800aec8 <sbrk_aligned>
 800af7c:	3001      	adds	r0, #1
 800af7e:	d03a      	beq.n	800aff6 <_malloc_r+0xea>
 800af80:	6823      	ldr	r3, [r4, #0]
 800af82:	442b      	add	r3, r5
 800af84:	6023      	str	r3, [r4, #0]
 800af86:	f8d8 3000 	ldr.w	r3, [r8]
 800af8a:	685a      	ldr	r2, [r3, #4]
 800af8c:	bb62      	cbnz	r2, 800afe8 <_malloc_r+0xdc>
 800af8e:	f8c8 7000 	str.w	r7, [r8]
 800af92:	e00f      	b.n	800afb4 <_malloc_r+0xa8>
 800af94:	6822      	ldr	r2, [r4, #0]
 800af96:	1b52      	subs	r2, r2, r5
 800af98:	d420      	bmi.n	800afdc <_malloc_r+0xd0>
 800af9a:	2a0b      	cmp	r2, #11
 800af9c:	d917      	bls.n	800afce <_malloc_r+0xc2>
 800af9e:	1961      	adds	r1, r4, r5
 800afa0:	42a3      	cmp	r3, r4
 800afa2:	6025      	str	r5, [r4, #0]
 800afa4:	bf18      	it	ne
 800afa6:	6059      	strne	r1, [r3, #4]
 800afa8:	6863      	ldr	r3, [r4, #4]
 800afaa:	bf08      	it	eq
 800afac:	f8c8 1000 	streq.w	r1, [r8]
 800afb0:	5162      	str	r2, [r4, r5]
 800afb2:	604b      	str	r3, [r1, #4]
 800afb4:	4630      	mov	r0, r6
 800afb6:	f000 f82f 	bl	800b018 <__malloc_unlock>
 800afba:	f104 000b 	add.w	r0, r4, #11
 800afbe:	1d23      	adds	r3, r4, #4
 800afc0:	f020 0007 	bic.w	r0, r0, #7
 800afc4:	1ac2      	subs	r2, r0, r3
 800afc6:	bf1c      	itt	ne
 800afc8:	1a1b      	subne	r3, r3, r0
 800afca:	50a3      	strne	r3, [r4, r2]
 800afcc:	e7af      	b.n	800af2e <_malloc_r+0x22>
 800afce:	6862      	ldr	r2, [r4, #4]
 800afd0:	42a3      	cmp	r3, r4
 800afd2:	bf0c      	ite	eq
 800afd4:	f8c8 2000 	streq.w	r2, [r8]
 800afd8:	605a      	strne	r2, [r3, #4]
 800afda:	e7eb      	b.n	800afb4 <_malloc_r+0xa8>
 800afdc:	4623      	mov	r3, r4
 800afde:	6864      	ldr	r4, [r4, #4]
 800afe0:	e7ae      	b.n	800af40 <_malloc_r+0x34>
 800afe2:	463c      	mov	r4, r7
 800afe4:	687f      	ldr	r7, [r7, #4]
 800afe6:	e7b6      	b.n	800af56 <_malloc_r+0x4a>
 800afe8:	461a      	mov	r2, r3
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	42a3      	cmp	r3, r4
 800afee:	d1fb      	bne.n	800afe8 <_malloc_r+0xdc>
 800aff0:	2300      	movs	r3, #0
 800aff2:	6053      	str	r3, [r2, #4]
 800aff4:	e7de      	b.n	800afb4 <_malloc_r+0xa8>
 800aff6:	230c      	movs	r3, #12
 800aff8:	6033      	str	r3, [r6, #0]
 800affa:	4630      	mov	r0, r6
 800affc:	f000 f80c 	bl	800b018 <__malloc_unlock>
 800b000:	e794      	b.n	800af2c <_malloc_r+0x20>
 800b002:	6005      	str	r5, [r0, #0]
 800b004:	e7d6      	b.n	800afb4 <_malloc_r+0xa8>
 800b006:	bf00      	nop
 800b008:	20001e70 	.word	0x20001e70

0800b00c <__malloc_lock>:
 800b00c:	4801      	ldr	r0, [pc, #4]	@ (800b014 <__malloc_lock+0x8>)
 800b00e:	f000 b9d4 	b.w	800b3ba <__retarget_lock_acquire_recursive>
 800b012:	bf00      	nop
 800b014:	20001fb4 	.word	0x20001fb4

0800b018 <__malloc_unlock>:
 800b018:	4801      	ldr	r0, [pc, #4]	@ (800b020 <__malloc_unlock+0x8>)
 800b01a:	f000 b9cf 	b.w	800b3bc <__retarget_lock_release_recursive>
 800b01e:	bf00      	nop
 800b020:	20001fb4 	.word	0x20001fb4

0800b024 <std>:
 800b024:	2300      	movs	r3, #0
 800b026:	b510      	push	{r4, lr}
 800b028:	4604      	mov	r4, r0
 800b02a:	e9c0 3300 	strd	r3, r3, [r0]
 800b02e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b032:	6083      	str	r3, [r0, #8]
 800b034:	8181      	strh	r1, [r0, #12]
 800b036:	6643      	str	r3, [r0, #100]	@ 0x64
 800b038:	81c2      	strh	r2, [r0, #14]
 800b03a:	6183      	str	r3, [r0, #24]
 800b03c:	4619      	mov	r1, r3
 800b03e:	2208      	movs	r2, #8
 800b040:	305c      	adds	r0, #92	@ 0x5c
 800b042:	f000 f921 	bl	800b288 <memset>
 800b046:	4b0d      	ldr	r3, [pc, #52]	@ (800b07c <std+0x58>)
 800b048:	6263      	str	r3, [r4, #36]	@ 0x24
 800b04a:	4b0d      	ldr	r3, [pc, #52]	@ (800b080 <std+0x5c>)
 800b04c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b04e:	4b0d      	ldr	r3, [pc, #52]	@ (800b084 <std+0x60>)
 800b050:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b052:	4b0d      	ldr	r3, [pc, #52]	@ (800b088 <std+0x64>)
 800b054:	6323      	str	r3, [r4, #48]	@ 0x30
 800b056:	4b0d      	ldr	r3, [pc, #52]	@ (800b08c <std+0x68>)
 800b058:	6224      	str	r4, [r4, #32]
 800b05a:	429c      	cmp	r4, r3
 800b05c:	d006      	beq.n	800b06c <std+0x48>
 800b05e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b062:	4294      	cmp	r4, r2
 800b064:	d002      	beq.n	800b06c <std+0x48>
 800b066:	33d0      	adds	r3, #208	@ 0xd0
 800b068:	429c      	cmp	r4, r3
 800b06a:	d105      	bne.n	800b078 <std+0x54>
 800b06c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b074:	f000 b9a0 	b.w	800b3b8 <__retarget_lock_init_recursive>
 800b078:	bd10      	pop	{r4, pc}
 800b07a:	bf00      	nop
 800b07c:	0800bb69 	.word	0x0800bb69
 800b080:	0800bb8b 	.word	0x0800bb8b
 800b084:	0800bbc3 	.word	0x0800bbc3
 800b088:	0800bbe7 	.word	0x0800bbe7
 800b08c:	20001e74 	.word	0x20001e74

0800b090 <stdio_exit_handler>:
 800b090:	4a02      	ldr	r2, [pc, #8]	@ (800b09c <stdio_exit_handler+0xc>)
 800b092:	4903      	ldr	r1, [pc, #12]	@ (800b0a0 <stdio_exit_handler+0x10>)
 800b094:	4803      	ldr	r0, [pc, #12]	@ (800b0a4 <stdio_exit_handler+0x14>)
 800b096:	f000 b869 	b.w	800b16c <_fwalk_sglue>
 800b09a:	bf00      	nop
 800b09c:	20000010 	.word	0x20000010
 800b0a0:	0800bb19 	.word	0x0800bb19
 800b0a4:	20000020 	.word	0x20000020

0800b0a8 <cleanup_stdio>:
 800b0a8:	6841      	ldr	r1, [r0, #4]
 800b0aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b0dc <cleanup_stdio+0x34>)
 800b0ac:	4299      	cmp	r1, r3
 800b0ae:	b510      	push	{r4, lr}
 800b0b0:	4604      	mov	r4, r0
 800b0b2:	d001      	beq.n	800b0b8 <cleanup_stdio+0x10>
 800b0b4:	f000 fd30 	bl	800bb18 <_fflush_r>
 800b0b8:	68a1      	ldr	r1, [r4, #8]
 800b0ba:	4b09      	ldr	r3, [pc, #36]	@ (800b0e0 <cleanup_stdio+0x38>)
 800b0bc:	4299      	cmp	r1, r3
 800b0be:	d002      	beq.n	800b0c6 <cleanup_stdio+0x1e>
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	f000 fd29 	bl	800bb18 <_fflush_r>
 800b0c6:	68e1      	ldr	r1, [r4, #12]
 800b0c8:	4b06      	ldr	r3, [pc, #24]	@ (800b0e4 <cleanup_stdio+0x3c>)
 800b0ca:	4299      	cmp	r1, r3
 800b0cc:	d004      	beq.n	800b0d8 <cleanup_stdio+0x30>
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0d4:	f000 bd20 	b.w	800bb18 <_fflush_r>
 800b0d8:	bd10      	pop	{r4, pc}
 800b0da:	bf00      	nop
 800b0dc:	20001e74 	.word	0x20001e74
 800b0e0:	20001edc 	.word	0x20001edc
 800b0e4:	20001f44 	.word	0x20001f44

0800b0e8 <global_stdio_init.part.0>:
 800b0e8:	b510      	push	{r4, lr}
 800b0ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b118 <global_stdio_init.part.0+0x30>)
 800b0ec:	4c0b      	ldr	r4, [pc, #44]	@ (800b11c <global_stdio_init.part.0+0x34>)
 800b0ee:	4a0c      	ldr	r2, [pc, #48]	@ (800b120 <global_stdio_init.part.0+0x38>)
 800b0f0:	601a      	str	r2, [r3, #0]
 800b0f2:	4620      	mov	r0, r4
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	2104      	movs	r1, #4
 800b0f8:	f7ff ff94 	bl	800b024 <std>
 800b0fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b100:	2201      	movs	r2, #1
 800b102:	2109      	movs	r1, #9
 800b104:	f7ff ff8e 	bl	800b024 <std>
 800b108:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b10c:	2202      	movs	r2, #2
 800b10e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b112:	2112      	movs	r1, #18
 800b114:	f7ff bf86 	b.w	800b024 <std>
 800b118:	20001fac 	.word	0x20001fac
 800b11c:	20001e74 	.word	0x20001e74
 800b120:	0800b091 	.word	0x0800b091

0800b124 <__sfp_lock_acquire>:
 800b124:	4801      	ldr	r0, [pc, #4]	@ (800b12c <__sfp_lock_acquire+0x8>)
 800b126:	f000 b948 	b.w	800b3ba <__retarget_lock_acquire_recursive>
 800b12a:	bf00      	nop
 800b12c:	20001fb5 	.word	0x20001fb5

0800b130 <__sfp_lock_release>:
 800b130:	4801      	ldr	r0, [pc, #4]	@ (800b138 <__sfp_lock_release+0x8>)
 800b132:	f000 b943 	b.w	800b3bc <__retarget_lock_release_recursive>
 800b136:	bf00      	nop
 800b138:	20001fb5 	.word	0x20001fb5

0800b13c <__sinit>:
 800b13c:	b510      	push	{r4, lr}
 800b13e:	4604      	mov	r4, r0
 800b140:	f7ff fff0 	bl	800b124 <__sfp_lock_acquire>
 800b144:	6a23      	ldr	r3, [r4, #32]
 800b146:	b11b      	cbz	r3, 800b150 <__sinit+0x14>
 800b148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b14c:	f7ff bff0 	b.w	800b130 <__sfp_lock_release>
 800b150:	4b04      	ldr	r3, [pc, #16]	@ (800b164 <__sinit+0x28>)
 800b152:	6223      	str	r3, [r4, #32]
 800b154:	4b04      	ldr	r3, [pc, #16]	@ (800b168 <__sinit+0x2c>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d1f5      	bne.n	800b148 <__sinit+0xc>
 800b15c:	f7ff ffc4 	bl	800b0e8 <global_stdio_init.part.0>
 800b160:	e7f2      	b.n	800b148 <__sinit+0xc>
 800b162:	bf00      	nop
 800b164:	0800b0a9 	.word	0x0800b0a9
 800b168:	20001fac 	.word	0x20001fac

0800b16c <_fwalk_sglue>:
 800b16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b170:	4607      	mov	r7, r0
 800b172:	4688      	mov	r8, r1
 800b174:	4614      	mov	r4, r2
 800b176:	2600      	movs	r6, #0
 800b178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b17c:	f1b9 0901 	subs.w	r9, r9, #1
 800b180:	d505      	bpl.n	800b18e <_fwalk_sglue+0x22>
 800b182:	6824      	ldr	r4, [r4, #0]
 800b184:	2c00      	cmp	r4, #0
 800b186:	d1f7      	bne.n	800b178 <_fwalk_sglue+0xc>
 800b188:	4630      	mov	r0, r6
 800b18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b18e:	89ab      	ldrh	r3, [r5, #12]
 800b190:	2b01      	cmp	r3, #1
 800b192:	d907      	bls.n	800b1a4 <_fwalk_sglue+0x38>
 800b194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b198:	3301      	adds	r3, #1
 800b19a:	d003      	beq.n	800b1a4 <_fwalk_sglue+0x38>
 800b19c:	4629      	mov	r1, r5
 800b19e:	4638      	mov	r0, r7
 800b1a0:	47c0      	blx	r8
 800b1a2:	4306      	orrs	r6, r0
 800b1a4:	3568      	adds	r5, #104	@ 0x68
 800b1a6:	e7e9      	b.n	800b17c <_fwalk_sglue+0x10>

0800b1a8 <iprintf>:
 800b1a8:	b40f      	push	{r0, r1, r2, r3}
 800b1aa:	b507      	push	{r0, r1, r2, lr}
 800b1ac:	4906      	ldr	r1, [pc, #24]	@ (800b1c8 <iprintf+0x20>)
 800b1ae:	ab04      	add	r3, sp, #16
 800b1b0:	6808      	ldr	r0, [r1, #0]
 800b1b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1b6:	6881      	ldr	r1, [r0, #8]
 800b1b8:	9301      	str	r3, [sp, #4]
 800b1ba:	f000 f983 	bl	800b4c4 <_vfiprintf_r>
 800b1be:	b003      	add	sp, #12
 800b1c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1c4:	b004      	add	sp, #16
 800b1c6:	4770      	bx	lr
 800b1c8:	2000001c 	.word	0x2000001c

0800b1cc <_puts_r>:
 800b1cc:	6a03      	ldr	r3, [r0, #32]
 800b1ce:	b570      	push	{r4, r5, r6, lr}
 800b1d0:	6884      	ldr	r4, [r0, #8]
 800b1d2:	4605      	mov	r5, r0
 800b1d4:	460e      	mov	r6, r1
 800b1d6:	b90b      	cbnz	r3, 800b1dc <_puts_r+0x10>
 800b1d8:	f7ff ffb0 	bl	800b13c <__sinit>
 800b1dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1de:	07db      	lsls	r3, r3, #31
 800b1e0:	d405      	bmi.n	800b1ee <_puts_r+0x22>
 800b1e2:	89a3      	ldrh	r3, [r4, #12]
 800b1e4:	0598      	lsls	r0, r3, #22
 800b1e6:	d402      	bmi.n	800b1ee <_puts_r+0x22>
 800b1e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1ea:	f000 f8e6 	bl	800b3ba <__retarget_lock_acquire_recursive>
 800b1ee:	89a3      	ldrh	r3, [r4, #12]
 800b1f0:	0719      	lsls	r1, r3, #28
 800b1f2:	d502      	bpl.n	800b1fa <_puts_r+0x2e>
 800b1f4:	6923      	ldr	r3, [r4, #16]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d135      	bne.n	800b266 <_puts_r+0x9a>
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	f000 fd35 	bl	800bc6c <__swsetup_r>
 800b202:	b380      	cbz	r0, 800b266 <_puts_r+0x9a>
 800b204:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b208:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b20a:	07da      	lsls	r2, r3, #31
 800b20c:	d405      	bmi.n	800b21a <_puts_r+0x4e>
 800b20e:	89a3      	ldrh	r3, [r4, #12]
 800b210:	059b      	lsls	r3, r3, #22
 800b212:	d402      	bmi.n	800b21a <_puts_r+0x4e>
 800b214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b216:	f000 f8d1 	bl	800b3bc <__retarget_lock_release_recursive>
 800b21a:	4628      	mov	r0, r5
 800b21c:	bd70      	pop	{r4, r5, r6, pc}
 800b21e:	2b00      	cmp	r3, #0
 800b220:	da04      	bge.n	800b22c <_puts_r+0x60>
 800b222:	69a2      	ldr	r2, [r4, #24]
 800b224:	429a      	cmp	r2, r3
 800b226:	dc17      	bgt.n	800b258 <_puts_r+0x8c>
 800b228:	290a      	cmp	r1, #10
 800b22a:	d015      	beq.n	800b258 <_puts_r+0x8c>
 800b22c:	6823      	ldr	r3, [r4, #0]
 800b22e:	1c5a      	adds	r2, r3, #1
 800b230:	6022      	str	r2, [r4, #0]
 800b232:	7019      	strb	r1, [r3, #0]
 800b234:	68a3      	ldr	r3, [r4, #8]
 800b236:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b23a:	3b01      	subs	r3, #1
 800b23c:	60a3      	str	r3, [r4, #8]
 800b23e:	2900      	cmp	r1, #0
 800b240:	d1ed      	bne.n	800b21e <_puts_r+0x52>
 800b242:	2b00      	cmp	r3, #0
 800b244:	da11      	bge.n	800b26a <_puts_r+0x9e>
 800b246:	4622      	mov	r2, r4
 800b248:	210a      	movs	r1, #10
 800b24a:	4628      	mov	r0, r5
 800b24c:	f000 fccf 	bl	800bbee <__swbuf_r>
 800b250:	3001      	adds	r0, #1
 800b252:	d0d7      	beq.n	800b204 <_puts_r+0x38>
 800b254:	250a      	movs	r5, #10
 800b256:	e7d7      	b.n	800b208 <_puts_r+0x3c>
 800b258:	4622      	mov	r2, r4
 800b25a:	4628      	mov	r0, r5
 800b25c:	f000 fcc7 	bl	800bbee <__swbuf_r>
 800b260:	3001      	adds	r0, #1
 800b262:	d1e7      	bne.n	800b234 <_puts_r+0x68>
 800b264:	e7ce      	b.n	800b204 <_puts_r+0x38>
 800b266:	3e01      	subs	r6, #1
 800b268:	e7e4      	b.n	800b234 <_puts_r+0x68>
 800b26a:	6823      	ldr	r3, [r4, #0]
 800b26c:	1c5a      	adds	r2, r3, #1
 800b26e:	6022      	str	r2, [r4, #0]
 800b270:	220a      	movs	r2, #10
 800b272:	701a      	strb	r2, [r3, #0]
 800b274:	e7ee      	b.n	800b254 <_puts_r+0x88>
	...

0800b278 <puts>:
 800b278:	4b02      	ldr	r3, [pc, #8]	@ (800b284 <puts+0xc>)
 800b27a:	4601      	mov	r1, r0
 800b27c:	6818      	ldr	r0, [r3, #0]
 800b27e:	f7ff bfa5 	b.w	800b1cc <_puts_r>
 800b282:	bf00      	nop
 800b284:	2000001c 	.word	0x2000001c

0800b288 <memset>:
 800b288:	4402      	add	r2, r0
 800b28a:	4603      	mov	r3, r0
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d100      	bne.n	800b292 <memset+0xa>
 800b290:	4770      	bx	lr
 800b292:	f803 1b01 	strb.w	r1, [r3], #1
 800b296:	e7f9      	b.n	800b28c <memset+0x4>

0800b298 <_reclaim_reent>:
 800b298:	4b29      	ldr	r3, [pc, #164]	@ (800b340 <_reclaim_reent+0xa8>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4283      	cmp	r3, r0
 800b29e:	b570      	push	{r4, r5, r6, lr}
 800b2a0:	4604      	mov	r4, r0
 800b2a2:	d04b      	beq.n	800b33c <_reclaim_reent+0xa4>
 800b2a4:	69c3      	ldr	r3, [r0, #28]
 800b2a6:	b1ab      	cbz	r3, 800b2d4 <_reclaim_reent+0x3c>
 800b2a8:	68db      	ldr	r3, [r3, #12]
 800b2aa:	b16b      	cbz	r3, 800b2c8 <_reclaim_reent+0x30>
 800b2ac:	2500      	movs	r5, #0
 800b2ae:	69e3      	ldr	r3, [r4, #28]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	5959      	ldr	r1, [r3, r5]
 800b2b4:	2900      	cmp	r1, #0
 800b2b6:	d13b      	bne.n	800b330 <_reclaim_reent+0x98>
 800b2b8:	3504      	adds	r5, #4
 800b2ba:	2d80      	cmp	r5, #128	@ 0x80
 800b2bc:	d1f7      	bne.n	800b2ae <_reclaim_reent+0x16>
 800b2be:	69e3      	ldr	r3, [r4, #28]
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	68d9      	ldr	r1, [r3, #12]
 800b2c4:	f000 f88a 	bl	800b3dc <_free_r>
 800b2c8:	69e3      	ldr	r3, [r4, #28]
 800b2ca:	6819      	ldr	r1, [r3, #0]
 800b2cc:	b111      	cbz	r1, 800b2d4 <_reclaim_reent+0x3c>
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f000 f884 	bl	800b3dc <_free_r>
 800b2d4:	6961      	ldr	r1, [r4, #20]
 800b2d6:	b111      	cbz	r1, 800b2de <_reclaim_reent+0x46>
 800b2d8:	4620      	mov	r0, r4
 800b2da:	f000 f87f 	bl	800b3dc <_free_r>
 800b2de:	69e1      	ldr	r1, [r4, #28]
 800b2e0:	b111      	cbz	r1, 800b2e8 <_reclaim_reent+0x50>
 800b2e2:	4620      	mov	r0, r4
 800b2e4:	f000 f87a 	bl	800b3dc <_free_r>
 800b2e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b2ea:	b111      	cbz	r1, 800b2f2 <_reclaim_reent+0x5a>
 800b2ec:	4620      	mov	r0, r4
 800b2ee:	f000 f875 	bl	800b3dc <_free_r>
 800b2f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2f4:	b111      	cbz	r1, 800b2fc <_reclaim_reent+0x64>
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	f000 f870 	bl	800b3dc <_free_r>
 800b2fc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b2fe:	b111      	cbz	r1, 800b306 <_reclaim_reent+0x6e>
 800b300:	4620      	mov	r0, r4
 800b302:	f000 f86b 	bl	800b3dc <_free_r>
 800b306:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b308:	b111      	cbz	r1, 800b310 <_reclaim_reent+0x78>
 800b30a:	4620      	mov	r0, r4
 800b30c:	f000 f866 	bl	800b3dc <_free_r>
 800b310:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b312:	b111      	cbz	r1, 800b31a <_reclaim_reent+0x82>
 800b314:	4620      	mov	r0, r4
 800b316:	f000 f861 	bl	800b3dc <_free_r>
 800b31a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b31c:	b111      	cbz	r1, 800b324 <_reclaim_reent+0x8c>
 800b31e:	4620      	mov	r0, r4
 800b320:	f000 f85c 	bl	800b3dc <_free_r>
 800b324:	6a23      	ldr	r3, [r4, #32]
 800b326:	b14b      	cbz	r3, 800b33c <_reclaim_reent+0xa4>
 800b328:	4620      	mov	r0, r4
 800b32a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b32e:	4718      	bx	r3
 800b330:	680e      	ldr	r6, [r1, #0]
 800b332:	4620      	mov	r0, r4
 800b334:	f000 f852 	bl	800b3dc <_free_r>
 800b338:	4631      	mov	r1, r6
 800b33a:	e7bb      	b.n	800b2b4 <_reclaim_reent+0x1c>
 800b33c:	bd70      	pop	{r4, r5, r6, pc}
 800b33e:	bf00      	nop
 800b340:	2000001c 	.word	0x2000001c

0800b344 <_sbrk_r>:
 800b344:	b538      	push	{r3, r4, r5, lr}
 800b346:	4d06      	ldr	r5, [pc, #24]	@ (800b360 <_sbrk_r+0x1c>)
 800b348:	2300      	movs	r3, #0
 800b34a:	4604      	mov	r4, r0
 800b34c:	4608      	mov	r0, r1
 800b34e:	602b      	str	r3, [r5, #0]
 800b350:	f7f6 fa04 	bl	800175c <_sbrk>
 800b354:	1c43      	adds	r3, r0, #1
 800b356:	d102      	bne.n	800b35e <_sbrk_r+0x1a>
 800b358:	682b      	ldr	r3, [r5, #0]
 800b35a:	b103      	cbz	r3, 800b35e <_sbrk_r+0x1a>
 800b35c:	6023      	str	r3, [r4, #0]
 800b35e:	bd38      	pop	{r3, r4, r5, pc}
 800b360:	20001fb0 	.word	0x20001fb0

0800b364 <__errno>:
 800b364:	4b01      	ldr	r3, [pc, #4]	@ (800b36c <__errno+0x8>)
 800b366:	6818      	ldr	r0, [r3, #0]
 800b368:	4770      	bx	lr
 800b36a:	bf00      	nop
 800b36c:	2000001c 	.word	0x2000001c

0800b370 <__libc_init_array>:
 800b370:	b570      	push	{r4, r5, r6, lr}
 800b372:	4d0d      	ldr	r5, [pc, #52]	@ (800b3a8 <__libc_init_array+0x38>)
 800b374:	4c0d      	ldr	r4, [pc, #52]	@ (800b3ac <__libc_init_array+0x3c>)
 800b376:	1b64      	subs	r4, r4, r5
 800b378:	10a4      	asrs	r4, r4, #2
 800b37a:	2600      	movs	r6, #0
 800b37c:	42a6      	cmp	r6, r4
 800b37e:	d109      	bne.n	800b394 <__libc_init_array+0x24>
 800b380:	4d0b      	ldr	r5, [pc, #44]	@ (800b3b0 <__libc_init_array+0x40>)
 800b382:	4c0c      	ldr	r4, [pc, #48]	@ (800b3b4 <__libc_init_array+0x44>)
 800b384:	f000 fd92 	bl	800beac <_init>
 800b388:	1b64      	subs	r4, r4, r5
 800b38a:	10a4      	asrs	r4, r4, #2
 800b38c:	2600      	movs	r6, #0
 800b38e:	42a6      	cmp	r6, r4
 800b390:	d105      	bne.n	800b39e <__libc_init_array+0x2e>
 800b392:	bd70      	pop	{r4, r5, r6, pc}
 800b394:	f855 3b04 	ldr.w	r3, [r5], #4
 800b398:	4798      	blx	r3
 800b39a:	3601      	adds	r6, #1
 800b39c:	e7ee      	b.n	800b37c <__libc_init_array+0xc>
 800b39e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3a2:	4798      	blx	r3
 800b3a4:	3601      	adds	r6, #1
 800b3a6:	e7f2      	b.n	800b38e <__libc_init_array+0x1e>
 800b3a8:	0800c17c 	.word	0x0800c17c
 800b3ac:	0800c17c 	.word	0x0800c17c
 800b3b0:	0800c17c 	.word	0x0800c17c
 800b3b4:	0800c180 	.word	0x0800c180

0800b3b8 <__retarget_lock_init_recursive>:
 800b3b8:	4770      	bx	lr

0800b3ba <__retarget_lock_acquire_recursive>:
 800b3ba:	4770      	bx	lr

0800b3bc <__retarget_lock_release_recursive>:
 800b3bc:	4770      	bx	lr

0800b3be <memcpy>:
 800b3be:	440a      	add	r2, r1
 800b3c0:	4291      	cmp	r1, r2
 800b3c2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b3c6:	d100      	bne.n	800b3ca <memcpy+0xc>
 800b3c8:	4770      	bx	lr
 800b3ca:	b510      	push	{r4, lr}
 800b3cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3d4:	4291      	cmp	r1, r2
 800b3d6:	d1f9      	bne.n	800b3cc <memcpy+0xe>
 800b3d8:	bd10      	pop	{r4, pc}
	...

0800b3dc <_free_r>:
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	4605      	mov	r5, r0
 800b3e0:	2900      	cmp	r1, #0
 800b3e2:	d041      	beq.n	800b468 <_free_r+0x8c>
 800b3e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3e8:	1f0c      	subs	r4, r1, #4
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	bfb8      	it	lt
 800b3ee:	18e4      	addlt	r4, r4, r3
 800b3f0:	f7ff fe0c 	bl	800b00c <__malloc_lock>
 800b3f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b46c <_free_r+0x90>)
 800b3f6:	6813      	ldr	r3, [r2, #0]
 800b3f8:	b933      	cbnz	r3, 800b408 <_free_r+0x2c>
 800b3fa:	6063      	str	r3, [r4, #4]
 800b3fc:	6014      	str	r4, [r2, #0]
 800b3fe:	4628      	mov	r0, r5
 800b400:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b404:	f7ff be08 	b.w	800b018 <__malloc_unlock>
 800b408:	42a3      	cmp	r3, r4
 800b40a:	d908      	bls.n	800b41e <_free_r+0x42>
 800b40c:	6820      	ldr	r0, [r4, #0]
 800b40e:	1821      	adds	r1, r4, r0
 800b410:	428b      	cmp	r3, r1
 800b412:	bf01      	itttt	eq
 800b414:	6819      	ldreq	r1, [r3, #0]
 800b416:	685b      	ldreq	r3, [r3, #4]
 800b418:	1809      	addeq	r1, r1, r0
 800b41a:	6021      	streq	r1, [r4, #0]
 800b41c:	e7ed      	b.n	800b3fa <_free_r+0x1e>
 800b41e:	461a      	mov	r2, r3
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	b10b      	cbz	r3, 800b428 <_free_r+0x4c>
 800b424:	42a3      	cmp	r3, r4
 800b426:	d9fa      	bls.n	800b41e <_free_r+0x42>
 800b428:	6811      	ldr	r1, [r2, #0]
 800b42a:	1850      	adds	r0, r2, r1
 800b42c:	42a0      	cmp	r0, r4
 800b42e:	d10b      	bne.n	800b448 <_free_r+0x6c>
 800b430:	6820      	ldr	r0, [r4, #0]
 800b432:	4401      	add	r1, r0
 800b434:	1850      	adds	r0, r2, r1
 800b436:	4283      	cmp	r3, r0
 800b438:	6011      	str	r1, [r2, #0]
 800b43a:	d1e0      	bne.n	800b3fe <_free_r+0x22>
 800b43c:	6818      	ldr	r0, [r3, #0]
 800b43e:	685b      	ldr	r3, [r3, #4]
 800b440:	6053      	str	r3, [r2, #4]
 800b442:	4408      	add	r0, r1
 800b444:	6010      	str	r0, [r2, #0]
 800b446:	e7da      	b.n	800b3fe <_free_r+0x22>
 800b448:	d902      	bls.n	800b450 <_free_r+0x74>
 800b44a:	230c      	movs	r3, #12
 800b44c:	602b      	str	r3, [r5, #0]
 800b44e:	e7d6      	b.n	800b3fe <_free_r+0x22>
 800b450:	6820      	ldr	r0, [r4, #0]
 800b452:	1821      	adds	r1, r4, r0
 800b454:	428b      	cmp	r3, r1
 800b456:	bf04      	itt	eq
 800b458:	6819      	ldreq	r1, [r3, #0]
 800b45a:	685b      	ldreq	r3, [r3, #4]
 800b45c:	6063      	str	r3, [r4, #4]
 800b45e:	bf04      	itt	eq
 800b460:	1809      	addeq	r1, r1, r0
 800b462:	6021      	streq	r1, [r4, #0]
 800b464:	6054      	str	r4, [r2, #4]
 800b466:	e7ca      	b.n	800b3fe <_free_r+0x22>
 800b468:	bd38      	pop	{r3, r4, r5, pc}
 800b46a:	bf00      	nop
 800b46c:	20001e70 	.word	0x20001e70

0800b470 <__sfputc_r>:
 800b470:	6893      	ldr	r3, [r2, #8]
 800b472:	3b01      	subs	r3, #1
 800b474:	2b00      	cmp	r3, #0
 800b476:	b410      	push	{r4}
 800b478:	6093      	str	r3, [r2, #8]
 800b47a:	da08      	bge.n	800b48e <__sfputc_r+0x1e>
 800b47c:	6994      	ldr	r4, [r2, #24]
 800b47e:	42a3      	cmp	r3, r4
 800b480:	db01      	blt.n	800b486 <__sfputc_r+0x16>
 800b482:	290a      	cmp	r1, #10
 800b484:	d103      	bne.n	800b48e <__sfputc_r+0x1e>
 800b486:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b48a:	f000 bbb0 	b.w	800bbee <__swbuf_r>
 800b48e:	6813      	ldr	r3, [r2, #0]
 800b490:	1c58      	adds	r0, r3, #1
 800b492:	6010      	str	r0, [r2, #0]
 800b494:	7019      	strb	r1, [r3, #0]
 800b496:	4608      	mov	r0, r1
 800b498:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <__sfputs_r>:
 800b49e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a0:	4606      	mov	r6, r0
 800b4a2:	460f      	mov	r7, r1
 800b4a4:	4614      	mov	r4, r2
 800b4a6:	18d5      	adds	r5, r2, r3
 800b4a8:	42ac      	cmp	r4, r5
 800b4aa:	d101      	bne.n	800b4b0 <__sfputs_r+0x12>
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	e007      	b.n	800b4c0 <__sfputs_r+0x22>
 800b4b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4b4:	463a      	mov	r2, r7
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f7ff ffda 	bl	800b470 <__sfputc_r>
 800b4bc:	1c43      	adds	r3, r0, #1
 800b4be:	d1f3      	bne.n	800b4a8 <__sfputs_r+0xa>
 800b4c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b4c4 <_vfiprintf_r>:
 800b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c8:	460d      	mov	r5, r1
 800b4ca:	b09d      	sub	sp, #116	@ 0x74
 800b4cc:	4614      	mov	r4, r2
 800b4ce:	4698      	mov	r8, r3
 800b4d0:	4606      	mov	r6, r0
 800b4d2:	b118      	cbz	r0, 800b4dc <_vfiprintf_r+0x18>
 800b4d4:	6a03      	ldr	r3, [r0, #32]
 800b4d6:	b90b      	cbnz	r3, 800b4dc <_vfiprintf_r+0x18>
 800b4d8:	f7ff fe30 	bl	800b13c <__sinit>
 800b4dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4de:	07d9      	lsls	r1, r3, #31
 800b4e0:	d405      	bmi.n	800b4ee <_vfiprintf_r+0x2a>
 800b4e2:	89ab      	ldrh	r3, [r5, #12]
 800b4e4:	059a      	lsls	r2, r3, #22
 800b4e6:	d402      	bmi.n	800b4ee <_vfiprintf_r+0x2a>
 800b4e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ea:	f7ff ff66 	bl	800b3ba <__retarget_lock_acquire_recursive>
 800b4ee:	89ab      	ldrh	r3, [r5, #12]
 800b4f0:	071b      	lsls	r3, r3, #28
 800b4f2:	d501      	bpl.n	800b4f8 <_vfiprintf_r+0x34>
 800b4f4:	692b      	ldr	r3, [r5, #16]
 800b4f6:	b99b      	cbnz	r3, 800b520 <_vfiprintf_r+0x5c>
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f000 fbb6 	bl	800bc6c <__swsetup_r>
 800b500:	b170      	cbz	r0, 800b520 <_vfiprintf_r+0x5c>
 800b502:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b504:	07dc      	lsls	r4, r3, #31
 800b506:	d504      	bpl.n	800b512 <_vfiprintf_r+0x4e>
 800b508:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b50c:	b01d      	add	sp, #116	@ 0x74
 800b50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b512:	89ab      	ldrh	r3, [r5, #12]
 800b514:	0598      	lsls	r0, r3, #22
 800b516:	d4f7      	bmi.n	800b508 <_vfiprintf_r+0x44>
 800b518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b51a:	f7ff ff4f 	bl	800b3bc <__retarget_lock_release_recursive>
 800b51e:	e7f3      	b.n	800b508 <_vfiprintf_r+0x44>
 800b520:	2300      	movs	r3, #0
 800b522:	9309      	str	r3, [sp, #36]	@ 0x24
 800b524:	2320      	movs	r3, #32
 800b526:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b52a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b52e:	2330      	movs	r3, #48	@ 0x30
 800b530:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6e0 <_vfiprintf_r+0x21c>
 800b534:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b538:	f04f 0901 	mov.w	r9, #1
 800b53c:	4623      	mov	r3, r4
 800b53e:	469a      	mov	sl, r3
 800b540:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b544:	b10a      	cbz	r2, 800b54a <_vfiprintf_r+0x86>
 800b546:	2a25      	cmp	r2, #37	@ 0x25
 800b548:	d1f9      	bne.n	800b53e <_vfiprintf_r+0x7a>
 800b54a:	ebba 0b04 	subs.w	fp, sl, r4
 800b54e:	d00b      	beq.n	800b568 <_vfiprintf_r+0xa4>
 800b550:	465b      	mov	r3, fp
 800b552:	4622      	mov	r2, r4
 800b554:	4629      	mov	r1, r5
 800b556:	4630      	mov	r0, r6
 800b558:	f7ff ffa1 	bl	800b49e <__sfputs_r>
 800b55c:	3001      	adds	r0, #1
 800b55e:	f000 80a7 	beq.w	800b6b0 <_vfiprintf_r+0x1ec>
 800b562:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b564:	445a      	add	r2, fp
 800b566:	9209      	str	r2, [sp, #36]	@ 0x24
 800b568:	f89a 3000 	ldrb.w	r3, [sl]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f000 809f 	beq.w	800b6b0 <_vfiprintf_r+0x1ec>
 800b572:	2300      	movs	r3, #0
 800b574:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b578:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b57c:	f10a 0a01 	add.w	sl, sl, #1
 800b580:	9304      	str	r3, [sp, #16]
 800b582:	9307      	str	r3, [sp, #28]
 800b584:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b588:	931a      	str	r3, [sp, #104]	@ 0x68
 800b58a:	4654      	mov	r4, sl
 800b58c:	2205      	movs	r2, #5
 800b58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b592:	4853      	ldr	r0, [pc, #332]	@ (800b6e0 <_vfiprintf_r+0x21c>)
 800b594:	f7f4 fe44 	bl	8000220 <memchr>
 800b598:	9a04      	ldr	r2, [sp, #16]
 800b59a:	b9d8      	cbnz	r0, 800b5d4 <_vfiprintf_r+0x110>
 800b59c:	06d1      	lsls	r1, r2, #27
 800b59e:	bf44      	itt	mi
 800b5a0:	2320      	movmi	r3, #32
 800b5a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5a6:	0713      	lsls	r3, r2, #28
 800b5a8:	bf44      	itt	mi
 800b5aa:	232b      	movmi	r3, #43	@ 0x2b
 800b5ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5b0:	f89a 3000 	ldrb.w	r3, [sl]
 800b5b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5b6:	d015      	beq.n	800b5e4 <_vfiprintf_r+0x120>
 800b5b8:	9a07      	ldr	r2, [sp, #28]
 800b5ba:	4654      	mov	r4, sl
 800b5bc:	2000      	movs	r0, #0
 800b5be:	f04f 0c0a 	mov.w	ip, #10
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5c8:	3b30      	subs	r3, #48	@ 0x30
 800b5ca:	2b09      	cmp	r3, #9
 800b5cc:	d94b      	bls.n	800b666 <_vfiprintf_r+0x1a2>
 800b5ce:	b1b0      	cbz	r0, 800b5fe <_vfiprintf_r+0x13a>
 800b5d0:	9207      	str	r2, [sp, #28]
 800b5d2:	e014      	b.n	800b5fe <_vfiprintf_r+0x13a>
 800b5d4:	eba0 0308 	sub.w	r3, r0, r8
 800b5d8:	fa09 f303 	lsl.w	r3, r9, r3
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	9304      	str	r3, [sp, #16]
 800b5e0:	46a2      	mov	sl, r4
 800b5e2:	e7d2      	b.n	800b58a <_vfiprintf_r+0xc6>
 800b5e4:	9b03      	ldr	r3, [sp, #12]
 800b5e6:	1d19      	adds	r1, r3, #4
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	9103      	str	r1, [sp, #12]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	bfbb      	ittet	lt
 800b5f0:	425b      	neglt	r3, r3
 800b5f2:	f042 0202 	orrlt.w	r2, r2, #2
 800b5f6:	9307      	strge	r3, [sp, #28]
 800b5f8:	9307      	strlt	r3, [sp, #28]
 800b5fa:	bfb8      	it	lt
 800b5fc:	9204      	strlt	r2, [sp, #16]
 800b5fe:	7823      	ldrb	r3, [r4, #0]
 800b600:	2b2e      	cmp	r3, #46	@ 0x2e
 800b602:	d10a      	bne.n	800b61a <_vfiprintf_r+0x156>
 800b604:	7863      	ldrb	r3, [r4, #1]
 800b606:	2b2a      	cmp	r3, #42	@ 0x2a
 800b608:	d132      	bne.n	800b670 <_vfiprintf_r+0x1ac>
 800b60a:	9b03      	ldr	r3, [sp, #12]
 800b60c:	1d1a      	adds	r2, r3, #4
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	9203      	str	r2, [sp, #12]
 800b612:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b616:	3402      	adds	r4, #2
 800b618:	9305      	str	r3, [sp, #20]
 800b61a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b6f0 <_vfiprintf_r+0x22c>
 800b61e:	7821      	ldrb	r1, [r4, #0]
 800b620:	2203      	movs	r2, #3
 800b622:	4650      	mov	r0, sl
 800b624:	f7f4 fdfc 	bl	8000220 <memchr>
 800b628:	b138      	cbz	r0, 800b63a <_vfiprintf_r+0x176>
 800b62a:	9b04      	ldr	r3, [sp, #16]
 800b62c:	eba0 000a 	sub.w	r0, r0, sl
 800b630:	2240      	movs	r2, #64	@ 0x40
 800b632:	4082      	lsls	r2, r0
 800b634:	4313      	orrs	r3, r2
 800b636:	3401      	adds	r4, #1
 800b638:	9304      	str	r3, [sp, #16]
 800b63a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b63e:	4829      	ldr	r0, [pc, #164]	@ (800b6e4 <_vfiprintf_r+0x220>)
 800b640:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b644:	2206      	movs	r2, #6
 800b646:	f7f4 fdeb 	bl	8000220 <memchr>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	d03f      	beq.n	800b6ce <_vfiprintf_r+0x20a>
 800b64e:	4b26      	ldr	r3, [pc, #152]	@ (800b6e8 <_vfiprintf_r+0x224>)
 800b650:	bb1b      	cbnz	r3, 800b69a <_vfiprintf_r+0x1d6>
 800b652:	9b03      	ldr	r3, [sp, #12]
 800b654:	3307      	adds	r3, #7
 800b656:	f023 0307 	bic.w	r3, r3, #7
 800b65a:	3308      	adds	r3, #8
 800b65c:	9303      	str	r3, [sp, #12]
 800b65e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b660:	443b      	add	r3, r7
 800b662:	9309      	str	r3, [sp, #36]	@ 0x24
 800b664:	e76a      	b.n	800b53c <_vfiprintf_r+0x78>
 800b666:	fb0c 3202 	mla	r2, ip, r2, r3
 800b66a:	460c      	mov	r4, r1
 800b66c:	2001      	movs	r0, #1
 800b66e:	e7a8      	b.n	800b5c2 <_vfiprintf_r+0xfe>
 800b670:	2300      	movs	r3, #0
 800b672:	3401      	adds	r4, #1
 800b674:	9305      	str	r3, [sp, #20]
 800b676:	4619      	mov	r1, r3
 800b678:	f04f 0c0a 	mov.w	ip, #10
 800b67c:	4620      	mov	r0, r4
 800b67e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b682:	3a30      	subs	r2, #48	@ 0x30
 800b684:	2a09      	cmp	r2, #9
 800b686:	d903      	bls.n	800b690 <_vfiprintf_r+0x1cc>
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d0c6      	beq.n	800b61a <_vfiprintf_r+0x156>
 800b68c:	9105      	str	r1, [sp, #20]
 800b68e:	e7c4      	b.n	800b61a <_vfiprintf_r+0x156>
 800b690:	fb0c 2101 	mla	r1, ip, r1, r2
 800b694:	4604      	mov	r4, r0
 800b696:	2301      	movs	r3, #1
 800b698:	e7f0      	b.n	800b67c <_vfiprintf_r+0x1b8>
 800b69a:	ab03      	add	r3, sp, #12
 800b69c:	9300      	str	r3, [sp, #0]
 800b69e:	462a      	mov	r2, r5
 800b6a0:	4b12      	ldr	r3, [pc, #72]	@ (800b6ec <_vfiprintf_r+0x228>)
 800b6a2:	a904      	add	r1, sp, #16
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	f3af 8000 	nop.w
 800b6aa:	4607      	mov	r7, r0
 800b6ac:	1c78      	adds	r0, r7, #1
 800b6ae:	d1d6      	bne.n	800b65e <_vfiprintf_r+0x19a>
 800b6b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6b2:	07d9      	lsls	r1, r3, #31
 800b6b4:	d405      	bmi.n	800b6c2 <_vfiprintf_r+0x1fe>
 800b6b6:	89ab      	ldrh	r3, [r5, #12]
 800b6b8:	059a      	lsls	r2, r3, #22
 800b6ba:	d402      	bmi.n	800b6c2 <_vfiprintf_r+0x1fe>
 800b6bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6be:	f7ff fe7d 	bl	800b3bc <__retarget_lock_release_recursive>
 800b6c2:	89ab      	ldrh	r3, [r5, #12]
 800b6c4:	065b      	lsls	r3, r3, #25
 800b6c6:	f53f af1f 	bmi.w	800b508 <_vfiprintf_r+0x44>
 800b6ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6cc:	e71e      	b.n	800b50c <_vfiprintf_r+0x48>
 800b6ce:	ab03      	add	r3, sp, #12
 800b6d0:	9300      	str	r3, [sp, #0]
 800b6d2:	462a      	mov	r2, r5
 800b6d4:	4b05      	ldr	r3, [pc, #20]	@ (800b6ec <_vfiprintf_r+0x228>)
 800b6d6:	a904      	add	r1, sp, #16
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f000 f879 	bl	800b7d0 <_printf_i>
 800b6de:	e7e4      	b.n	800b6aa <_vfiprintf_r+0x1e6>
 800b6e0:	0800c140 	.word	0x0800c140
 800b6e4:	0800c14a 	.word	0x0800c14a
 800b6e8:	00000000 	.word	0x00000000
 800b6ec:	0800b49f 	.word	0x0800b49f
 800b6f0:	0800c146 	.word	0x0800c146

0800b6f4 <_printf_common>:
 800b6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6f8:	4616      	mov	r6, r2
 800b6fa:	4698      	mov	r8, r3
 800b6fc:	688a      	ldr	r2, [r1, #8]
 800b6fe:	690b      	ldr	r3, [r1, #16]
 800b700:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b704:	4293      	cmp	r3, r2
 800b706:	bfb8      	it	lt
 800b708:	4613      	movlt	r3, r2
 800b70a:	6033      	str	r3, [r6, #0]
 800b70c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b710:	4607      	mov	r7, r0
 800b712:	460c      	mov	r4, r1
 800b714:	b10a      	cbz	r2, 800b71a <_printf_common+0x26>
 800b716:	3301      	adds	r3, #1
 800b718:	6033      	str	r3, [r6, #0]
 800b71a:	6823      	ldr	r3, [r4, #0]
 800b71c:	0699      	lsls	r1, r3, #26
 800b71e:	bf42      	ittt	mi
 800b720:	6833      	ldrmi	r3, [r6, #0]
 800b722:	3302      	addmi	r3, #2
 800b724:	6033      	strmi	r3, [r6, #0]
 800b726:	6825      	ldr	r5, [r4, #0]
 800b728:	f015 0506 	ands.w	r5, r5, #6
 800b72c:	d106      	bne.n	800b73c <_printf_common+0x48>
 800b72e:	f104 0a19 	add.w	sl, r4, #25
 800b732:	68e3      	ldr	r3, [r4, #12]
 800b734:	6832      	ldr	r2, [r6, #0]
 800b736:	1a9b      	subs	r3, r3, r2
 800b738:	42ab      	cmp	r3, r5
 800b73a:	dc26      	bgt.n	800b78a <_printf_common+0x96>
 800b73c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b740:	6822      	ldr	r2, [r4, #0]
 800b742:	3b00      	subs	r3, #0
 800b744:	bf18      	it	ne
 800b746:	2301      	movne	r3, #1
 800b748:	0692      	lsls	r2, r2, #26
 800b74a:	d42b      	bmi.n	800b7a4 <_printf_common+0xb0>
 800b74c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b750:	4641      	mov	r1, r8
 800b752:	4638      	mov	r0, r7
 800b754:	47c8      	blx	r9
 800b756:	3001      	adds	r0, #1
 800b758:	d01e      	beq.n	800b798 <_printf_common+0xa4>
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	6922      	ldr	r2, [r4, #16]
 800b75e:	f003 0306 	and.w	r3, r3, #6
 800b762:	2b04      	cmp	r3, #4
 800b764:	bf02      	ittt	eq
 800b766:	68e5      	ldreq	r5, [r4, #12]
 800b768:	6833      	ldreq	r3, [r6, #0]
 800b76a:	1aed      	subeq	r5, r5, r3
 800b76c:	68a3      	ldr	r3, [r4, #8]
 800b76e:	bf0c      	ite	eq
 800b770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b774:	2500      	movne	r5, #0
 800b776:	4293      	cmp	r3, r2
 800b778:	bfc4      	itt	gt
 800b77a:	1a9b      	subgt	r3, r3, r2
 800b77c:	18ed      	addgt	r5, r5, r3
 800b77e:	2600      	movs	r6, #0
 800b780:	341a      	adds	r4, #26
 800b782:	42b5      	cmp	r5, r6
 800b784:	d11a      	bne.n	800b7bc <_printf_common+0xc8>
 800b786:	2000      	movs	r0, #0
 800b788:	e008      	b.n	800b79c <_printf_common+0xa8>
 800b78a:	2301      	movs	r3, #1
 800b78c:	4652      	mov	r2, sl
 800b78e:	4641      	mov	r1, r8
 800b790:	4638      	mov	r0, r7
 800b792:	47c8      	blx	r9
 800b794:	3001      	adds	r0, #1
 800b796:	d103      	bne.n	800b7a0 <_printf_common+0xac>
 800b798:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a0:	3501      	adds	r5, #1
 800b7a2:	e7c6      	b.n	800b732 <_printf_common+0x3e>
 800b7a4:	18e1      	adds	r1, r4, r3
 800b7a6:	1c5a      	adds	r2, r3, #1
 800b7a8:	2030      	movs	r0, #48	@ 0x30
 800b7aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7ae:	4422      	add	r2, r4
 800b7b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7b8:	3302      	adds	r3, #2
 800b7ba:	e7c7      	b.n	800b74c <_printf_common+0x58>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	4622      	mov	r2, r4
 800b7c0:	4641      	mov	r1, r8
 800b7c2:	4638      	mov	r0, r7
 800b7c4:	47c8      	blx	r9
 800b7c6:	3001      	adds	r0, #1
 800b7c8:	d0e6      	beq.n	800b798 <_printf_common+0xa4>
 800b7ca:	3601      	adds	r6, #1
 800b7cc:	e7d9      	b.n	800b782 <_printf_common+0x8e>
	...

0800b7d0 <_printf_i>:
 800b7d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d4:	7e0f      	ldrb	r7, [r1, #24]
 800b7d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7d8:	2f78      	cmp	r7, #120	@ 0x78
 800b7da:	4691      	mov	r9, r2
 800b7dc:	4680      	mov	r8, r0
 800b7de:	460c      	mov	r4, r1
 800b7e0:	469a      	mov	sl, r3
 800b7e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7e6:	d807      	bhi.n	800b7f8 <_printf_i+0x28>
 800b7e8:	2f62      	cmp	r7, #98	@ 0x62
 800b7ea:	d80a      	bhi.n	800b802 <_printf_i+0x32>
 800b7ec:	2f00      	cmp	r7, #0
 800b7ee:	f000 80d2 	beq.w	800b996 <_printf_i+0x1c6>
 800b7f2:	2f58      	cmp	r7, #88	@ 0x58
 800b7f4:	f000 80b9 	beq.w	800b96a <_printf_i+0x19a>
 800b7f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b800:	e03a      	b.n	800b878 <_printf_i+0xa8>
 800b802:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b806:	2b15      	cmp	r3, #21
 800b808:	d8f6      	bhi.n	800b7f8 <_printf_i+0x28>
 800b80a:	a101      	add	r1, pc, #4	@ (adr r1, 800b810 <_printf_i+0x40>)
 800b80c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b810:	0800b869 	.word	0x0800b869
 800b814:	0800b87d 	.word	0x0800b87d
 800b818:	0800b7f9 	.word	0x0800b7f9
 800b81c:	0800b7f9 	.word	0x0800b7f9
 800b820:	0800b7f9 	.word	0x0800b7f9
 800b824:	0800b7f9 	.word	0x0800b7f9
 800b828:	0800b87d 	.word	0x0800b87d
 800b82c:	0800b7f9 	.word	0x0800b7f9
 800b830:	0800b7f9 	.word	0x0800b7f9
 800b834:	0800b7f9 	.word	0x0800b7f9
 800b838:	0800b7f9 	.word	0x0800b7f9
 800b83c:	0800b97d 	.word	0x0800b97d
 800b840:	0800b8a7 	.word	0x0800b8a7
 800b844:	0800b937 	.word	0x0800b937
 800b848:	0800b7f9 	.word	0x0800b7f9
 800b84c:	0800b7f9 	.word	0x0800b7f9
 800b850:	0800b99f 	.word	0x0800b99f
 800b854:	0800b7f9 	.word	0x0800b7f9
 800b858:	0800b8a7 	.word	0x0800b8a7
 800b85c:	0800b7f9 	.word	0x0800b7f9
 800b860:	0800b7f9 	.word	0x0800b7f9
 800b864:	0800b93f 	.word	0x0800b93f
 800b868:	6833      	ldr	r3, [r6, #0]
 800b86a:	1d1a      	adds	r2, r3, #4
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	6032      	str	r2, [r6, #0]
 800b870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b874:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b878:	2301      	movs	r3, #1
 800b87a:	e09d      	b.n	800b9b8 <_printf_i+0x1e8>
 800b87c:	6833      	ldr	r3, [r6, #0]
 800b87e:	6820      	ldr	r0, [r4, #0]
 800b880:	1d19      	adds	r1, r3, #4
 800b882:	6031      	str	r1, [r6, #0]
 800b884:	0606      	lsls	r6, r0, #24
 800b886:	d501      	bpl.n	800b88c <_printf_i+0xbc>
 800b888:	681d      	ldr	r5, [r3, #0]
 800b88a:	e003      	b.n	800b894 <_printf_i+0xc4>
 800b88c:	0645      	lsls	r5, r0, #25
 800b88e:	d5fb      	bpl.n	800b888 <_printf_i+0xb8>
 800b890:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b894:	2d00      	cmp	r5, #0
 800b896:	da03      	bge.n	800b8a0 <_printf_i+0xd0>
 800b898:	232d      	movs	r3, #45	@ 0x2d
 800b89a:	426d      	negs	r5, r5
 800b89c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8a0:	4859      	ldr	r0, [pc, #356]	@ (800ba08 <_printf_i+0x238>)
 800b8a2:	230a      	movs	r3, #10
 800b8a4:	e011      	b.n	800b8ca <_printf_i+0xfa>
 800b8a6:	6821      	ldr	r1, [r4, #0]
 800b8a8:	6833      	ldr	r3, [r6, #0]
 800b8aa:	0608      	lsls	r0, r1, #24
 800b8ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8b0:	d402      	bmi.n	800b8b8 <_printf_i+0xe8>
 800b8b2:	0649      	lsls	r1, r1, #25
 800b8b4:	bf48      	it	mi
 800b8b6:	b2ad      	uxthmi	r5, r5
 800b8b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8ba:	4853      	ldr	r0, [pc, #332]	@ (800ba08 <_printf_i+0x238>)
 800b8bc:	6033      	str	r3, [r6, #0]
 800b8be:	bf14      	ite	ne
 800b8c0:	230a      	movne	r3, #10
 800b8c2:	2308      	moveq	r3, #8
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8ca:	6866      	ldr	r6, [r4, #4]
 800b8cc:	60a6      	str	r6, [r4, #8]
 800b8ce:	2e00      	cmp	r6, #0
 800b8d0:	bfa2      	ittt	ge
 800b8d2:	6821      	ldrge	r1, [r4, #0]
 800b8d4:	f021 0104 	bicge.w	r1, r1, #4
 800b8d8:	6021      	strge	r1, [r4, #0]
 800b8da:	b90d      	cbnz	r5, 800b8e0 <_printf_i+0x110>
 800b8dc:	2e00      	cmp	r6, #0
 800b8de:	d04b      	beq.n	800b978 <_printf_i+0x1a8>
 800b8e0:	4616      	mov	r6, r2
 800b8e2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8e6:	fb03 5711 	mls	r7, r3, r1, r5
 800b8ea:	5dc7      	ldrb	r7, [r0, r7]
 800b8ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8f0:	462f      	mov	r7, r5
 800b8f2:	42bb      	cmp	r3, r7
 800b8f4:	460d      	mov	r5, r1
 800b8f6:	d9f4      	bls.n	800b8e2 <_printf_i+0x112>
 800b8f8:	2b08      	cmp	r3, #8
 800b8fa:	d10b      	bne.n	800b914 <_printf_i+0x144>
 800b8fc:	6823      	ldr	r3, [r4, #0]
 800b8fe:	07df      	lsls	r7, r3, #31
 800b900:	d508      	bpl.n	800b914 <_printf_i+0x144>
 800b902:	6923      	ldr	r3, [r4, #16]
 800b904:	6861      	ldr	r1, [r4, #4]
 800b906:	4299      	cmp	r1, r3
 800b908:	bfde      	ittt	le
 800b90a:	2330      	movle	r3, #48	@ 0x30
 800b90c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b910:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b914:	1b92      	subs	r2, r2, r6
 800b916:	6122      	str	r2, [r4, #16]
 800b918:	f8cd a000 	str.w	sl, [sp]
 800b91c:	464b      	mov	r3, r9
 800b91e:	aa03      	add	r2, sp, #12
 800b920:	4621      	mov	r1, r4
 800b922:	4640      	mov	r0, r8
 800b924:	f7ff fee6 	bl	800b6f4 <_printf_common>
 800b928:	3001      	adds	r0, #1
 800b92a:	d14a      	bne.n	800b9c2 <_printf_i+0x1f2>
 800b92c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b930:	b004      	add	sp, #16
 800b932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b936:	6823      	ldr	r3, [r4, #0]
 800b938:	f043 0320 	orr.w	r3, r3, #32
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	4833      	ldr	r0, [pc, #204]	@ (800ba0c <_printf_i+0x23c>)
 800b940:	2778      	movs	r7, #120	@ 0x78
 800b942:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b946:	6823      	ldr	r3, [r4, #0]
 800b948:	6831      	ldr	r1, [r6, #0]
 800b94a:	061f      	lsls	r7, r3, #24
 800b94c:	f851 5b04 	ldr.w	r5, [r1], #4
 800b950:	d402      	bmi.n	800b958 <_printf_i+0x188>
 800b952:	065f      	lsls	r7, r3, #25
 800b954:	bf48      	it	mi
 800b956:	b2ad      	uxthmi	r5, r5
 800b958:	6031      	str	r1, [r6, #0]
 800b95a:	07d9      	lsls	r1, r3, #31
 800b95c:	bf44      	itt	mi
 800b95e:	f043 0320 	orrmi.w	r3, r3, #32
 800b962:	6023      	strmi	r3, [r4, #0]
 800b964:	b11d      	cbz	r5, 800b96e <_printf_i+0x19e>
 800b966:	2310      	movs	r3, #16
 800b968:	e7ac      	b.n	800b8c4 <_printf_i+0xf4>
 800b96a:	4827      	ldr	r0, [pc, #156]	@ (800ba08 <_printf_i+0x238>)
 800b96c:	e7e9      	b.n	800b942 <_printf_i+0x172>
 800b96e:	6823      	ldr	r3, [r4, #0]
 800b970:	f023 0320 	bic.w	r3, r3, #32
 800b974:	6023      	str	r3, [r4, #0]
 800b976:	e7f6      	b.n	800b966 <_printf_i+0x196>
 800b978:	4616      	mov	r6, r2
 800b97a:	e7bd      	b.n	800b8f8 <_printf_i+0x128>
 800b97c:	6833      	ldr	r3, [r6, #0]
 800b97e:	6825      	ldr	r5, [r4, #0]
 800b980:	6961      	ldr	r1, [r4, #20]
 800b982:	1d18      	adds	r0, r3, #4
 800b984:	6030      	str	r0, [r6, #0]
 800b986:	062e      	lsls	r6, r5, #24
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	d501      	bpl.n	800b990 <_printf_i+0x1c0>
 800b98c:	6019      	str	r1, [r3, #0]
 800b98e:	e002      	b.n	800b996 <_printf_i+0x1c6>
 800b990:	0668      	lsls	r0, r5, #25
 800b992:	d5fb      	bpl.n	800b98c <_printf_i+0x1bc>
 800b994:	8019      	strh	r1, [r3, #0]
 800b996:	2300      	movs	r3, #0
 800b998:	6123      	str	r3, [r4, #16]
 800b99a:	4616      	mov	r6, r2
 800b99c:	e7bc      	b.n	800b918 <_printf_i+0x148>
 800b99e:	6833      	ldr	r3, [r6, #0]
 800b9a0:	1d1a      	adds	r2, r3, #4
 800b9a2:	6032      	str	r2, [r6, #0]
 800b9a4:	681e      	ldr	r6, [r3, #0]
 800b9a6:	6862      	ldr	r2, [r4, #4]
 800b9a8:	2100      	movs	r1, #0
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	f7f4 fc38 	bl	8000220 <memchr>
 800b9b0:	b108      	cbz	r0, 800b9b6 <_printf_i+0x1e6>
 800b9b2:	1b80      	subs	r0, r0, r6
 800b9b4:	6060      	str	r0, [r4, #4]
 800b9b6:	6863      	ldr	r3, [r4, #4]
 800b9b8:	6123      	str	r3, [r4, #16]
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9c0:	e7aa      	b.n	800b918 <_printf_i+0x148>
 800b9c2:	6923      	ldr	r3, [r4, #16]
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	4640      	mov	r0, r8
 800b9ca:	47d0      	blx	sl
 800b9cc:	3001      	adds	r0, #1
 800b9ce:	d0ad      	beq.n	800b92c <_printf_i+0x15c>
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	079b      	lsls	r3, r3, #30
 800b9d4:	d413      	bmi.n	800b9fe <_printf_i+0x22e>
 800b9d6:	68e0      	ldr	r0, [r4, #12]
 800b9d8:	9b03      	ldr	r3, [sp, #12]
 800b9da:	4298      	cmp	r0, r3
 800b9dc:	bfb8      	it	lt
 800b9de:	4618      	movlt	r0, r3
 800b9e0:	e7a6      	b.n	800b930 <_printf_i+0x160>
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	4632      	mov	r2, r6
 800b9e6:	4649      	mov	r1, r9
 800b9e8:	4640      	mov	r0, r8
 800b9ea:	47d0      	blx	sl
 800b9ec:	3001      	adds	r0, #1
 800b9ee:	d09d      	beq.n	800b92c <_printf_i+0x15c>
 800b9f0:	3501      	adds	r5, #1
 800b9f2:	68e3      	ldr	r3, [r4, #12]
 800b9f4:	9903      	ldr	r1, [sp, #12]
 800b9f6:	1a5b      	subs	r3, r3, r1
 800b9f8:	42ab      	cmp	r3, r5
 800b9fa:	dcf2      	bgt.n	800b9e2 <_printf_i+0x212>
 800b9fc:	e7eb      	b.n	800b9d6 <_printf_i+0x206>
 800b9fe:	2500      	movs	r5, #0
 800ba00:	f104 0619 	add.w	r6, r4, #25
 800ba04:	e7f5      	b.n	800b9f2 <_printf_i+0x222>
 800ba06:	bf00      	nop
 800ba08:	0800c151 	.word	0x0800c151
 800ba0c:	0800c162 	.word	0x0800c162

0800ba10 <__sflush_r>:
 800ba10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba18:	0716      	lsls	r6, r2, #28
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	d454      	bmi.n	800baca <__sflush_r+0xba>
 800ba20:	684b      	ldr	r3, [r1, #4]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	dc02      	bgt.n	800ba2c <__sflush_r+0x1c>
 800ba26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	dd48      	ble.n	800babe <__sflush_r+0xae>
 800ba2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba2e:	2e00      	cmp	r6, #0
 800ba30:	d045      	beq.n	800babe <__sflush_r+0xae>
 800ba32:	2300      	movs	r3, #0
 800ba34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba38:	682f      	ldr	r7, [r5, #0]
 800ba3a:	6a21      	ldr	r1, [r4, #32]
 800ba3c:	602b      	str	r3, [r5, #0]
 800ba3e:	d030      	beq.n	800baa2 <__sflush_r+0x92>
 800ba40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	0759      	lsls	r1, r3, #29
 800ba46:	d505      	bpl.n	800ba54 <__sflush_r+0x44>
 800ba48:	6863      	ldr	r3, [r4, #4]
 800ba4a:	1ad2      	subs	r2, r2, r3
 800ba4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba4e:	b10b      	cbz	r3, 800ba54 <__sflush_r+0x44>
 800ba50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba52:	1ad2      	subs	r2, r2, r3
 800ba54:	2300      	movs	r3, #0
 800ba56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba58:	6a21      	ldr	r1, [r4, #32]
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	47b0      	blx	r6
 800ba5e:	1c43      	adds	r3, r0, #1
 800ba60:	89a3      	ldrh	r3, [r4, #12]
 800ba62:	d106      	bne.n	800ba72 <__sflush_r+0x62>
 800ba64:	6829      	ldr	r1, [r5, #0]
 800ba66:	291d      	cmp	r1, #29
 800ba68:	d82b      	bhi.n	800bac2 <__sflush_r+0xb2>
 800ba6a:	4a2a      	ldr	r2, [pc, #168]	@ (800bb14 <__sflush_r+0x104>)
 800ba6c:	410a      	asrs	r2, r1
 800ba6e:	07d6      	lsls	r6, r2, #31
 800ba70:	d427      	bmi.n	800bac2 <__sflush_r+0xb2>
 800ba72:	2200      	movs	r2, #0
 800ba74:	6062      	str	r2, [r4, #4]
 800ba76:	04d9      	lsls	r1, r3, #19
 800ba78:	6922      	ldr	r2, [r4, #16]
 800ba7a:	6022      	str	r2, [r4, #0]
 800ba7c:	d504      	bpl.n	800ba88 <__sflush_r+0x78>
 800ba7e:	1c42      	adds	r2, r0, #1
 800ba80:	d101      	bne.n	800ba86 <__sflush_r+0x76>
 800ba82:	682b      	ldr	r3, [r5, #0]
 800ba84:	b903      	cbnz	r3, 800ba88 <__sflush_r+0x78>
 800ba86:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba8a:	602f      	str	r7, [r5, #0]
 800ba8c:	b1b9      	cbz	r1, 800babe <__sflush_r+0xae>
 800ba8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba92:	4299      	cmp	r1, r3
 800ba94:	d002      	beq.n	800ba9c <__sflush_r+0x8c>
 800ba96:	4628      	mov	r0, r5
 800ba98:	f7ff fca0 	bl	800b3dc <_free_r>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	6363      	str	r3, [r4, #52]	@ 0x34
 800baa0:	e00d      	b.n	800babe <__sflush_r+0xae>
 800baa2:	2301      	movs	r3, #1
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b0      	blx	r6
 800baa8:	4602      	mov	r2, r0
 800baaa:	1c50      	adds	r0, r2, #1
 800baac:	d1c9      	bne.n	800ba42 <__sflush_r+0x32>
 800baae:	682b      	ldr	r3, [r5, #0]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d0c6      	beq.n	800ba42 <__sflush_r+0x32>
 800bab4:	2b1d      	cmp	r3, #29
 800bab6:	d001      	beq.n	800babc <__sflush_r+0xac>
 800bab8:	2b16      	cmp	r3, #22
 800baba:	d11e      	bne.n	800bafa <__sflush_r+0xea>
 800babc:	602f      	str	r7, [r5, #0]
 800babe:	2000      	movs	r0, #0
 800bac0:	e022      	b.n	800bb08 <__sflush_r+0xf8>
 800bac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bac6:	b21b      	sxth	r3, r3
 800bac8:	e01b      	b.n	800bb02 <__sflush_r+0xf2>
 800baca:	690f      	ldr	r7, [r1, #16]
 800bacc:	2f00      	cmp	r7, #0
 800bace:	d0f6      	beq.n	800babe <__sflush_r+0xae>
 800bad0:	0793      	lsls	r3, r2, #30
 800bad2:	680e      	ldr	r6, [r1, #0]
 800bad4:	bf08      	it	eq
 800bad6:	694b      	ldreq	r3, [r1, #20]
 800bad8:	600f      	str	r7, [r1, #0]
 800bada:	bf18      	it	ne
 800badc:	2300      	movne	r3, #0
 800bade:	eba6 0807 	sub.w	r8, r6, r7
 800bae2:	608b      	str	r3, [r1, #8]
 800bae4:	f1b8 0f00 	cmp.w	r8, #0
 800bae8:	dde9      	ble.n	800babe <__sflush_r+0xae>
 800baea:	6a21      	ldr	r1, [r4, #32]
 800baec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800baee:	4643      	mov	r3, r8
 800baf0:	463a      	mov	r2, r7
 800baf2:	4628      	mov	r0, r5
 800baf4:	47b0      	blx	r6
 800baf6:	2800      	cmp	r0, #0
 800baf8:	dc08      	bgt.n	800bb0c <__sflush_r+0xfc>
 800bafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bafe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb02:	81a3      	strh	r3, [r4, #12]
 800bb04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb0c:	4407      	add	r7, r0
 800bb0e:	eba8 0800 	sub.w	r8, r8, r0
 800bb12:	e7e7      	b.n	800bae4 <__sflush_r+0xd4>
 800bb14:	dfbffffe 	.word	0xdfbffffe

0800bb18 <_fflush_r>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	690b      	ldr	r3, [r1, #16]
 800bb1c:	4605      	mov	r5, r0
 800bb1e:	460c      	mov	r4, r1
 800bb20:	b913      	cbnz	r3, 800bb28 <_fflush_r+0x10>
 800bb22:	2500      	movs	r5, #0
 800bb24:	4628      	mov	r0, r5
 800bb26:	bd38      	pop	{r3, r4, r5, pc}
 800bb28:	b118      	cbz	r0, 800bb32 <_fflush_r+0x1a>
 800bb2a:	6a03      	ldr	r3, [r0, #32]
 800bb2c:	b90b      	cbnz	r3, 800bb32 <_fflush_r+0x1a>
 800bb2e:	f7ff fb05 	bl	800b13c <__sinit>
 800bb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d0f3      	beq.n	800bb22 <_fflush_r+0xa>
 800bb3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb3c:	07d0      	lsls	r0, r2, #31
 800bb3e:	d404      	bmi.n	800bb4a <_fflush_r+0x32>
 800bb40:	0599      	lsls	r1, r3, #22
 800bb42:	d402      	bmi.n	800bb4a <_fflush_r+0x32>
 800bb44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb46:	f7ff fc38 	bl	800b3ba <__retarget_lock_acquire_recursive>
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	f7ff ff5f 	bl	800ba10 <__sflush_r>
 800bb52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb54:	07da      	lsls	r2, r3, #31
 800bb56:	4605      	mov	r5, r0
 800bb58:	d4e4      	bmi.n	800bb24 <_fflush_r+0xc>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	059b      	lsls	r3, r3, #22
 800bb5e:	d4e1      	bmi.n	800bb24 <_fflush_r+0xc>
 800bb60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb62:	f7ff fc2b 	bl	800b3bc <__retarget_lock_release_recursive>
 800bb66:	e7dd      	b.n	800bb24 <_fflush_r+0xc>

0800bb68 <__sread>:
 800bb68:	b510      	push	{r4, lr}
 800bb6a:	460c      	mov	r4, r1
 800bb6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb70:	f000 f978 	bl	800be64 <_read_r>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	bfab      	itete	ge
 800bb78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb7a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb7c:	181b      	addge	r3, r3, r0
 800bb7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb82:	bfac      	ite	ge
 800bb84:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb86:	81a3      	strhlt	r3, [r4, #12]
 800bb88:	bd10      	pop	{r4, pc}

0800bb8a <__swrite>:
 800bb8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb8e:	461f      	mov	r7, r3
 800bb90:	898b      	ldrh	r3, [r1, #12]
 800bb92:	05db      	lsls	r3, r3, #23
 800bb94:	4605      	mov	r5, r0
 800bb96:	460c      	mov	r4, r1
 800bb98:	4616      	mov	r6, r2
 800bb9a:	d505      	bpl.n	800bba8 <__swrite+0x1e>
 800bb9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba0:	2302      	movs	r3, #2
 800bba2:	2200      	movs	r2, #0
 800bba4:	f000 f94c 	bl	800be40 <_lseek_r>
 800bba8:	89a3      	ldrh	r3, [r4, #12]
 800bbaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbb2:	81a3      	strh	r3, [r4, #12]
 800bbb4:	4632      	mov	r2, r6
 800bbb6:	463b      	mov	r3, r7
 800bbb8:	4628      	mov	r0, r5
 800bbba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbbe:	f000 b963 	b.w	800be88 <_write_r>

0800bbc2 <__sseek>:
 800bbc2:	b510      	push	{r4, lr}
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbca:	f000 f939 	bl	800be40 <_lseek_r>
 800bbce:	1c43      	adds	r3, r0, #1
 800bbd0:	89a3      	ldrh	r3, [r4, #12]
 800bbd2:	bf15      	itete	ne
 800bbd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bbd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bbda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bbde:	81a3      	strheq	r3, [r4, #12]
 800bbe0:	bf18      	it	ne
 800bbe2:	81a3      	strhne	r3, [r4, #12]
 800bbe4:	bd10      	pop	{r4, pc}

0800bbe6 <__sclose>:
 800bbe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbea:	f000 b8f7 	b.w	800bddc <_close_r>

0800bbee <__swbuf_r>:
 800bbee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf0:	460e      	mov	r6, r1
 800bbf2:	4614      	mov	r4, r2
 800bbf4:	4605      	mov	r5, r0
 800bbf6:	b118      	cbz	r0, 800bc00 <__swbuf_r+0x12>
 800bbf8:	6a03      	ldr	r3, [r0, #32]
 800bbfa:	b90b      	cbnz	r3, 800bc00 <__swbuf_r+0x12>
 800bbfc:	f7ff fa9e 	bl	800b13c <__sinit>
 800bc00:	69a3      	ldr	r3, [r4, #24]
 800bc02:	60a3      	str	r3, [r4, #8]
 800bc04:	89a3      	ldrh	r3, [r4, #12]
 800bc06:	071a      	lsls	r2, r3, #28
 800bc08:	d501      	bpl.n	800bc0e <__swbuf_r+0x20>
 800bc0a:	6923      	ldr	r3, [r4, #16]
 800bc0c:	b943      	cbnz	r3, 800bc20 <__swbuf_r+0x32>
 800bc0e:	4621      	mov	r1, r4
 800bc10:	4628      	mov	r0, r5
 800bc12:	f000 f82b 	bl	800bc6c <__swsetup_r>
 800bc16:	b118      	cbz	r0, 800bc20 <__swbuf_r+0x32>
 800bc18:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bc1c:	4638      	mov	r0, r7
 800bc1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	6922      	ldr	r2, [r4, #16]
 800bc24:	1a98      	subs	r0, r3, r2
 800bc26:	6963      	ldr	r3, [r4, #20]
 800bc28:	b2f6      	uxtb	r6, r6
 800bc2a:	4283      	cmp	r3, r0
 800bc2c:	4637      	mov	r7, r6
 800bc2e:	dc05      	bgt.n	800bc3c <__swbuf_r+0x4e>
 800bc30:	4621      	mov	r1, r4
 800bc32:	4628      	mov	r0, r5
 800bc34:	f7ff ff70 	bl	800bb18 <_fflush_r>
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	d1ed      	bne.n	800bc18 <__swbuf_r+0x2a>
 800bc3c:	68a3      	ldr	r3, [r4, #8]
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	60a3      	str	r3, [r4, #8]
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	1c5a      	adds	r2, r3, #1
 800bc46:	6022      	str	r2, [r4, #0]
 800bc48:	701e      	strb	r6, [r3, #0]
 800bc4a:	6962      	ldr	r2, [r4, #20]
 800bc4c:	1c43      	adds	r3, r0, #1
 800bc4e:	429a      	cmp	r2, r3
 800bc50:	d004      	beq.n	800bc5c <__swbuf_r+0x6e>
 800bc52:	89a3      	ldrh	r3, [r4, #12]
 800bc54:	07db      	lsls	r3, r3, #31
 800bc56:	d5e1      	bpl.n	800bc1c <__swbuf_r+0x2e>
 800bc58:	2e0a      	cmp	r6, #10
 800bc5a:	d1df      	bne.n	800bc1c <__swbuf_r+0x2e>
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	4628      	mov	r0, r5
 800bc60:	f7ff ff5a 	bl	800bb18 <_fflush_r>
 800bc64:	2800      	cmp	r0, #0
 800bc66:	d0d9      	beq.n	800bc1c <__swbuf_r+0x2e>
 800bc68:	e7d6      	b.n	800bc18 <__swbuf_r+0x2a>
	...

0800bc6c <__swsetup_r>:
 800bc6c:	b538      	push	{r3, r4, r5, lr}
 800bc6e:	4b29      	ldr	r3, [pc, #164]	@ (800bd14 <__swsetup_r+0xa8>)
 800bc70:	4605      	mov	r5, r0
 800bc72:	6818      	ldr	r0, [r3, #0]
 800bc74:	460c      	mov	r4, r1
 800bc76:	b118      	cbz	r0, 800bc80 <__swsetup_r+0x14>
 800bc78:	6a03      	ldr	r3, [r0, #32]
 800bc7a:	b90b      	cbnz	r3, 800bc80 <__swsetup_r+0x14>
 800bc7c:	f7ff fa5e 	bl	800b13c <__sinit>
 800bc80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc84:	0719      	lsls	r1, r3, #28
 800bc86:	d422      	bmi.n	800bcce <__swsetup_r+0x62>
 800bc88:	06da      	lsls	r2, r3, #27
 800bc8a:	d407      	bmi.n	800bc9c <__swsetup_r+0x30>
 800bc8c:	2209      	movs	r2, #9
 800bc8e:	602a      	str	r2, [r5, #0]
 800bc90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc94:	81a3      	strh	r3, [r4, #12]
 800bc96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc9a:	e033      	b.n	800bd04 <__swsetup_r+0x98>
 800bc9c:	0758      	lsls	r0, r3, #29
 800bc9e:	d512      	bpl.n	800bcc6 <__swsetup_r+0x5a>
 800bca0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bca2:	b141      	cbz	r1, 800bcb6 <__swsetup_r+0x4a>
 800bca4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bca8:	4299      	cmp	r1, r3
 800bcaa:	d002      	beq.n	800bcb2 <__swsetup_r+0x46>
 800bcac:	4628      	mov	r0, r5
 800bcae:	f7ff fb95 	bl	800b3dc <_free_r>
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcb6:	89a3      	ldrh	r3, [r4, #12]
 800bcb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bcbc:	81a3      	strh	r3, [r4, #12]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	6063      	str	r3, [r4, #4]
 800bcc2:	6923      	ldr	r3, [r4, #16]
 800bcc4:	6023      	str	r3, [r4, #0]
 800bcc6:	89a3      	ldrh	r3, [r4, #12]
 800bcc8:	f043 0308 	orr.w	r3, r3, #8
 800bccc:	81a3      	strh	r3, [r4, #12]
 800bcce:	6923      	ldr	r3, [r4, #16]
 800bcd0:	b94b      	cbnz	r3, 800bce6 <__swsetup_r+0x7a>
 800bcd2:	89a3      	ldrh	r3, [r4, #12]
 800bcd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bcd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcdc:	d003      	beq.n	800bce6 <__swsetup_r+0x7a>
 800bcde:	4621      	mov	r1, r4
 800bce0:	4628      	mov	r0, r5
 800bce2:	f000 f83f 	bl	800bd64 <__smakebuf_r>
 800bce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcea:	f013 0201 	ands.w	r2, r3, #1
 800bcee:	d00a      	beq.n	800bd06 <__swsetup_r+0x9a>
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	60a2      	str	r2, [r4, #8]
 800bcf4:	6962      	ldr	r2, [r4, #20]
 800bcf6:	4252      	negs	r2, r2
 800bcf8:	61a2      	str	r2, [r4, #24]
 800bcfa:	6922      	ldr	r2, [r4, #16]
 800bcfc:	b942      	cbnz	r2, 800bd10 <__swsetup_r+0xa4>
 800bcfe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd02:	d1c5      	bne.n	800bc90 <__swsetup_r+0x24>
 800bd04:	bd38      	pop	{r3, r4, r5, pc}
 800bd06:	0799      	lsls	r1, r3, #30
 800bd08:	bf58      	it	pl
 800bd0a:	6962      	ldrpl	r2, [r4, #20]
 800bd0c:	60a2      	str	r2, [r4, #8]
 800bd0e:	e7f4      	b.n	800bcfa <__swsetup_r+0x8e>
 800bd10:	2000      	movs	r0, #0
 800bd12:	e7f7      	b.n	800bd04 <__swsetup_r+0x98>
 800bd14:	2000001c 	.word	0x2000001c

0800bd18 <__swhatbuf_r>:
 800bd18:	b570      	push	{r4, r5, r6, lr}
 800bd1a:	460c      	mov	r4, r1
 800bd1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd20:	2900      	cmp	r1, #0
 800bd22:	b096      	sub	sp, #88	@ 0x58
 800bd24:	4615      	mov	r5, r2
 800bd26:	461e      	mov	r6, r3
 800bd28:	da0d      	bge.n	800bd46 <__swhatbuf_r+0x2e>
 800bd2a:	89a3      	ldrh	r3, [r4, #12]
 800bd2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd30:	f04f 0100 	mov.w	r1, #0
 800bd34:	bf14      	ite	ne
 800bd36:	2340      	movne	r3, #64	@ 0x40
 800bd38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	6031      	str	r1, [r6, #0]
 800bd40:	602b      	str	r3, [r5, #0]
 800bd42:	b016      	add	sp, #88	@ 0x58
 800bd44:	bd70      	pop	{r4, r5, r6, pc}
 800bd46:	466a      	mov	r2, sp
 800bd48:	f000 f858 	bl	800bdfc <_fstat_r>
 800bd4c:	2800      	cmp	r0, #0
 800bd4e:	dbec      	blt.n	800bd2a <__swhatbuf_r+0x12>
 800bd50:	9901      	ldr	r1, [sp, #4]
 800bd52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd5a:	4259      	negs	r1, r3
 800bd5c:	4159      	adcs	r1, r3
 800bd5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd62:	e7eb      	b.n	800bd3c <__swhatbuf_r+0x24>

0800bd64 <__smakebuf_r>:
 800bd64:	898b      	ldrh	r3, [r1, #12]
 800bd66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd68:	079d      	lsls	r5, r3, #30
 800bd6a:	4606      	mov	r6, r0
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	d507      	bpl.n	800bd80 <__smakebuf_r+0x1c>
 800bd70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd74:	6023      	str	r3, [r4, #0]
 800bd76:	6123      	str	r3, [r4, #16]
 800bd78:	2301      	movs	r3, #1
 800bd7a:	6163      	str	r3, [r4, #20]
 800bd7c:	b003      	add	sp, #12
 800bd7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd80:	ab01      	add	r3, sp, #4
 800bd82:	466a      	mov	r2, sp
 800bd84:	f7ff ffc8 	bl	800bd18 <__swhatbuf_r>
 800bd88:	9f00      	ldr	r7, [sp, #0]
 800bd8a:	4605      	mov	r5, r0
 800bd8c:	4639      	mov	r1, r7
 800bd8e:	4630      	mov	r0, r6
 800bd90:	f7ff f8bc 	bl	800af0c <_malloc_r>
 800bd94:	b948      	cbnz	r0, 800bdaa <__smakebuf_r+0x46>
 800bd96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd9a:	059a      	lsls	r2, r3, #22
 800bd9c:	d4ee      	bmi.n	800bd7c <__smakebuf_r+0x18>
 800bd9e:	f023 0303 	bic.w	r3, r3, #3
 800bda2:	f043 0302 	orr.w	r3, r3, #2
 800bda6:	81a3      	strh	r3, [r4, #12]
 800bda8:	e7e2      	b.n	800bd70 <__smakebuf_r+0xc>
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	6020      	str	r0, [r4, #0]
 800bdae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdb2:	81a3      	strh	r3, [r4, #12]
 800bdb4:	9b01      	ldr	r3, [sp, #4]
 800bdb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bdba:	b15b      	cbz	r3, 800bdd4 <__smakebuf_r+0x70>
 800bdbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	f000 f82d 	bl	800be20 <_isatty_r>
 800bdc6:	b128      	cbz	r0, 800bdd4 <__smakebuf_r+0x70>
 800bdc8:	89a3      	ldrh	r3, [r4, #12]
 800bdca:	f023 0303 	bic.w	r3, r3, #3
 800bdce:	f043 0301 	orr.w	r3, r3, #1
 800bdd2:	81a3      	strh	r3, [r4, #12]
 800bdd4:	89a3      	ldrh	r3, [r4, #12]
 800bdd6:	431d      	orrs	r5, r3
 800bdd8:	81a5      	strh	r5, [r4, #12]
 800bdda:	e7cf      	b.n	800bd7c <__smakebuf_r+0x18>

0800bddc <_close_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d06      	ldr	r5, [pc, #24]	@ (800bdf8 <_close_r+0x1c>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	602b      	str	r3, [r5, #0]
 800bde8:	f7f5 fc83 	bl	80016f2 <_close>
 800bdec:	1c43      	adds	r3, r0, #1
 800bdee:	d102      	bne.n	800bdf6 <_close_r+0x1a>
 800bdf0:	682b      	ldr	r3, [r5, #0]
 800bdf2:	b103      	cbz	r3, 800bdf6 <_close_r+0x1a>
 800bdf4:	6023      	str	r3, [r4, #0]
 800bdf6:	bd38      	pop	{r3, r4, r5, pc}
 800bdf8:	20001fb0 	.word	0x20001fb0

0800bdfc <_fstat_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d07      	ldr	r5, [pc, #28]	@ (800be1c <_fstat_r+0x20>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	4611      	mov	r1, r2
 800be08:	602b      	str	r3, [r5, #0]
 800be0a:	f7f5 fc7e 	bl	800170a <_fstat>
 800be0e:	1c43      	adds	r3, r0, #1
 800be10:	d102      	bne.n	800be18 <_fstat_r+0x1c>
 800be12:	682b      	ldr	r3, [r5, #0]
 800be14:	b103      	cbz	r3, 800be18 <_fstat_r+0x1c>
 800be16:	6023      	str	r3, [r4, #0]
 800be18:	bd38      	pop	{r3, r4, r5, pc}
 800be1a:	bf00      	nop
 800be1c:	20001fb0 	.word	0x20001fb0

0800be20 <_isatty_r>:
 800be20:	b538      	push	{r3, r4, r5, lr}
 800be22:	4d06      	ldr	r5, [pc, #24]	@ (800be3c <_isatty_r+0x1c>)
 800be24:	2300      	movs	r3, #0
 800be26:	4604      	mov	r4, r0
 800be28:	4608      	mov	r0, r1
 800be2a:	602b      	str	r3, [r5, #0]
 800be2c:	f7f5 fc7d 	bl	800172a <_isatty>
 800be30:	1c43      	adds	r3, r0, #1
 800be32:	d102      	bne.n	800be3a <_isatty_r+0x1a>
 800be34:	682b      	ldr	r3, [r5, #0]
 800be36:	b103      	cbz	r3, 800be3a <_isatty_r+0x1a>
 800be38:	6023      	str	r3, [r4, #0]
 800be3a:	bd38      	pop	{r3, r4, r5, pc}
 800be3c:	20001fb0 	.word	0x20001fb0

0800be40 <_lseek_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4d07      	ldr	r5, [pc, #28]	@ (800be60 <_lseek_r+0x20>)
 800be44:	4604      	mov	r4, r0
 800be46:	4608      	mov	r0, r1
 800be48:	4611      	mov	r1, r2
 800be4a:	2200      	movs	r2, #0
 800be4c:	602a      	str	r2, [r5, #0]
 800be4e:	461a      	mov	r2, r3
 800be50:	f7f5 fc76 	bl	8001740 <_lseek>
 800be54:	1c43      	adds	r3, r0, #1
 800be56:	d102      	bne.n	800be5e <_lseek_r+0x1e>
 800be58:	682b      	ldr	r3, [r5, #0]
 800be5a:	b103      	cbz	r3, 800be5e <_lseek_r+0x1e>
 800be5c:	6023      	str	r3, [r4, #0]
 800be5e:	bd38      	pop	{r3, r4, r5, pc}
 800be60:	20001fb0 	.word	0x20001fb0

0800be64 <_read_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4d07      	ldr	r5, [pc, #28]	@ (800be84 <_read_r+0x20>)
 800be68:	4604      	mov	r4, r0
 800be6a:	4608      	mov	r0, r1
 800be6c:	4611      	mov	r1, r2
 800be6e:	2200      	movs	r2, #0
 800be70:	602a      	str	r2, [r5, #0]
 800be72:	461a      	mov	r2, r3
 800be74:	f7f5 fc04 	bl	8001680 <_read>
 800be78:	1c43      	adds	r3, r0, #1
 800be7a:	d102      	bne.n	800be82 <_read_r+0x1e>
 800be7c:	682b      	ldr	r3, [r5, #0]
 800be7e:	b103      	cbz	r3, 800be82 <_read_r+0x1e>
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	bd38      	pop	{r3, r4, r5, pc}
 800be84:	20001fb0 	.word	0x20001fb0

0800be88 <_write_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4d07      	ldr	r5, [pc, #28]	@ (800bea8 <_write_r+0x20>)
 800be8c:	4604      	mov	r4, r0
 800be8e:	4608      	mov	r0, r1
 800be90:	4611      	mov	r1, r2
 800be92:	2200      	movs	r2, #0
 800be94:	602a      	str	r2, [r5, #0]
 800be96:	461a      	mov	r2, r3
 800be98:	f7f5 fc0f 	bl	80016ba <_write>
 800be9c:	1c43      	adds	r3, r0, #1
 800be9e:	d102      	bne.n	800bea6 <_write_r+0x1e>
 800bea0:	682b      	ldr	r3, [r5, #0]
 800bea2:	b103      	cbz	r3, 800bea6 <_write_r+0x1e>
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	bd38      	pop	{r3, r4, r5, pc}
 800bea8:	20001fb0 	.word	0x20001fb0

0800beac <_init>:
 800beac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beae:	bf00      	nop
 800beb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beb2:	bc08      	pop	{r3}
 800beb4:	469e      	mov	lr, r3
 800beb6:	4770      	bx	lr

0800beb8 <_fini>:
 800beb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beba:	bf00      	nop
 800bebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bebe:	bc08      	pop	{r3}
 800bec0:	469e      	mov	lr, r3
 800bec2:	4770      	bx	lr
