TimeQuest Timing Analyzer report for marsohod2bis-vscale-wb-soc_0
Sun Feb 26 17:29:37 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK100MHZ'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; marsohod2bis-vscale-wb-soc_0                       ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; ../src/marsohod2bis-vscale-wb-soc_0/data/marsohod2.sdc ; OK     ; Sun Feb 26 17:29:28 2017 ;
+--------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; CLK100MHZ                                       ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                   ; { CLK100MHZ }                                       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLK100MHZ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 27.52 MHz ; 27.52 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 63.669 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.426 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.934  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.718 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 63.669 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 36.250     ;
; 63.671 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 36.248     ;
; 63.811 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 36.108     ;
; 63.899 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 36.020     ;
; 63.901 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 36.018     ;
; 63.969 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.950     ;
; 63.971 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.948     ;
; 64.021 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.888     ;
; 64.022 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.897     ;
; 64.024 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.895     ;
; 64.041 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.878     ;
; 64.063 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.858     ;
; 64.065 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.842     ;
; 64.066 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.853     ;
; 64.068 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.851     ;
; 64.111 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.808     ;
; 64.144 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.775     ;
; 64.146 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.773     ;
; 64.152 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.767     ;
; 64.154 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.765     ;
; 64.164 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.755     ;
; 64.183 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.720     ;
; 64.208 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.711     ;
; 64.222 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.697     ;
; 64.223 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.696     ;
; 64.224 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.695     ;
; 64.251 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.658     ;
; 64.267 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.652     ;
; 64.269 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.650     ;
; 64.286 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.633     ;
; 64.293 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.628     ;
; 64.294 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.625     ;
; 64.295 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.612     ;
; 64.321 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.588     ;
; 64.328 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 35.605     ;
; 64.333 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 35.595     ;
; 64.352 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.567     ;
; 64.354 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.565     ;
; 64.363 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.558     ;
; 64.364 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.555     ;
; 64.365 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.542     ;
; 64.374 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.535     ;
; 64.409 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.510     ;
; 64.413 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.490     ;
; 64.416 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.505     ;
; 64.418 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.491     ;
; 64.418 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.489     ;
; 64.429 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 35.495     ;
; 64.436 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 35.092     ;
; 64.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.466     ;
; 64.460 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.461     ;
; 64.462 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.445     ;
; 64.483 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.420     ;
; 64.494 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.425     ;
; 64.496 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.413     ;
; 64.498 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.421     ;
; 64.500 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.419     ;
; 64.504 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.405     ;
; 64.523 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.396     ;
; 64.536 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.367     ;
; 64.538 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.383     ;
; 64.540 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.367     ;
; 64.543 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[24]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.378     ;
; 64.546 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.375     ;
; 64.548 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.359     ;
; 64.558 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 35.375     ;
; 64.563 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 35.365     ;
; 64.574 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.335     ;
; 64.574 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.345     ;
; 64.576 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.343     ;
; 64.576 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.343     ;
; 64.580 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.323     ;
; 64.596 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 35.328     ;
; 64.616 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.305     ;
; 64.618 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.289     ;
; 64.619 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.290     ;
; 64.620 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.299     ;
; 64.628 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 35.305     ;
; 64.633 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 35.295     ;
; 64.640 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.279     ;
; 64.645 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[28]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 35.280     ;
; 64.658 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.245     ;
; 64.659 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 35.265     ;
; 64.661 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 35.260     ;
; 64.663 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 35.244     ;
; 64.666 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 34.862     ;
; 64.666 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.237     ;
; 64.681 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 35.252     ;
; 64.686 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 35.242     ;
; 64.698 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.221     ;
; 64.704 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 35.205     ;
; 64.706 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.213     ;
; 64.716 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.203     ;
; 64.725 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 35.208     ;
; 64.729 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 35.195     ;
; 64.730 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 35.198     ;
; 64.732 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.187     ;
; 64.734 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 35.185     ;
; 64.736 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 34.792     ;
; 64.736 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 35.167     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.426 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.159      ;
; 0.426 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.159      ;
; 0.431 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.433 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.166      ;
; 0.444 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.179      ;
; 0.451 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.188      ;
; 0.453 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.189      ;
; 0.457 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.190      ;
; 0.463 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.463 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.196      ;
; 0.463 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.196      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.197      ;
; 0.464 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.469 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.197      ;
; 0.473 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_address_reg0                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.200      ;
; 0.486 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.500 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[7]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[7]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[3]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[27]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[26]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[30]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[30]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[14]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[14]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.507 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.243      ;
; 0.510 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.238      ;
; 0.519 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.813      ;
; 0.524 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[9]                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[9]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[5]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[21]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[21]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[11]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[11]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[10]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[10]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[31]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[31]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.531 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.532 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                        ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.934 ; 4.934        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.934 ; 4.934        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.954 ; 4.954        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.046 ; 5.046        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.066 ; 5.066        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.066 ; 5.066        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[11]                             ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[18]                             ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[27]                             ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[43]                              ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[49]                              ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[50]                              ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[57]                              ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[59]                              ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[7]                                                                       ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                          ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                          ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                          ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                          ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[0]                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[2]                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[3]                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2_d                                                                       ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                        ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][1]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                         ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[15]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[16]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[17]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[18]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[19]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[20]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[21]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[24]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[25]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[27]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[28]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[45]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[47]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[48]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[49]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[50]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[51]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[52]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[53]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[54]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[55]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[56]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[57]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[59]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|cycle_full[60]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|instret_full[22]                           ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mscratch[1]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mscratch[6]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mscratch[7]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[15]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[16]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[23]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[28]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[47]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[48]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[49]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[50]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[51]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[52]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[53]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[57]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtime_full[60]                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtimecmp[0]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtimecmp[1]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtimecmp[3]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtimecmp[6]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtimecmp[7]                                ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[8]                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[15]                              ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[16]                              ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[17]                              ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|time_full[19]                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.658 ; 2.811 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.933 ; -2.095 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.636 ; 7.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 5.606 ; 5.433 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 29.44 MHz ; 29.44 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 66.033 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.943  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.717 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 66.033 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.895     ;
; 66.037 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.891     ;
; 66.069 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.846     ;
; 66.121 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.807     ;
; 66.212 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.729     ;
; 66.234 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.694     ;
; 66.238 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.690     ;
; 66.248 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.670     ;
; 66.270 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.645     ;
; 66.282 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.634     ;
; 66.298 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.637     ;
; 66.322 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.606     ;
; 66.388 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.540     ;
; 66.392 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.536     ;
; 66.413 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.528     ;
; 66.418 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.510     ;
; 66.424 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.491     ;
; 66.446 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.482     ;
; 66.449 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.469     ;
; 66.450 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.478     ;
; 66.455 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.473     ;
; 66.459 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.469     ;
; 66.464 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.471     ;
; 66.476 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.452     ;
; 66.482 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.433     ;
; 66.483 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.433     ;
; 66.491 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.424     ;
; 66.494 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.434     ;
; 66.498 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.430     ;
; 66.499 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.436     ;
; 66.530 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 33.053     ;
; 66.530 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.385     ;
; 66.534 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.394     ;
; 66.543 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.385     ;
; 66.553 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.375     ;
; 66.557 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.371     ;
; 66.565 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.363     ;
; 66.567 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.374     ;
; 66.569 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.359     ;
; 66.582 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.346     ;
; 66.589 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.326     ;
; 66.601 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.314     ;
; 66.603 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.315     ;
; 66.619 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.309     ;
; 66.625 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.316     ;
; 66.634 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.307     ;
; 66.637 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.279     ;
; 66.641 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.287     ;
; 66.641 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.287     ;
; 66.645 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.283     ;
; 66.653 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.275     ;
; 66.653 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.282     ;
; 66.661 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.257     ;
; 66.665 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.270     ;
; 66.666 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.262     ;
; 66.670 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.248     ;
; 66.673 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.268     ;
; 66.677 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.238     ;
; 66.695 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.221     ;
; 66.704 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.212     ;
; 66.709 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.209     ;
; 66.711 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.224     ;
; 66.720 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.215     ;
; 66.729 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.199     ;
; 66.731 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 32.852     ;
; 66.732 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.209     ;
; 66.735 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[29]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 33.202     ;
; 66.743 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.173     ;
; 66.744 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.197     ;
; 66.759 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.176     ;
; 66.763 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.165     ;
; 66.767 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.161     ;
; 66.768 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.150     ;
; 66.773 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.155     ;
; 66.780 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.138     ;
; 66.794 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[24]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.134     ;
; 66.799 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.116     ;
; 66.802 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.114     ;
; 66.805 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.110     ;
; 66.814 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.102     ;
; 66.818 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.117     ;
; 66.819 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.116     ;
; 66.820 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 33.121     ;
; 66.821 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[2]                                                                                                  ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 33.094     ;
; 66.830 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.105     ;
; 66.831 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.097     ;
; 66.840 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.088     ;
; 66.849 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2]                                                                            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.079     ;
; 66.851 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.077     ;
; 66.856 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                                                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 33.062     ;
; 66.867 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[31]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.061     ;
; 66.877 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.058     ;
; 66.879 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.049     ;
; 66.885 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 32.698     ;
; 66.886 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.049     ;
; 66.889 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.039     ;
; 66.890 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 33.026     ;
; 66.893 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.035     ;
; 66.903 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 33.025     ;
; 66.906 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                                                                                                 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 33.029     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.057      ;
; 0.402 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.408 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.059      ;
; 0.410 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.061      ;
; 0.414 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.069      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.066      ;
; 0.415 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.077      ;
; 0.434 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.085      ;
; 0.437 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.088      ;
; 0.441 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.092      ;
; 0.443 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.094      ;
; 0.444 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.095      ;
; 0.444 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_address_reg0                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.092      ;
; 0.446 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.095      ;
; 0.451 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.468 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[7]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[7]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[3]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[26]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[27]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[30]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[30]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[14]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[14]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.477 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.131      ;
; 0.478 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.483 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.132      ;
; 0.487 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.756      ;
; 0.489 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.490 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[11]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[11]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.490 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[9]                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[9]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[5]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[21]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[21]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[10]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[10]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[31]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[31]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.763      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                         ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.943 ; 4.943        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.943 ; 4.943        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.975 ; 4.975        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.992 ; 4.992        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.008 ; 5.008        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.025 ; 5.025        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.056 ; 5.056        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.056 ; 5.056        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0_d                                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1_d                                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4_d                                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7_d                                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int_d                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int_pnd                                           ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[1]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_q                      ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun     ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|a[16]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|a[4]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[0]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[10]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[11]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[12]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[13]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[14]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[15]                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[1]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[2]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[3]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[4]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[5]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[6]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[7]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[8]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|b[9]                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[10]            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[12]            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[14]            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[15]            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[16]            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[1]             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[3]             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|result[4]             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[0]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[1]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[2]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[3]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[4]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[5]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[6]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[7]                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[10]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[11]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[12]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[13]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[14]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[15]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[8]                                                 ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[9]                                                 ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[0]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[10]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[11]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[12]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[13]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[14]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[15]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[1]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[2]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[3]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[4]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[5]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[6]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[7]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[8]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[9]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[0]                                                ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[1]                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.311 ; 2.554 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.668 ; -1.912 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.094 ; 6.944 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 5.266 ; 4.954 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 84.034 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.149 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.594  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 84.034 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.909     ;
; 84.047 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.896     ;
; 84.054 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.888     ;
; 84.060 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.882     ;
; 84.067 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.875     ;
; 84.073 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.869     ;
; 84.079 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.864     ;
; 84.083 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.860     ;
; 84.088 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.861     ;
; 84.099 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.843     ;
; 84.101 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.848     ;
; 84.103 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.839     ;
; 84.104 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.845     ;
; 84.105 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.837     ;
; 84.109 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.833     ;
; 84.117 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.832     ;
; 84.122 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.840     ;
; 84.133 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.816     ;
; 84.135 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.827     ;
; 84.137 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.812     ;
; 84.149 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.800     ;
; 84.153 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.796     ;
; 84.167 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.795     ;
; 84.171 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.791     ;
; 84.172 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.784     ;
; 84.182 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.761     ;
; 84.182 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.767     ;
; 84.183 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.760     ;
; 84.185 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.771     ;
; 84.195 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.754     ;
; 84.202 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.740     ;
; 84.203 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.739     ;
; 84.208 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.734     ;
; 84.209 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.733     ;
; 84.217 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.739     ;
; 84.221 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.735     ;
; 84.222 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.721     ;
; 84.227 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.722     ;
; 84.230 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.719     ;
; 84.231 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.718     ;
; 84.231 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.725     ;
; 84.236 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.713     ;
; 84.237 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.712     ;
; 84.241 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.708     ;
; 84.242 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.700     ;
; 84.243 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.706     ;
; 84.244 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.712     ;
; 84.248 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.694     ;
; 84.252 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.697     ;
; 84.253 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.696     ;
; 84.254 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[21] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.695     ;
; 84.270 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.692     ;
; 84.271 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.691     ;
; 84.275 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.674     ;
; 84.276 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.673     ;
; 84.276 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.680     ;
; 84.279 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.670     ;
; 84.280 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.676     ;
; 84.286 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.657     ;
; 84.286 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.663     ;
; 84.290 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.653     ;
; 84.290 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.659     ;
; 84.292 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.657     ;
; 84.305 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.638     ;
; 84.306 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.636     ;
; 84.310 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.632     ;
; 84.310 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.652     ;
; 84.312 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.630     ;
; 84.316 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.626     ;
; 84.320 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.636     ;
; 84.321 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.635     ;
; 84.325 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.617     ;
; 84.330 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.619     ;
; 84.331 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.611     ;
; 84.331 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.618     ;
; 84.340 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.609     ;
; 84.344 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.605     ;
; 84.354 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.589     ;
; 84.356 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.593     ;
; 84.358 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dmem_wait                                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 15.585     ;
; 84.359 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.590     ;
; 84.360 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[22]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.596     ;
; 84.360 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.589     ;
; 84.370 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.579     ;
; 84.374 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.568     ;
; 84.374 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.588     ;
; 84.375 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.574     ;
; 84.378 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|dmem_en_WB      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.564     ;
; 84.378 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.571     ;
; 84.378 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.584     ;
; 84.379 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[2] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.570     ;
; 84.379 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.577     ;
; 84.380 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.562     ;
; 84.380 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[21]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 15.576     ;
; 84.384 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[4] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 15.558     ;
; 84.389 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.560     ;
; 84.390 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[23]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.559     ;
; 84.393 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[0] ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[18] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 15.569     ;
; 84.407 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 15.534     ;
; 84.408 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                      ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 15.541     ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.149 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.152 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.475      ;
; 0.154 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.486      ;
; 0.157 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.162 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.165 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.168 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_address_reg0                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.490      ;
; 0.173 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|dstate.001                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle              ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_idle                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[1]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|iwbm_riscv_adr[0]                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute           ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_mul_div:md|state.s_compute                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|msip                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[3]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[7]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[7]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[26]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[26]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[27]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[27]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                               ; vscale_wb_soc:soc|wb_vscale:wb_vscale|state.010                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[25]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[25]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[30]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[30]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.518      ;
; 0.195 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[9]                                                          ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[9]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|instruction[14]                                                         ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[14]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                            ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[1]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.527      ;
; 0.204 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[11]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[11]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[9]                                    ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[9]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[4]                          ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[5]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[21]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[21]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_ctrl:ctrl|reg_to_wr_WB[3]            ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|data_rtl_0_bypass[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[31]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mepc[31]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; vscale_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                        ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[10]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[10]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_DX[18]                                   ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[18]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                         ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.594 ; 4.594        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.620 ; 4.620        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.622 ; 4.622        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.377 ; 5.377        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.380 ; 5.380        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.404 ; 5.404        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.404 ; 5.404        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg             ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_7891:auto_generated|ram_block1a0~porta_address_reg0                                                                              ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_we_reg                               ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~porta_we_reg                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_0|altsyncram_mcc1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_regfile:regfile|altsyncram:data_rtl_1|altsyncram_mcc1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                                                                                                                          ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2_d                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][0]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[13]                                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[22]                                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[23]                                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|PC_WB[24]                                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|alu_out_WB[10]                                                                                                                      ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|alu_out_WB[6]                                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[13]                                                                                                    ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[22]                                                                                                    ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[23]                                                                                                    ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[24]                                                                                                    ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mbadaddr[25]                                                                                                    ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[18]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[19]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[20]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[21]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[22]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[23]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[24]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[25]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[26]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[27]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[28]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[29]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[30]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|vscale_csr_file:csr|mtvec[31]                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0_d                                                                                                                                            ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1_d                                                                                                                                            ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4_d                                                                                                                                            ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                                                                                                                            ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7_d                                                                                                                                            ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int_d                                                                                                                                         ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rls_int_pnd                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                                                                                                             ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[1]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[5]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                                                                                                              ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                                                                                ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                                                                                                ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vscale_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                                                                                ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 1.363 ; 1.641 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.031 ; -1.320 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 3.493 ; 3.508 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 2.497 ; 2.631 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 63.669 ; 0.149 ; N/A      ; N/A     ; 4.594               ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.594               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 63.669 ; 0.149 ; N/A      ; N/A     ; 49.717              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.658 ; 2.811 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.031 ; -1.320 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.636 ; 7.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 2.497 ; 2.631 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_BD1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK100MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00253 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00253 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun Feb 26 17:29:27 2017
Info: Command: quartus_sta marsohod2bis-vscale-wb-soc_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332104): Reading SDC File: '../src/marsohod2bis-vscale-wb-soc_0/data/marsohod2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|md_req_valid~3|datab"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|md_req_valid~3|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~6|datab"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~6|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~8|dataa"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|stall_DX~8|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|datab"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|ex_DX~2|datac"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|ex_DX~2|combout"
    Warning (332126): Node "soc|wb_vscale|vscale_core|ctrl|kill_DX~0|datac"
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 63.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    63.669               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.426               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.934               0.000 CLK100MHZ 
    Info (332119):    49.718               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 66.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    66.033               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.943               0.000 CLK100MHZ 
    Info (332119):    49.717               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vscale_wb_soc:soc|wb_vscale:wb_vscale|vscale_pipeline:vscale_core|inst_DX[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 84.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    84.034               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 CLK100MHZ 
    Info (332119):    49.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Sun Feb 26 17:29:37 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


