Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 29 16:48:52 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3932 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.453        0.000                      0                  474        0.108        0.000                      0                  474        3.000        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}     40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 19.861}     39.722          25.175          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          33.034        0.000                      0                  229        0.108        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0          32.453        0.000                      0                  245        0.195        0.000                      0                  245       19.361        0.000                       0                    97  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[29]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.413%)  route 3.537ns (55.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 37.176 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.677     4.103    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    37.176    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y64         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]/C
                         clock pessimism              0.489    37.664    
                         clock uncertainty           -0.098    37.566    
    SLICE_X86Y64         FDSE (Setup_fdse_C_S)       -0.429    37.137    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.102ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.826ns (45.605%)  route 3.371ns (54.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.511     3.937    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X84Y65         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.604    37.173    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y65         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
                         clock pessimism              0.489    37.661    
                         clock uncertainty           -0.098    37.563    
    SLICE_X84Y65         FDSE (Setup_fdse_C_S)       -0.524    37.039    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 33.102    

Slack (MET) :             33.102ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.826ns (45.605%)  route 3.371ns (54.395%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 37.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.762    -2.260    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.194 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.264     1.458    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X82Y61         LUT4 (Prop_lut4_I1_O)        0.124     1.582 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           0.916     2.498    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y62         LUT5 (Prop_lut5_I2_O)        0.124     2.622 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.679     3.301    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.425 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.511     3.937    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[31]_i_1_n_0
    SLICE_X84Y65         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.604    37.173    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y65         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
                         clock pessimism              0.489    37.661    
                         clock uncertainty           -0.098    37.563    
    SLICE_X84Y65         FDSE (Setup_fdse_C_S)       -0.524    37.039    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 33.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y60         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.205    -0.468    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[5]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.758    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.575    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.582    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[11]
    SLICE_X84Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.537 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.537    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[12]_i_1_n_0
    SLICE_X84Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
                         clock pessimism              0.438    -0.797    
    SLICE_X84Y61         FDRE (Hold_fdre_C_D)         0.120    -0.677    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.605    -0.809    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X86Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[1]
    SLICE_X85Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.463    -0.772    
    SLICE_X85Y61         FDRE (Hold_fdre_C_D)         0.078    -0.694    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.050    -0.596    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[22]
    SLICE_X85Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.438    -0.797    
    SLICE_X85Y61         FDRE (Hold_fdre_C_D)         0.047    -0.750    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X81Y60         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.258    -0.415    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[1]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.758    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.575    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.116    -0.553    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.874    -1.237    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.441    -0.796    
    SLICE_X83Y62         FDRE (Hold_fdre_C_D)         0.070    -0.726    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.094%)  route 0.134ns (41.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603    -0.811    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y62         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.134    -0.536    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[21]
    SLICE_X84Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.491 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[22]_i_1_n_0
    SLICE_X84Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                         clock pessimism              0.441    -0.794    
    SLICE_X84Y61         FDRE (Hold_fdre_C_D)         0.121    -0.673    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.602    -0.812    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y63         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.551    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg_n_0_[3]
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.048    -0.503 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_0_in__0__0[4]
    SLICE_X82Y63         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.873    -1.238    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y63         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]/C
                         clock pessimism              0.439    -0.799    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.107    -0.692    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.605    -0.809    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y59         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.310    -0.358    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.911    -1.199    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y24         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.736    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.553    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604    -0.810    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.682 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/Q
                         net (fo=1, routed)           0.061    -0.621    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[3]
    SLICE_X82Y61         LUT3 (Prop_lut3_I0_O)        0.099    -0.522 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[4]_i_1_n_0
    SLICE_X82Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876    -1.235    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y61         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]/C
                         clock pessimism              0.425    -0.810    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.092    -0.718    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y24     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y65     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y64     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 1.428ns (21.526%)  route 5.206ns (78.474%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 36.792 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          3.123     4.222    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X64Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.501    36.792    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.410    37.202    
                         clock uncertainty           -0.098    37.104    
    SLICE_X64Y70         FDRE (Setup_fdre_C_R)       -0.429    36.675    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.467ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.428ns (21.889%)  route 5.096ns (78.111%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 36.791 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          3.013     4.112    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    36.791    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.410    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X62Y70         FDRE (Setup_fdre_C_R)       -0.524    36.579    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 32.467    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.428ns (22.062%)  route 5.045ns (77.938%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 36.790 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          2.962     4.061    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.499    36.790    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.410    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.524    36.578    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.428ns (22.062%)  route 5.045ns (77.938%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 36.790 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          2.962     4.061    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.499    36.790    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.410    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.524    36.578    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.428ns (21.889%)  route 5.096ns (78.111%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 36.791 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          3.013     4.112    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X63Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    36.791    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.410    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    36.674    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.428ns (21.889%)  route 5.096ns (78.111%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 36.791 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          3.013     4.112    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X63Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    36.791    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y70         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.410    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    36.674    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.612ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.428ns (22.062%)  route 5.045ns (77.938%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 36.790 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          2.962     4.061    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X63Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.499    36.790    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y71         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.410    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X63Y71         FDRE (Setup_fdre_C_R)       -0.429    36.673    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.821ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.428ns (23.157%)  route 4.739ns (76.843%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 36.788 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          2.656     3.755    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y72         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.497    36.788    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y72         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.410    37.198    
                         clock uncertainty           -0.098    37.100    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    36.576    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                 32.821    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.428ns (23.157%)  route 4.739ns (76.843%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 36.788 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          2.656     3.755    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X63Y72         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.497    36.788    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X63Y72         FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.410    37.198    
                         clock uncertainty           -0.098    37.100    
    SLICE_X63Y72         FDRE (Setup_fdre_C_R)       -0.429    36.671    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.979ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.428ns (28.478%)  route 3.586ns (71.522%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 36.786 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.610    -2.412    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y117        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]/Q
                         net (fo=9, routed)           1.131    -0.762    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[8]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    -0.638 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    -0.638    design_1_i/VGA_TOP_1/U0/vga_timing_inst/i__carry__0_i_4__0_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    -0.181 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.951     0.770    design_1_i/VGA_TOP_1/U0/vga_timing_inst/geqOp
    SLICE_X43Y112        LUT2 (Prop_lut2_I0_O)        0.329     1.099 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_1/O
                         net (fo=12, routed)          1.504     2.603    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]_0[0]
    SLICE_X62Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.496    36.786    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X62Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.418    37.204    
                         clock uncertainty           -0.098    37.106    
    SLICE_X62Y100        FDRE (Setup_fdre_C_R)       -0.524    36.582    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 33.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]/Q
                         net (fo=2, routed)           0.092    -0.625    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[11]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.045    -0.580 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.580    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_5_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.516 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.516    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[11]
    SLICE_X46Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.826    -1.285    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
                         clock pessimism              0.440    -0.845    
    SLICE_X46Y114        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]/Q
                         net (fo=2, routed)           0.092    -0.625    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[15]
    SLICE_X46Y115        LUT4 (Prop_lut4_I3_O)        0.045    -0.580 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.580    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_5_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.516 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.516    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[15]
    SLICE_X46Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.825    -1.286    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.557    -0.857    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]/Q
                         net (fo=2, routed)           0.092    -0.624    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[3]
    SLICE_X46Y112        LUT4 (Prop_lut4_I3_O)        0.045    -0.579 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    -0.579    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_5__0_n_0
    SLICE_X46Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.515 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.515    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[3]
    SLICE_X46Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.827    -1.284    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                         clock pessimism              0.440    -0.844    
    SLICE_X46Y112        FDRE (Hold_fdre_C_D)         0.134    -0.710    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]/Q
                         net (fo=2, routed)           0.092    -0.625    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[7]
    SLICE_X46Y113        LUT4 (Prop_lut4_I3_O)        0.045    -0.580 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.580    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_5_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.516 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.516    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[7]
    SLICE_X46Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.826    -1.285    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]/C
                         clock pessimism              0.440    -0.845    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.555    -0.859    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y116        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]/Q
                         net (fo=2, routed)           0.099    -0.619    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[16]
    SLICE_X46Y116        LUT4 (Prop_lut4_I3_O)        0.045    -0.574 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_5_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.504 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.504    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[16]
    SLICE_X46Y116        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.824    -1.287    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y116        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
                         clock pessimism              0.441    -0.846    
    SLICE_X46Y116        FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]/Q
                         net (fo=2, routed)           0.099    -0.618    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[12]
    SLICE_X46Y115        LUT4 (Prop_lut4_I3_O)        0.045    -0.573 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000    -0.573    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__2_i_8_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.503 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.503    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[12]
    SLICE_X46Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.825    -1.286    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y115        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.618    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[4]
    SLICE_X46Y113        LUT4 (Prop_lut4_I3_O)        0.045    -0.573 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    -0.573    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_8_n_0
    SLICE_X46Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.503 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.503    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[4]
    SLICE_X46Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.826    -1.285    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y113        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                         clock pessimism              0.440    -0.845    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.556    -0.858    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X47Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]/Q
                         net (fo=2, routed)           0.099    -0.618    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[8]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.045    -0.573 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    -0.573    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_8_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.503 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.503    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[8]
    SLICE_X46Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.826    -1.285    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X46Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]/C
                         clock pessimism              0.440    -0.845    
    SLICE_X46Y114        FDRE (Hold_fdre_C_D)         0.134    -0.711    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.558    -0.856    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]/Q
                         net (fo=4, routed)           0.068    -0.647    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_0[2]
    SLICE_X45Y114        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.523 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.523    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_i_1_n_6
    SLICE_X45Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.826    -1.284    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[9]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.105    -0.751    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.559    -0.855    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.635    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[8]_0[0]
    SLICE_X45Y112        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.511 r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.511    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]_i_2_n_6
    SLICE_X45Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.827    -1.283    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.105    -0.750    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X62Y100    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X63Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X62Y72     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X62Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X62Y71     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X64Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y100    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y100    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y112    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y114    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y114    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y116    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y116    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y116    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y100    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X64Y107    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X63Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X63Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y72     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y72     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y70     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X62Y71     design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



