Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 12 22:26:34 2023
| Host         : Alfgamor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   281 |
|    Minimum number of control sets                        |   281 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   821 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   281 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |   133 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1028 |          363 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |            1372 |          557 |
| Yes          | No                    | No                     |            1178 |          372 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3181 |          951 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                                       Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_EN_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/Bus_RNW_reg_reg                                                                                                                              |                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/I_AS                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ENB                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                       | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/SR[0]                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                         | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                       | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                         | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1__0_n_0                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Decode_I/ex_bt_hit_hold                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/ECC.write_access_reg[0]                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[22]_0                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/Use_Async_Reset.sync_reset_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                       |                                                                                                                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                       |                                                                                                                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/RegAddr[0]_i_1_n_0                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/RegAddr[0]_i_1_n_0                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_fetch                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Use_FPU.mem_FPU_Flags_6_cmb1                                                                                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2[0]                                                                                                                                                                                              |                7 |             13 |         1.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                9 |             14 |         1.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                8 |             15 |         1.88 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                                                             |               15 |             16 |         1.07 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                                                             |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_6[0]                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Parity_chk3_1/Using_FPGA.Use_MUXF8.MUXF8_LUT/ECC.Has_AXI.CE_Counter.CE_CounterReg_reg[12][0]                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/E[0]                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Parity_chk3_2/Using_FPGA.Use_MUXF8.MUXF8_LUT/ECC.full_word_write_access_reg[0]                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                7 |             22 |         3.14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                       |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                                               |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                           |               15 |             26 |         1.73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                |                                                                                                                                                                                                                                                                                             |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[1]                                                                                                                                                                                                                |               10 |             27 |         2.70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_1                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               11 |             27 |         2.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                       |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                           |                                                                                                                                                                                                                                                                                             |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                                  |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                                                                                                          |               11 |             31 |         2.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               12 |             31 |         2.58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                  |                                                                                                                                                                                                                                                                                             |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/I_AS                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_37_in                                                                                                         |                                                                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                                       |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/ongoing_read                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/E[0]                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/ECC.write_access_reg_0[0]                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.Has_AXI.AXI.axi_I/ongoing_read                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_3[0]                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                                                                                       |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/SR[0]                                                                                                                                                                |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_7                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_2                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_6                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_5                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/E[0]                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               11 |             36 |         3.27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_4                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_8                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_3                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                7 |             38 |         5.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               12 |             38 |         3.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               18 |             50 |         2.78 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               19 |             50 |         2.63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_3[0]                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               15 |             57 |         3.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                                                         |               21 |             58 |         2.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               26 |             70 |         2.69 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Parity_chk3_2/Using_FPGA.Use_MUXF8.MUXF8_LUT/E[0]                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               19 |             71 |         3.74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Use_FPGA.UE_MUXF7/ECC.full_word_write_access_reg[0]                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               17 |             71 |         4.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Parity_chk3_1/Using_FPGA.Use_MUXF8.MUXF8_LUT/E[0]                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               24 |             71 |         2.96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/ECC.checkbit_handler_I1/Handle_32.Decode_Bits.Use_FPGA.UE_MUXF7/Using_FPGA.Native_1[0]                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                        |               19 |             71 |         3.74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               12 |             79 |         6.58 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               26 |             86 |         3.31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               35 |             95 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               67 |            274 |         4.09 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |               90 |            344 |         3.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                     |              247 |            588 |         2.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |              339 |            966 |         2.85 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


