// Seed: 469281855
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply1 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input wire id_2
    , id_18,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    output logic id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    input logic id_12,
    input supply1 id_13,
    output tri id_14,
    input wor id_15,
    output tri1 id_16
);
  always @(posedge id_12 or posedge id_0) begin
    assign id_3 = id_0 + id_2;
    id_6 <= id_12;
  end
  module_0(
      id_15, id_16, id_4, id_4, id_2, id_13, id_4
  );
endmodule
