/**
 *
 * @file NVIC_RegisterDefines_Set2_ISER.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ISER_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ISER_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* ISER2 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES80_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_R_NVIC_RES80_BIT    (0UL)
#define NVIC_ISER2_R_NVIC_RES80_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES80_ENA    ((uint32_t) 0x00000001UL)

#define NVIC_ISER2_NVIC_RES80_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES80_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES80_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES81_MASK    ((uint32_t) 0x00000002UL)
#define NVIC_ISER2_R_NVIC_RES81_BIT    (1UL)
#define NVIC_ISER2_R_NVIC_RES81_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES81_ENA    ((uint32_t) 0x00000002UL)

#define NVIC_ISER2_NVIC_RES81_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES81_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES81_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES82_MASK    ((uint32_t) 0x00000004UL)
#define NVIC_ISER2_R_NVIC_RES82_BIT    (2UL)
#define NVIC_ISER2_R_NVIC_RES82_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES82_ENA    ((uint32_t) 0x00000004UL)

#define NVIC_ISER2_NVIC_RES82_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES82_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES82_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES83_MASK    ((uint32_t) 0x00000008UL)
#define NVIC_ISER2_R_NVIC_RES83_BIT    (3UL)
#define NVIC_ISER2_R_NVIC_RES83_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES83_ENA    ((uint32_t) 0x00000008UL)

#define NVIC_ISER2_NVIC_RES83_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES83_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES83_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_I2C2_MASK    ((uint32_t) 0x00000010UL)
#define NVIC_ISER2_R_NVIC_I2C2_BIT    (4UL)
#define NVIC_ISER2_R_NVIC_I2C2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_I2C2_ENA    ((uint32_t) 0x00000010UL)

#define NVIC_ISER2_NVIC_I2C2_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_I2C2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_I2C2_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_I2C3_MASK    ((uint32_t) 0x00000020UL)
#define NVIC_ISER2_R_NVIC_I2C3_BIT    (5UL)
#define NVIC_ISER2_R_NVIC_I2C3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_I2C3_ENA    ((uint32_t) 0x00000020UL)

#define NVIC_ISER2_NVIC_I2C3_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_I2C3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_I2C3_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER4A_MASK    ((uint32_t) 0x00000040UL)
#define NVIC_ISER2_R_NVIC_TIMER4A_BIT    (6UL)
#define NVIC_ISER2_R_NVIC_TIMER4A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_TIMER4A_ENA    ((uint32_t) 0x00000040UL)

#define NVIC_ISER2_NVIC_TIMER4A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_TIMER4A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_TIMER4A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER4B_MASK    ((uint32_t) 0x00000080UL)
#define NVIC_ISER2_R_NVIC_TIMER4B_BIT    (7UL)
#define NVIC_ISER2_R_NVIC_TIMER4B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_TIMER4B_ENA    ((uint32_t) 0x00000080UL)

#define NVIC_ISER2_NVIC_TIMER4B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_TIMER4B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_TIMER4B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES88_MASK    ((uint32_t) 0x00000100UL)
#define NVIC_ISER2_R_NVIC_RES88_BIT    (8UL)
#define NVIC_ISER2_R_NVIC_RES88_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES88_ENA    ((uint32_t) 0x00000100UL)

#define NVIC_ISER2_NVIC_RES88_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES88_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES88_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES89_MASK    ((uint32_t) 0x00000200UL)
#define NVIC_ISER2_R_NVIC_RES89_BIT    (9UL)
#define NVIC_ISER2_R_NVIC_RES89_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES89_ENA    ((uint32_t) 0x00000200UL)

#define NVIC_ISER2_NVIC_RES89_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES89_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES89_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES90_MASK    ((uint32_t) 0x00000400UL)
#define NVIC_ISER2_R_NVIC_RES90_BIT    (10UL)
#define NVIC_ISER2_R_NVIC_RES90_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES90_ENA    ((uint32_t) 0x00000400UL)

#define NVIC_ISER2_NVIC_RES90_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES90_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES90_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_MASK    ((uint32_t) 0x00000800UL)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_BIT    (11UL)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES93_EPI_IN_ENA    ((uint32_t) 0x00000800UL)

#define NVIC_ISER2_NVIC_RES93_EPI_IN_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES93_EPI_IN_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES93_EPI_IN_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES92_MASK    ((uint32_t) 0x00001000UL)
#define NVIC_ISER2_R_NVIC_RES92_BIT    (12UL)
#define NVIC_ISER2_R_NVIC_RES92_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES92_ENA    ((uint32_t) 0x00001000UL)

#define NVIC_ISER2_NVIC_RES92_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES92_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES92_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES93_MASK    ((uint32_t) 0x00002000UL)
#define NVIC_ISER2_R_NVIC_RES93_BIT    (13UL)
#define NVIC_ISER2_R_NVIC_RES93_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES93_ENA    ((uint32_t) 0x00002000UL)

#define NVIC_ISER2_NVIC_RES93_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES93_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES93_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES94_MASK    ((uint32_t) 0x00004000UL)
#define NVIC_ISER2_R_NVIC_RES94_BIT    (14UL)
#define NVIC_ISER2_R_NVIC_RES94_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES94_ENA    ((uint32_t) 0x00004000UL)

#define NVIC_ISER2_NVIC_RES94_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES94_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES94_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES95_MASK    ((uint32_t) 0x00008000UL)
#define NVIC_ISER2_R_NVIC_RES95_BIT    (15UL)
#define NVIC_ISER2_R_NVIC_RES95_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES95_ENA    ((uint32_t) 0x00008000UL)

#define NVIC_ISER2_NVIC_RES95_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES95_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES95_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES96_MASK    ((uint32_t) 0x00010000UL)
#define NVIC_ISER2_R_NVIC_RES96_BIT    (16UL)
#define NVIC_ISER2_R_NVIC_RES96_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES96_ENA    ((uint32_t) 0x00010000UL)

#define NVIC_ISER2_NVIC_RES96_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES96_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES96_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES97_MASK    ((uint32_t) 0x00020000UL)
#define NVIC_ISER2_R_NVIC_RES97_BIT    (17UL)
#define NVIC_ISER2_R_NVIC_RES97_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES97_ENA    ((uint32_t) 0x00020000UL)

#define NVIC_ISER2_NVIC_RES97_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES97_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES97_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES98_MASK    ((uint32_t) 0x00040000UL)
#define NVIC_ISER2_R_NVIC_RES98_BIT    (18UL)
#define NVIC_ISER2_R_NVIC_RES98_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES98_ENA    ((uint32_t) 0x00040000UL)

#define NVIC_ISER2_NVIC_RES98_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES98_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES98_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES99_MASK    ((uint32_t) 0x00080000UL)
#define NVIC_ISER2_R_NVIC_RES99_BIT    (19UL)
#define NVIC_ISER2_R_NVIC_RES99_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES99_ENA    ((uint32_t) 0x00080000UL)

#define NVIC_ISER2_NVIC_RES99_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES99_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES99_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES100_MASK    ((uint32_t) 0x00100000UL)
#define NVIC_ISER2_R_NVIC_RES100_BIT    (20UL)
#define NVIC_ISER2_R_NVIC_RES100_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES100_ENA    ((uint32_t) 0x00100000UL)

#define NVIC_ISER2_NVIC_RES100_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES100_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES100_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES101_MASK    ((uint32_t) 0x00200000UL)
#define NVIC_ISER2_R_NVIC_RES101_BIT    (21UL)
#define NVIC_ISER2_R_NVIC_RES101_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES101_ENA    ((uint32_t) 0x00200000UL)

#define NVIC_ISER2_NVIC_RES101_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES101_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES101_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES102_MASK    ((uint32_t) 0x00400000UL)
#define NVIC_ISER2_R_NVIC_RES102_BIT    (22UL)
#define NVIC_ISER2_R_NVIC_RES102_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES102_ENA    ((uint32_t) 0x00400000UL)

#define NVIC_ISER2_NVIC_RES102_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES102_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES102_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES103_MASK    ((uint32_t) 0x00800000UL)
#define NVIC_ISER2_R_NVIC_RES103_BIT    (23UL)
#define NVIC_ISER2_R_NVIC_RES103_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES103_ENA    ((uint32_t) 0x00800000UL)

#define NVIC_ISER2_NVIC_RES103_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES103_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES103_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES104_MASK    ((uint32_t) 0x01000000UL)
#define NVIC_ISER2_R_NVIC_RES104_BIT    (24UL)
#define NVIC_ISER2_R_NVIC_RES104_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES104_ENA    ((uint32_t) 0x01000000UL)

#define NVIC_ISER2_NVIC_RES104_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES104_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES104_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES105_MASK    ((uint32_t) 0x02000000UL)
#define NVIC_ISER2_R_NVIC_RES105_BIT    (25UL)
#define NVIC_ISER2_R_NVIC_RES105_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES105_ENA    ((uint32_t) 0x02000000UL)

#define NVIC_ISER2_NVIC_RES105_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES105_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES105_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES106_MASK    ((uint32_t) 0x04000000UL)
#define NVIC_ISER2_R_NVIC_RES106_BIT    (26UL)
#define NVIC_ISER2_R_NVIC_RES106_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES106_ENA    ((uint32_t) 0x04000000UL)

#define NVIC_ISER2_NVIC_RES106_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES106_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES106_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_RES107_MASK    ((uint32_t) 0x08000000UL)
#define NVIC_ISER2_R_NVIC_RES107_BIT    (27UL)
#define NVIC_ISER2_R_NVIC_RES107_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_RES107_ENA    ((uint32_t) 0x08000000UL)

#define NVIC_ISER2_NVIC_RES107_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_RES107_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_RES107_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER5A_MASK    ((uint32_t) 0x10000000UL)
#define NVIC_ISER2_R_NVIC_TIMER5A_BIT    (28UL)
#define NVIC_ISER2_R_NVIC_TIMER5A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_TIMER5A_ENA    ((uint32_t) 0x10000000UL)

#define NVIC_ISER2_NVIC_TIMER5A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_TIMER5A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_TIMER5A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_TIMER5B_MASK    ((uint32_t) 0x20000000UL)
#define NVIC_ISER2_R_NVIC_TIMER5B_BIT    (29UL)
#define NVIC_ISER2_R_NVIC_TIMER5B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_TIMER5B_ENA    ((uint32_t) 0x20000000UL)

#define NVIC_ISER2_NVIC_TIMER5B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_TIMER5B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_TIMER5B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_WTIMER0A_MASK    ((uint32_t) 0x40000000UL)
#define NVIC_ISER2_R_NVIC_WTIMER0A_BIT    (30UL)
#define NVIC_ISER2_R_NVIC_WTIMER0A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_WTIMER0A_ENA    ((uint32_t) 0x40000000UL)

#define NVIC_ISER2_NVIC_WTIMER0A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_WTIMER0A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_WTIMER0A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER2_R_NVIC_WTIMER0B_MASK    ((uint32_t) 0x80000000UL)
#define NVIC_ISER2_R_NVIC_WTIMER0B_BIT    (31UL)
#define NVIC_ISER2_R_NVIC_WTIMER0B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_R_NVIC_WTIMER0B_ENA    ((uint32_t) 0x80000000UL)

#define NVIC_ISER2_NVIC_WTIMER0B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER2_NVIC_WTIMER0B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER2_NVIC_WTIMER0B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET2_NVIC_REGISTERDEFINES_SET2_ISER_H_ */
