AMD_PG_SUPPORT_VCN_DPG,VAR_0
UVD,VAR_1
WDOORBELL32,FUNC_0
WREG32_SOC15,FUNC_1
lower_32_bits,FUNC_2
mmUVD_RBC_RB_WPTR,VAR_2
mmUVD_SCRATCH2,VAR_3
vcn_v2_0_dec_ring_set_wptr,FUNC_3
ring,VAR_4
adev,VAR_5
