
*** Running vivado
    with args -log procesor.vdi -applog -m64 -messageDb vivado.pb -mode batch -source procesor.tcl -notrace

INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source procesor.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'procesor' is not ideal for floorplanning, since the cellview 'procesor' defined in file 'procesor.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab13/Lab13.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab13/Lab13.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 466.395 ; gain = 251.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 472.688 ; gain = 5.063
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a9866640

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 942.863 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: a9866640

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 942.863 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 43 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 7de27a0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.863 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 942.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7de27a0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.863 ; gain = 0.000
Implement Debug Cores | Checksum: 1751f9451
Logic Optimization | Checksum: 1751f9451

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 7de27a0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 942.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:59 . Memory (MB): peak = 942.863 ; gain = 476.469
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab13/Lab13.runs/impl_1/procesor_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6944ca4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 942.863 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 942.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 942.863 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 942.863 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 44b1ef2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 725eb1f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: f66fe86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 2.2 Build Placer Netlist Model | Checksum: f66fe86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: f66fe86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 2.3 Constrain Clocks/Macros | Checksum: f66fe86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 2 Placer Initialization | Checksum: f66fe86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1092ca035

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1092ca035

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 13077af34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 17ccc9ce7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 169625f49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 169625f49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 169625f49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 169625f49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 4.4 Small Shape Detail Placement | Checksum: 169625f49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 169625f49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 4 Detail Placement | Checksum: 169625f49

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2be17ffd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 2be17ffd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2be17ffd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2be17ffd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 2be17ffd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 215fa6231

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 215fa6231

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023
Ending Placer Task | Checksum: 12e50167b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 958.887 ; gain = 16.023
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:07 . Memory (MB): peak = 958.887 ; gain = 16.023
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 958.887 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 958.887 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 958.887 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 958.887 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -67 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 149f81b2d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1042.945 ; gain = 84.059

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 149f81b2d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1047.641 ; gain = 88.754
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: a6e64970

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fbd6c885

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1082
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391
Phase 4 Rip-up And Reroute | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.34402 %
  Global Horizontal Routing Utilization  = 2.42803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1501fe7fd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1066.277 ; gain = 107.391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161a79bac

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1066.277 ; gain = 107.391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1066.277 ; gain = 107.391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:19 . Memory (MB): peak = 1066.277 ; gain = 107.391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1066.277 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab13/Lab13.runs/impl_1/procesor_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Dec 06 21:33:47 2015...
