{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757915042295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757915042295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 14 23:44:02 2025 " "Processing started: Sun Sep 14 23:44:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757915042295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915042295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915042295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757915042489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757915042490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_dec " "Found entity 1: seg7_dec" {  } { { "seg7_dec.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/seg7_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1bit " "Found entity 1: mux_2_1_1bit" {  } { { "mux_2_1_1bit.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/mux_2_1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_A " "Found entity 1: circuit_A" {  } { { "circuit_A.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/circuit_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_b.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_B " "Found entity 1: circuit_B" {  } { { "circuit_B.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/circuit_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec " "Found entity 1: bin_to_dec" {  } { { "bin_to_dec.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bin_to_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/adder_4bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_a_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_a_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_A_v2 " "Found entity 1: circuit_A_v2" {  } { { "circuit_A_v2.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/circuit_A_v2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_dec_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec_v2 " "Found entity 1: bin_to_dec_v2" {  } { { "bin_to_dec_v2.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bin_to_dec_v2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file checkbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkBCD " "Found entity 1: checkBCD" {  } { { "checkBCD.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/checkBCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_dec_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_dec_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_dec_v3 " "Found entity 1: bin_to_dec_v3" {  } { { "bin_to_dec_v3.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bin_to_dec_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Adder_1bit " "Found entity 1: BCD_Adder_1bit" {  } { { "BCD_Adder_1bit.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/BCD_Adder_1bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_2dig.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder_2dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Adder_2Dig " "Found entity 1: BCD_Adder_2Dig" {  } { { "BCD_Adder_2Dig.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/BCD_Adder_2Dig.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_6bit_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_6bit_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_6bit_to_BCD " "Found entity 1: convert_6bit_to_BCD" {  } { { "convert_6bit_to_BCD.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin6_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin6_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin6_to_bcd " "Found entity 1: bin6_to_bcd" {  } { { "bin6_to_bcd.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bin6_to_bcd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757915047642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757915047659 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(6) " "Output port \"LEDR\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757915047660 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.v(10) " "Output port \"HEX2\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757915047660 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_6bit_to_BCD convert_6bit_to_BCD:M1 " "Elaborating entity \"convert_6bit_to_BCD\" for hierarchy \"convert_6bit_to_BCD:M1\"" {  } { { "main.v" "M1" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757915047663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_dec convert_6bit_to_BCD:M1\|seg7_dec:display0 " "Elaborating entity \"seg7_dec\" for hierarchy \"convert_6bit_to_BCD:M1\|seg7_dec:display0\"" {  } { { "convert_6bit_to_BCD.v" "display0" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757915047664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin6_to_bcd bin6_to_bcd:u_conv " "Elaborating entity \"bin6_to_bcd\" for hierarchy \"bin6_to_bcd:u_conv\"" {  } { { "main.v" "u_conv" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757915047665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:u_hex0 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:u_hex0\"" {  } { { "main.v" "u_hex0" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757915047669 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[7\] HEX0\[7\] " "Net \"HEX0\[7\]\", which fans out to \"HEX0\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[7\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[7\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[7\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[7\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[6\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[6\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[6\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[6\]\"" {  } { { "bcd7seg.v" "seg\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[5\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[5\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[5\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[5\]\"" {  } { { "bcd7seg.v" "seg\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[4\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[4\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[4\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[4\]\"" {  } { { "bcd7seg.v" "seg\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[3\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[3\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[3\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[3\]\"" {  } { { "bcd7seg.v" "seg\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[2\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[2\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[2\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[2\]\"" {  } { { "bcd7seg.v" "seg\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[1\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[1\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[1\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[1\]\"" {  } { { "bcd7seg.v" "seg\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg0\[0\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg0\[0\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg0\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex0\|seg\[0\] " "Net is fed by \"bcd7seg:u_hex0\|seg\[0\]\"" {  } { { "bcd7seg.v" "seg\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX0\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[7\] HEX1\[7\] " "Net \"HEX1\[7\]\", which fans out to \"HEX1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[7\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[7\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[7\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047701 ""}  } { { "main.v" "HEX1\[7\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[6\] HEX1\[6\] " "Net \"HEX1\[6\]\", which fans out to \"HEX1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[6\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[6\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[6\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[6\]\"" {  } { { "bcd7seg.v" "seg\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[6\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[5\] HEX1\[5\] " "Net \"HEX1\[5\]\", which fans out to \"HEX1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[5\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[5\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[5\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[5\]\"" {  } { { "bcd7seg.v" "seg\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[5\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[4\] HEX1\[4\] " "Net \"HEX1\[4\]\", which fans out to \"HEX1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[4\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[4\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[4\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[4\]\"" {  } { { "bcd7seg.v" "seg\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[4\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[3\] HEX1\[3\] " "Net \"HEX1\[3\]\", which fans out to \"HEX1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[3\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[3\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[3\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[3\]\"" {  } { { "bcd7seg.v" "seg\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[3\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[2\] HEX1\[2\] " "Net \"HEX1\[2\]\", which fans out to \"HEX1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[2\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[2\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[2\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[2\]\"" {  } { { "bcd7seg.v" "seg\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[2\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[1\] HEX1\[1\] " "Net \"HEX1\[1\]\", which fans out to \"HEX1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[1\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[1\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[1\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[1\]\"" {  } { { "bcd7seg.v" "seg\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[1\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[0\] HEX1\[0\] " "Net \"HEX1\[0\]\", which fans out to \"HEX1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "convert_6bit_to_BCD:M1\|o_seg1\[0\] " "Net is fed by \"convert_6bit_to_BCD:M1\|o_seg1\[0\]\"" {  } { { "convert_6bit_to_BCD.v" "o_seg1\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/convert_6bit_to_BCD.v" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "bcd7seg:u_hex1\|seg\[0\] " "Net is fed by \"bcd7seg:u_hex1\|seg\[0\]\"" {  } { { "bcd7seg.v" "seg\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/bcd7seg.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1757915047702 ""}  } { { "main.v" "HEX1\[0\]" { Text "C:/Goncalo/Software/QuartusLite/DE10_Board/Projects/Altera_Labs/Lab_2/main.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1757915047702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 48 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757915047734 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 14 23:44:07 2025 " "Processing ended: Sun Sep 14 23:44:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757915047734 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757915047734 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757915047734 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915047734 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 50 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 50 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757915048366 ""}
