{"vcs1":{"timestamp_begin":1677615692.334943767, "rt":0.36, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1677615692.760803771, "rt":0.50, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1677615693.311026221, "rt":0.23, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677615692.029940172}
{"VCS_COMP_START_TIME": 1677615692.029940172}
{"VCS_COMP_END_TIME": 1677615693.602596001}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
