# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 20:51:21  December 22, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY FPQ_top_1TT_2RC_with_ui
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:51:21  DECEMBER 22, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name VERILOG_FILE FPQ_top_1TT_2RC_with_ui.v
set_global_assignment -name VERILOG_FILE FPQ_disp_value.v
set_global_assignment -name VERILOG_FILE FPQ_components.v
set_global_assignment -name VERILOG_FILE FPQ_util.v
set_global_assignment -name VERILOG_FILE FPQ_layout.v
set_global_assignment -name VERILOG_FILE LED_Nixietube.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to clk_10MHz
set_location_assignment PIN_A14 -to key_rst_n
set_location_assignment PIN_C6 -to SEG[0]
set_location_assignment PIN_B6 -to SEG[1]
set_location_assignment PIN_B5 -to SEG[2]
set_location_assignment PIN_A5 -to SEG[3]
set_location_assignment PIN_A6 -to SEG[4]
set_location_assignment PIN_B7 -to SEG[5]
set_location_assignment PIN_A7 -to SEG[6]
set_location_assignment PIN_C8 -to SEG[7]
set_location_assignment PIN_N5 -to COM[0]
set_location_assignment PIN_R5 -to COM[1]
set_location_assignment PIN_T5 -to COM[2]
set_location_assignment PIN_P3 -to COM[3]
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_T2 -to TT
set_location_assignment PIN_R1 -to RC_0
set_location_assignment PIN_N6 -to RC_1
set_location_assignment PIN_T6 -to SEG_s[0]
set_location_assignment PIN_T10 -to SEG_s[1]
set_location_assignment PIN_R10 -to SEG_s[2]
set_location_assignment PIN_N9 -to SEG_s[3]
set_location_assignment PIN_P9 -to SEG_s[4]
set_location_assignment PIN_R9 -to SEG_s[5]
set_location_assignment PIN_T9 -to SEG_s[6]
set_location_assignment PIN_B8 -to SEG_s[7]
set_location_assignment PIN_A8 -to COM_s[0]
set_location_assignment PIN_C9 -to COM_s[1]
set_location_assignment PIN_B9 -to COM_s[2]
set_location_assignment PIN_A9 -to COM_s[3]
set_location_assignment PIN_P8 -to Mode[0]
set_location_assignment PIN_R8 -to Mode[1]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top