

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V'
================================================================
* Date:           Sat Oct 15 12:55:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_396_1_VITIS_LOOP_398_2  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       75|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       22|      156|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_109_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln870_20_fu_146_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln870_fu_121_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_21_fu_127_p2   |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln1069_fu_103_p2      |      icmp|   0|  0|  11|           9|          10|
    |select_ln1069_fu_133_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln870_fu_152_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  75|          37|          28|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c6_V_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_c7_V_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |c6_V_fu_56                            |   9|          2|    5|         10|
    |c7_V_fu_52                            |   9|          2|    5|         10|
    |fifo_B_PE_0_151821_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_fu_60                  |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   41|         82|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c6_V_fu_56               |  5|   0|    5|          0|
    |c7_V_fu_52               |  5|   0|    5|          0|
    |indvar_flatten_fu_60     |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 22|   0|   22|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V|  return value|
|fifo_B_PE_0_151821_din     |  out|  512|     ap_fifo|                                  fifo_B_PE_0_151821|       pointer|
|fifo_B_PE_0_151821_full_n  |   in|    1|     ap_fifo|                                  fifo_B_PE_0_151821|       pointer|
|fifo_B_PE_0_151821_write   |  out|    1|     ap_fifo|                                  fifo_B_PE_0_151821|       pointer|
|local_B_address0           |  out|    4|   ap_memory|                                             local_B|         array|
|local_B_ce0                |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_q0                 |   in|  512|   ap_memory|                                             local_B|         array|
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 6 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_151821, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_151821, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %c6_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %c7_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten"   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln1069 = icmp_eq  i9 %indvar_flatten_load, i9 256"   --->   Operation 16 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln1069 = add i9 %indvar_flatten_load, i9 1"   --->   Operation 17 'add' 'add_ln1069' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.preheader, void %.loopexit.loopexit.exitStub"   --->   Operation 18 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c7_V_load = load i5 %c7_V"   --->   Operation 19 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c6_V_load = load i5 %c6_V"   --->   Operation 20 'load' 'c6_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln870 = add i5 %c6_V_load, i5 1"   --->   Operation 21 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln1069_21 = icmp_eq  i5 %c7_V_load, i5 16"   --->   Operation 22 'icmp' 'icmp_ln1069_21' <Predicate = (!icmp_ln1069)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln1069 = select i1 %icmp_ln1069_21, i5 %add_ln870, i5 %c6_V_load"   --->   Operation 23 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i5 %select_ln1069"   --->   Operation 24 'zext' 'zext_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i512 %local_B, i64 0, i64 %zext_ln1069"   --->   Operation 25 'getelementptr' 'local_B_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.20ns)   --->   "%local_B_load = load i4 %local_B_addr"   --->   Operation 26 'load' 'local_B_load' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln870_20 = add i5 %c7_V_load, i5 1"   --->   Operation 27 'add' 'add_ln870_20' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln870 = select i1 %icmp_ln1069_21, i5 1, i5 %add_ln870_20"   --->   Operation 28 'select' 'select_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln1069 = store i9 %add_ln1069, i9 %indvar_flatten"   --->   Operation 29 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln1069 = store i5 %select_ln1069, i5 %c6_V"   --->   Operation 30 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln870 = store i5 %select_ln870, i5 %c7_V"   --->   Operation 31 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_396_1_VITIS_LOOP_398_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.20ns)   --->   "%local_B_load = load i4 %local_B_addr"   --->   Operation 34 'load' 'local_B_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln398 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47" [src/kernel_kernel.cpp:398]   --->   Operation 35 'specpipeline' 'specpipeline_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [src/kernel_kernel.cpp:398]   --->   Operation 36 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_151821, i512 %local_B_load" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'write' 'write_ln174' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fifo_B_PE_0_151821]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7_V                (alloca           ) [ 010]
c6_V                (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
icmp_ln1069         (icmp             ) [ 010]
add_ln1069          (add              ) [ 000]
br_ln1069           (br               ) [ 000]
c7_V_load           (load             ) [ 000]
c6_V_load           (load             ) [ 000]
add_ln870           (add              ) [ 000]
icmp_ln1069_21      (icmp             ) [ 000]
select_ln1069       (select           ) [ 000]
zext_ln1069         (zext             ) [ 000]
local_B_addr        (getelementptr    ) [ 011]
add_ln870_20        (add              ) [ 000]
select_ln870        (select           ) [ 000]
store_ln1069        (store            ) [ 000]
store_ln1069        (store            ) [ 000]
store_ln870         (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
local_B_load        (load             ) [ 000]
specpipeline_ln398  (specpipeline     ) [ 000]
specloopname_ln398  (specloopname     ) [ 000]
write_ln174         (write            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_151821">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_151821"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_396_1_VITIS_LOOP_398_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="c7_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="c6_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln174_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="512" slack="0"/>
<pin id="67" dir="0" index="2" bw="512" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="local_B_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="512" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_B_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="9" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln1069_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="9" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln1069_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="c7_V_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_V_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c6_V_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_V_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln870_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln1069_21_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_21/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln1069_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln1069_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln870_20_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_20/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln870_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln870/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln1069_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln1069_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln870_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c7_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="182" class="1005" name="c6_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c6_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="199" class="1005" name="local_B_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_B_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="78" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="121" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="118" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="150"><net_src comp="115" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="127" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="109" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="133" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="152" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="52" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="185"><net_src comp="56" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="192"><net_src comp="60" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="202"><net_src comp="71" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B | {}
	Port: fifo_B_PE_0_151821 | {2 }
 - Input state : 
	Port: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V : local_B | {1 2 }
	Port: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_396_1_V : fifo_B_PE_0_151821 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1069 : 2
		add_ln1069 : 2
		br_ln1069 : 3
		c7_V_load : 1
		c6_V_load : 1
		add_ln870 : 2
		icmp_ln1069_21 : 2
		select_ln1069 : 3
		zext_ln1069 : 4
		local_B_addr : 5
		local_B_load : 6
		add_ln870_20 : 2
		select_ln870 : 3
		store_ln1069 : 3
		store_ln1069 : 4
		store_ln870 : 4
	State 2
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln1069_fu_109    |    0    |    16   |
|    add   |     add_ln870_fu_121    |    0    |    12   |
|          |   add_ln870_20_fu_146   |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln1069_fu_103   |    0    |    11   |
|          |  icmp_ln1069_21_fu_127  |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |   select_ln1069_fu_133  |    0    |    5    |
|          |   select_ln870_fu_152   |    0    |    5    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln1069_fu_141   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    70   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     c6_V_reg_182     |    5   |
|     c7_V_reg_175     |    5   |
|indvar_flatten_reg_189|    9   |
| local_B_addr_reg_199 |    4   |
+----------------------+--------+
|         Total        |   23   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   23   |   79   |
+-----------+--------+--------+--------+
