Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bf17e1aacaa24bd8bada1fcb2be429d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 6 for port out [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:139]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 6 for port in [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 6 for port out [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:147]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 6 for port in [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v:151]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
