
raw_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000735c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  08007500  08007500  00017500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007a30  08007a30  00017a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007a38  08007a38  00017a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007a3c  08007a3c  00017a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  08007a40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
  8 .bss          000001cc  200001e0  200001e0  000201e0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200003ac  200003ac  000201e0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 11 UNINIT_FIXED_LOC 0000001e  08020000  08020000  00030000  2**0
                  ALLOC
 12 .debug_info   00014c1c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c4a  00000000  00000000  00034e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000b868  00000000  00000000  00037a76  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000dc0  00000000  00000000  000432e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001408  00000000  00000000  000440a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007897  00000000  00000000  000454a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000052eb  00000000  00000000  0004cd3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  0005202a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ec0  00000000  00000000  000520a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080074e4 	.word	0x080074e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080074e4 	.word	0x080074e4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2uiz>:
 8000bb0:	004a      	lsls	r2, r1, #1
 8000bb2:	d211      	bcs.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb8:	d211      	bcs.n	8000bde <__aeabi_d2uiz+0x2e>
 8000bba:	d50d      	bpl.n	8000bd8 <__aeabi_d2uiz+0x28>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d40e      	bmi.n	8000be4 <__aeabi_d2uiz+0x34>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d102      	bne.n	8000bea <__aeabi_d2uiz+0x3a>
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	4770      	bx	lr
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	4770      	bx	lr

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_uldivmod>:
 8000c90:	b953      	cbnz	r3, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c92:	b94a      	cbnz	r2, 8000ca8 <__aeabi_uldivmod+0x18>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bf08      	it	eq
 8000c98:	2800      	cmpeq	r0, #0
 8000c9a:	bf1c      	itt	ne
 8000c9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca4:	f000 b97a 	b.w	8000f9c <__aeabi_idiv0>
 8000ca8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb0:	f000 f806 	bl	8000cc0 <__udivmoddi4>
 8000cb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbc:	b004      	add	sp, #16
 8000cbe:	4770      	bx	lr

08000cc0 <__udivmoddi4>:
 8000cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc4:	468c      	mov	ip, r1
 8000cc6:	460d      	mov	r5, r1
 8000cc8:	4604      	mov	r4, r0
 8000cca:	9e08      	ldr	r6, [sp, #32]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d151      	bne.n	8000d74 <__udivmoddi4+0xb4>
 8000cd0:	428a      	cmp	r2, r1
 8000cd2:	4617      	mov	r7, r2
 8000cd4:	d96d      	bls.n	8000db2 <__udivmoddi4+0xf2>
 8000cd6:	fab2 fe82 	clz	lr, r2
 8000cda:	f1be 0f00 	cmp.w	lr, #0
 8000cde:	d00b      	beq.n	8000cf8 <__udivmoddi4+0x38>
 8000ce0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ce4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000ce8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cec:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cf0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cf4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cf8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cfc:	0c25      	lsrs	r5, r4, #16
 8000cfe:	fbbc f8fa 	udiv	r8, ip, sl
 8000d02:	fa1f f987 	uxth.w	r9, r7
 8000d06:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d0a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d0e:	fb08 f309 	mul.w	r3, r8, r9
 8000d12:	42ab      	cmp	r3, r5
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x6c>
 8000d16:	19ed      	adds	r5, r5, r7
 8000d18:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d1c:	f080 8123 	bcs.w	8000f66 <__udivmoddi4+0x2a6>
 8000d20:	42ab      	cmp	r3, r5
 8000d22:	f240 8120 	bls.w	8000f66 <__udivmoddi4+0x2a6>
 8000d26:	f1a8 0802 	sub.w	r8, r8, #2
 8000d2a:	443d      	add	r5, r7
 8000d2c:	1aed      	subs	r5, r5, r3
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d34:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d38:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d3c:	fb00 f909 	mul.w	r9, r0, r9
 8000d40:	45a1      	cmp	r9, r4
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x98>
 8000d44:	19e4      	adds	r4, r4, r7
 8000d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4a:	f080 810a 	bcs.w	8000f62 <__udivmoddi4+0x2a2>
 8000d4e:	45a1      	cmp	r9, r4
 8000d50:	f240 8107 	bls.w	8000f62 <__udivmoddi4+0x2a2>
 8000d54:	3802      	subs	r0, #2
 8000d56:	443c      	add	r4, r7
 8000d58:	eba4 0409 	sub.w	r4, r4, r9
 8000d5c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d60:	2100      	movs	r1, #0
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d061      	beq.n	8000e2a <__udivmoddi4+0x16a>
 8000d66:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	6034      	str	r4, [r6, #0]
 8000d6e:	6073      	str	r3, [r6, #4]
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0xc8>
 8000d78:	2e00      	cmp	r6, #0
 8000d7a:	d054      	beq.n	8000e26 <__udivmoddi4+0x166>
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d82:	4608      	mov	r0, r1
 8000d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d88:	fab3 f183 	clz	r1, r3
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	f040 808e 	bne.w	8000eae <__udivmoddi4+0x1ee>
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xdc>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80fa 	bhi.w	8000f90 <__udivmoddi4+0x2d0>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb65 0503 	sbc.w	r5, r5, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	46ac      	mov	ip, r5
 8000da6:	2e00      	cmp	r6, #0
 8000da8:	d03f      	beq.n	8000e2a <__udivmoddi4+0x16a>
 8000daa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db2:	b912      	cbnz	r2, 8000dba <__udivmoddi4+0xfa>
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000dba:	fab7 fe87 	clz	lr, r7
 8000dbe:	f1be 0f00 	cmp.w	lr, #0
 8000dc2:	d134      	bne.n	8000e2e <__udivmoddi4+0x16e>
 8000dc4:	1beb      	subs	r3, r5, r7
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb3 f8f2 	udiv	r8, r3, r2
 8000dd2:	0c25      	lsrs	r5, r4, #16
 8000dd4:	fb02 3318 	mls	r3, r2, r8, r3
 8000dd8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ddc:	fb0c f308 	mul.w	r3, ip, r8
 8000de0:	42ab      	cmp	r3, r5
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x134>
 8000de4:	19ed      	adds	r5, r5, r7
 8000de6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x132>
 8000dec:	42ab      	cmp	r3, r5
 8000dee:	f200 80d1 	bhi.w	8000f94 <__udivmoddi4+0x2d4>
 8000df2:	4680      	mov	r8, r0
 8000df4:	1aed      	subs	r5, r5, r3
 8000df6:	b2a3      	uxth	r3, r4
 8000df8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dfc:	fb02 5510 	mls	r5, r2, r0, r5
 8000e00:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e04:	fb0c fc00 	mul.w	ip, ip, r0
 8000e08:	45a4      	cmp	ip, r4
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x15c>
 8000e0c:	19e4      	adds	r4, r4, r7
 8000e0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x15a>
 8000e14:	45a4      	cmp	ip, r4
 8000e16:	f200 80b8 	bhi.w	8000f8a <__udivmoddi4+0x2ca>
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	eba4 040c 	sub.w	r4, r4, ip
 8000e20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e24:	e79d      	b.n	8000d62 <__udivmoddi4+0xa2>
 8000e26:	4631      	mov	r1, r6
 8000e28:	4630      	mov	r0, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	f1ce 0420 	rsb	r4, lr, #32
 8000e32:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e36:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e3a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e3e:	0c3a      	lsrs	r2, r7, #16
 8000e40:	fa25 f404 	lsr.w	r4, r5, r4
 8000e44:	ea48 0803 	orr.w	r8, r8, r3
 8000e48:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e4c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e50:	fb02 4411 	mls	r4, r2, r1, r4
 8000e54:	fa1f fc87 	uxth.w	ip, r7
 8000e58:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e5c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e60:	42ab      	cmp	r3, r5
 8000e62:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e66:	d909      	bls.n	8000e7c <__udivmoddi4+0x1bc>
 8000e68:	19ed      	adds	r5, r5, r7
 8000e6a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e6e:	f080 808a 	bcs.w	8000f86 <__udivmoddi4+0x2c6>
 8000e72:	42ab      	cmp	r3, r5
 8000e74:	f240 8087 	bls.w	8000f86 <__udivmoddi4+0x2c6>
 8000e78:	3902      	subs	r1, #2
 8000e7a:	443d      	add	r5, r7
 8000e7c:	1aeb      	subs	r3, r5, r3
 8000e7e:	fa1f f588 	uxth.w	r5, r8
 8000e82:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e86:	fb02 3310 	mls	r3, r2, r0, r3
 8000e8a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e8e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e92:	42ab      	cmp	r3, r5
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1e6>
 8000e96:	19ed      	adds	r5, r5, r7
 8000e98:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e9c:	d26f      	bcs.n	8000f7e <__udivmoddi4+0x2be>
 8000e9e:	42ab      	cmp	r3, r5
 8000ea0:	d96d      	bls.n	8000f7e <__udivmoddi4+0x2be>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	443d      	add	r5, r7
 8000ea6:	1aeb      	subs	r3, r5, r3
 8000ea8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eac:	e78f      	b.n	8000dce <__udivmoddi4+0x10e>
 8000eae:	f1c1 0720 	rsb	r7, r1, #32
 8000eb2:	fa22 f807 	lsr.w	r8, r2, r7
 8000eb6:	408b      	lsls	r3, r1
 8000eb8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ebc:	ea48 0303 	orr.w	r3, r8, r3
 8000ec0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ec4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ece:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ed2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ed6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eda:	fa1f f883 	uxth.w	r8, r3
 8000ede:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ee2:	fb09 f408 	mul.w	r4, r9, r8
 8000ee6:	42ac      	cmp	r4, r5
 8000ee8:	fa02 f201 	lsl.w	r2, r2, r1
 8000eec:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x244>
 8000ef2:	18ed      	adds	r5, r5, r3
 8000ef4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ef8:	d243      	bcs.n	8000f82 <__udivmoddi4+0x2c2>
 8000efa:	42ac      	cmp	r4, r5
 8000efc:	d941      	bls.n	8000f82 <__udivmoddi4+0x2c2>
 8000efe:	f1a9 0902 	sub.w	r9, r9, #2
 8000f02:	441d      	add	r5, r3
 8000f04:	1b2d      	subs	r5, r5, r4
 8000f06:	fa1f fe8e 	uxth.w	lr, lr
 8000f0a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f0e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f12:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f16:	fb00 f808 	mul.w	r8, r0, r8
 8000f1a:	45a0      	cmp	r8, r4
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x26e>
 8000f1e:	18e4      	adds	r4, r4, r3
 8000f20:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f24:	d229      	bcs.n	8000f7a <__udivmoddi4+0x2ba>
 8000f26:	45a0      	cmp	r8, r4
 8000f28:	d927      	bls.n	8000f7a <__udivmoddi4+0x2ba>
 8000f2a:	3802      	subs	r0, #2
 8000f2c:	441c      	add	r4, r3
 8000f2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f32:	eba4 0408 	sub.w	r4, r4, r8
 8000f36:	fba0 8902 	umull	r8, r9, r0, r2
 8000f3a:	454c      	cmp	r4, r9
 8000f3c:	46c6      	mov	lr, r8
 8000f3e:	464d      	mov	r5, r9
 8000f40:	d315      	bcc.n	8000f6e <__udivmoddi4+0x2ae>
 8000f42:	d012      	beq.n	8000f6a <__udivmoddi4+0x2aa>
 8000f44:	b156      	cbz	r6, 8000f5c <__udivmoddi4+0x29c>
 8000f46:	ebba 030e 	subs.w	r3, sl, lr
 8000f4a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f4e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f52:	40cb      	lsrs	r3, r1
 8000f54:	431f      	orrs	r7, r3
 8000f56:	40cc      	lsrs	r4, r1
 8000f58:	6037      	str	r7, [r6, #0]
 8000f5a:	6074      	str	r4, [r6, #4]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f62:	4618      	mov	r0, r3
 8000f64:	e6f8      	b.n	8000d58 <__udivmoddi4+0x98>
 8000f66:	4690      	mov	r8, r2
 8000f68:	e6e0      	b.n	8000d2c <__udivmoddi4+0x6c>
 8000f6a:	45c2      	cmp	sl, r8
 8000f6c:	d2ea      	bcs.n	8000f44 <__udivmoddi4+0x284>
 8000f6e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f72:	eb69 0503 	sbc.w	r5, r9, r3
 8000f76:	3801      	subs	r0, #1
 8000f78:	e7e4      	b.n	8000f44 <__udivmoddi4+0x284>
 8000f7a:	4628      	mov	r0, r5
 8000f7c:	e7d7      	b.n	8000f2e <__udivmoddi4+0x26e>
 8000f7e:	4640      	mov	r0, r8
 8000f80:	e791      	b.n	8000ea6 <__udivmoddi4+0x1e6>
 8000f82:	4681      	mov	r9, r0
 8000f84:	e7be      	b.n	8000f04 <__udivmoddi4+0x244>
 8000f86:	4601      	mov	r1, r0
 8000f88:	e778      	b.n	8000e7c <__udivmoddi4+0x1bc>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	443c      	add	r4, r7
 8000f8e:	e745      	b.n	8000e1c <__udivmoddi4+0x15c>
 8000f90:	4608      	mov	r0, r1
 8000f92:	e708      	b.n	8000da6 <__udivmoddi4+0xe6>
 8000f94:	f1a8 0802 	sub.w	r8, r8, #2
 8000f98:	443d      	add	r5, r7
 8000f9a:	e72b      	b.n	8000df4 <__udivmoddi4+0x134>

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fa2:	4a0e      	ldr	r2, [pc, #56]	; (8000fdc <HAL_InitTick+0x3c>)
 8000fa4:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <HAL_InitTick+0x40>)
{
 8000fa6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fa8:	7818      	ldrb	r0, [r3, #0]
 8000faa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fae:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fb2:	6810      	ldr	r0, [r2, #0]
 8000fb4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fb8:	f000 f8aa 	bl	8001110 <HAL_SYSTICK_Config>
 8000fbc:	4604      	mov	r4, r0
 8000fbe:	b958      	cbnz	r0, 8000fd8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc0:	2d0f      	cmp	r5, #15
 8000fc2:	d809      	bhi.n	8000fd8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fcc:	f000 f85e 	bl	800108c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <HAL_InitTick+0x44>)
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	601d      	str	r5, [r3, #0]
 8000fd6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000fd8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fda:	bd38      	pop	{r3, r4, r5, pc}
 8000fdc:	2000000c 	.word	0x2000000c
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	20000004 	.word	0x20000004

08000fe8 <HAL_Init>:
{
 8000fe8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fea:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <HAL_Init+0x30>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ff2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ffa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001002:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f82f 	bl	8001068 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	2000      	movs	r0, #0
 800100c:	f7ff ffc8 	bl	8000fa0 <HAL_InitTick>
  HAL_MspInit();
 8001010:	f001 fd2a 	bl	8002a68 <HAL_MspInit>
}
 8001014:	2000      	movs	r0, #0
 8001016:	bd08      	pop	{r3, pc}
 8001018:	40023c00 	.word	0x40023c00

0800101c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800101c:	4a03      	ldr	r2, [pc, #12]	; (800102c <HAL_IncTick+0x10>)
 800101e:	4b04      	ldr	r3, [pc, #16]	; (8001030 <HAL_IncTick+0x14>)
 8001020:	6811      	ldr	r1, [r2, #0]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	440b      	add	r3, r1
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000208 	.word	0x20000208
 8001030:	20000000 	.word	0x20000000

08001034 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001034:	4b01      	ldr	r3, [pc, #4]	; (800103c <HAL_GetTick+0x8>)
 8001036:	6818      	ldr	r0, [r3, #0]
}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000208 	.word	0x20000208

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b538      	push	{r3, r4, r5, lr}
 8001042:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001044:	f7ff fff6 	bl	8001034 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001048:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800104a:	bf1c      	itt	ne
 800104c:	4b05      	ldrne	r3, [pc, #20]	; (8001064 <HAL_Delay+0x24>)
 800104e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001050:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001052:	bf18      	it	ne
 8001054:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001056:	f7ff ffed 	bl	8001034 <HAL_GetTick>
 800105a:	1b40      	subs	r0, r0, r5
 800105c:	4284      	cmp	r4, r0
 800105e:	d8fa      	bhi.n	8001056 <HAL_Delay+0x16>
  {
  }
}
 8001060:	bd38      	pop	{r3, r4, r5, pc}
 8001062:	bf00      	nop
 8001064:	20000000 	.word	0x20000000

08001068 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001068:	4a07      	ldr	r2, [pc, #28]	; (8001088 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800106a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800106c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001070:	041b      	lsls	r3, r3, #16
 8001072:	0c1b      	lsrs	r3, r3, #16
 8001074:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001078:	0200      	lsls	r0, r0, #8
 800107a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001082:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001084:	60d3      	str	r3, [r2, #12]
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108e:	b530      	push	{r4, r5, lr}
 8001090:	68dc      	ldr	r4, [r3, #12]
 8001092:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001096:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800109c:	2b04      	cmp	r3, #4
 800109e:	bf28      	it	cs
 80010a0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	f04f 0501 	mov.w	r5, #1
 80010a8:	fa05 f303 	lsl.w	r3, r5, r3
 80010ac:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b0:	bf8c      	ite	hi
 80010b2:	3c03      	subhi	r4, #3
 80010b4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b6:	4019      	ands	r1, r3
 80010b8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010ba:	fa05 f404 	lsl.w	r4, r5, r4
 80010be:	3c01      	subs	r4, #1
 80010c0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80010c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	ea42 0201 	orr.w	r2, r2, r1
 80010c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010cc:	bfad      	iteet	ge
 80010ce:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d2:	f000 000f 	andlt.w	r0, r0, #15
 80010d6:	4b06      	ldrlt	r3, [pc, #24]	; (80010f0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	bfb5      	itete	lt
 80010de:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010e8:	bd30      	pop	{r4, r5, pc}
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00
 80010f0:	e000ed14 	.word	0xe000ed14

080010f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80010f4:	2800      	cmp	r0, #0
 80010f6:	db08      	blt.n	800110a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f8:	0942      	lsrs	r2, r0, #5
 80010fa:	2301      	movs	r3, #1
 80010fc:	f000 001f 	and.w	r0, r0, #31
 8001100:	fa03 f000 	lsl.w	r0, r3, r0
 8001104:	4b01      	ldr	r3, [pc, #4]	; (800110c <HAL_NVIC_EnableIRQ+0x18>)
 8001106:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100

08001110 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001110:	3801      	subs	r0, #1
 8001112:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001116:	d20a      	bcs.n	800112e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111a:	4a07      	ldr	r2, [pc, #28]	; (8001138 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800111c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111e:	21f0      	movs	r1, #240	; 0xf0
 8001120:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001124:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001128:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e010 	.word	0xe000e010
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800113c:	4909      	ldr	r1, [pc, #36]	; (8001164 <FLASH_Program_DoubleWord+0x28>)
{
 800113e:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001140:	690c      	ldr	r4, [r1, #16]
 8001142:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8001146:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001148:	690c      	ldr	r4, [r1, #16]
 800114a:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 800114e:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001150:	690c      	ldr	r4, [r1, #16]
 8001152:	f044 0401 	orr.w	r4, r4, #1
 8001156:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001158:	6002      	str	r2, [r0, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800115a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800115e:	6043      	str	r3, [r0, #4]
 8001160:	bd10      	pop	{r4, pc}
 8001162:	bf00      	nop
 8001164:	40023c00 	.word	0x40023c00

08001168 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <FLASH_Program_Word+0x20>)
 800116a:	691a      	ldr	r2, [r3, #16]
 800116c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001170:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001172:	691a      	ldr	r2, [r3, #16]
 8001174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001178:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	f042 0201 	orr.w	r2, r2, #1
 8001180:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 8001182:	6001      	str	r1, [r0, #0]
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40023c00 	.word	0x40023c00

0800118c <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800118c:	4b07      	ldr	r3, [pc, #28]	; (80011ac <FLASH_Program_HalfWord+0x20>)
 800118e:	691a      	ldr	r2, [r3, #16]
 8001190:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001194:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001196:	691a      	ldr	r2, [r3, #16]
 8001198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800119c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800119e:	691a      	ldr	r2, [r3, #16]
 80011a0:	f042 0201 	orr.w	r2, r2, #1
 80011a4:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 80011a6:	8001      	strh	r1, [r0, #0]
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40023c00 	.word	0x40023c00

080011b0 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80011b0:	4b20      	ldr	r3, [pc, #128]	; (8001234 <FLASH_SetErrorCode+0x84>)
 80011b2:	68da      	ldr	r2, [r3, #12]
 80011b4:	06d0      	lsls	r0, r2, #27
 80011b6:	d506      	bpl.n	80011c6 <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80011b8:	491f      	ldr	r1, [pc, #124]	; (8001238 <FLASH_SetErrorCode+0x88>)
 80011ba:	69ca      	ldr	r2, [r1, #28]
 80011bc:	f042 0210 	orr.w	r2, r2, #16
 80011c0:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80011c2:	2210      	movs	r2, #16
 80011c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	0691      	lsls	r1, r2, #26
 80011ca:	d506      	bpl.n	80011da <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80011cc:	491a      	ldr	r1, [pc, #104]	; (8001238 <FLASH_SetErrorCode+0x88>)
 80011ce:	69ca      	ldr	r2, [r1, #28]
 80011d0:	f042 0208 	orr.w	r2, r2, #8
 80011d4:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80011d6:	2220      	movs	r2, #32
 80011d8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80011da:	4b16      	ldr	r3, [pc, #88]	; (8001234 <FLASH_SetErrorCode+0x84>)
 80011dc:	68da      	ldr	r2, [r3, #12]
 80011de:	0652      	lsls	r2, r2, #25
 80011e0:	d506      	bpl.n	80011f0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80011e2:	4915      	ldr	r1, [pc, #84]	; (8001238 <FLASH_SetErrorCode+0x88>)
 80011e4:	69ca      	ldr	r2, [r1, #28]
 80011e6:	f042 0204 	orr.w	r2, r2, #4
 80011ea:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80011ec:	2240      	movs	r2, #64	; 0x40
 80011ee:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	0610      	lsls	r0, r2, #24
 80011f4:	d506      	bpl.n	8001204 <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80011f6:	4910      	ldr	r1, [pc, #64]	; (8001238 <FLASH_SetErrorCode+0x88>)
 80011f8:	69ca      	ldr	r2, [r1, #28]
 80011fa:	f042 0202 	orr.w	r2, r2, #2
 80011fe:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001200:	2280      	movs	r2, #128	; 0x80
 8001202:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001204:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <FLASH_SetErrorCode+0x84>)
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	05d1      	lsls	r1, r2, #23
 800120a:	d507      	bpl.n	800121c <FLASH_SetErrorCode+0x6c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800120c:	490a      	ldr	r1, [pc, #40]	; (8001238 <FLASH_SetErrorCode+0x88>)
 800120e:	69ca      	ldr	r2, [r1, #28]
 8001210:	f042 0201 	orr.w	r2, r2, #1
 8001214:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800121a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800121c:	68da      	ldr	r2, [r3, #12]
 800121e:	0792      	lsls	r2, r2, #30
 8001220:	d506      	bpl.n	8001230 <FLASH_SetErrorCode+0x80>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001222:	4905      	ldr	r1, [pc, #20]	; (8001238 <FLASH_SetErrorCode+0x88>)
 8001224:	69ca      	ldr	r2, [r1, #28]
 8001226:	f042 0220 	orr.w	r2, r2, #32
 800122a:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800122c:	2202      	movs	r2, #2
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40023c00 	.word	0x40023c00
 8001238:	2000020c 	.word	0x2000020c

0800123c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <HAL_FLASH_Unlock+0x1c>)
 800123e:	691a      	ldr	r2, [r3, #16]
 8001240:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001242:	bfbf      	itttt	lt
 8001244:	4a05      	ldrlt	r2, [pc, #20]	; (800125c <HAL_FLASH_Unlock+0x20>)
 8001246:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001248:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 800124c:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800124e:	bfba      	itte	lt
 8001250:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001252:	0fc0      	lsrlt	r0, r0, #31
 8001254:	2000      	movge	r0, #0
}
 8001256:	4770      	bx	lr
 8001258:	40023c00 	.word	0x40023c00
 800125c:	45670123 	.word	0x45670123

08001260 <FLASH_WaitForLastOperation>:
{ 
 8001260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001264:	4c12      	ldr	r4, [pc, #72]	; (80012b0 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001266:	2200      	movs	r2, #0
{ 
 8001268:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800126a:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 800126c:	f7ff fee2 	bl	8001034 <HAL_GetTick>
 8001270:	4626      	mov	r6, r4
 8001272:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001274:	68e3      	ldr	r3, [r4, #12]
 8001276:	03da      	lsls	r2, r3, #15
 8001278:	d40c      	bmi.n	8001294 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800127a:	68e3      	ldr	r3, [r4, #12]
 800127c:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800127e:	bf44      	itt	mi
 8001280:	2301      	movmi	r3, #1
 8001282:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001284:	68f0      	ldr	r0, [r6, #12]
 8001286:	f410 70f9 	ands.w	r0, r0, #498	; 0x1f2
 800128a:	d002      	beq.n	8001292 <FLASH_WaitForLastOperation+0x32>
    FLASH_SetErrorCode();
 800128c:	f7ff ff90 	bl	80011b0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
}  
 8001292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001294:	1c69      	adds	r1, r5, #1
 8001296:	d0ed      	beq.n	8001274 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001298:	b90d      	cbnz	r5, 800129e <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 800129a:	2003      	movs	r0, #3
 800129c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800129e:	f7ff fec9 	bl	8001034 <HAL_GetTick>
 80012a2:	1bc0      	subs	r0, r0, r7
 80012a4:	4285      	cmp	r5, r0
 80012a6:	d2e5      	bcs.n	8001274 <FLASH_WaitForLastOperation+0x14>
 80012a8:	e7f7      	b.n	800129a <FLASH_WaitForLastOperation+0x3a>
 80012aa:	bf00      	nop
 80012ac:	2000020c 	.word	0x2000020c
 80012b0:	40023c00 	.word	0x40023c00

080012b4 <HAL_FLASH_Program>:
{
 80012b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80012b8:	4d20      	ldr	r5, [pc, #128]	; (800133c <HAL_FLASH_Program+0x88>)
{
 80012ba:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 80012bc:	7e2b      	ldrb	r3, [r5, #24]
 80012be:	2b01      	cmp	r3, #1
{
 80012c0:	4607      	mov	r7, r0
 80012c2:	460e      	mov	r6, r1
 80012c4:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 80012c6:	d035      	beq.n	8001334 <HAL_FLASH_Program+0x80>
 80012c8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012ca:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80012ce:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012d0:	f7ff ffc6 	bl	8001260 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80012d4:	b9b0      	cbnz	r0, 8001304 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80012d6:	b9cf      	cbnz	r7, 800130c <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80012d8:	4b19      	ldr	r3, [pc, #100]	; (8001340 <HAL_FLASH_Program+0x8c>)
 80012da:	691a      	ldr	r2, [r3, #16]
 80012dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80012e0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80012e2:	691a      	ldr	r2, [r3, #16]
 80012e4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80012e6:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80012e8:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 80012ea:	f042 0201 	orr.w	r2, r2, #1
 80012ee:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 80012f0:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80012f6:	f7ff ffb3 	bl	8001260 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 80012fa:	4a11      	ldr	r2, [pc, #68]	; (8001340 <HAL_FLASH_Program+0x8c>)
 80012fc:	6913      	ldr	r3, [r2, #16]
 80012fe:	f023 0301 	bic.w	r3, r3, #1
 8001302:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001304:	2300      	movs	r3, #0
 8001306:	762b      	strb	r3, [r5, #24]
  return status;
 8001308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800130c:	2f01      	cmp	r7, #1
 800130e:	d104      	bne.n	800131a <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001310:	b2a1      	uxth	r1, r4
 8001312:	4630      	mov	r0, r6
 8001314:	f7ff ff3a 	bl	800118c <FLASH_Program_HalfWord>
 8001318:	e7eb      	b.n	80012f2 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800131a:	2f02      	cmp	r7, #2
 800131c:	d104      	bne.n	8001328 <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 800131e:	4621      	mov	r1, r4
 8001320:	4630      	mov	r0, r6
 8001322:	f7ff ff21 	bl	8001168 <FLASH_Program_Word>
 8001326:	e7e4      	b.n	80012f2 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8001328:	4622      	mov	r2, r4
 800132a:	4643      	mov	r3, r8
 800132c:	4630      	mov	r0, r6
 800132e:	f7ff ff05 	bl	800113c <FLASH_Program_DoubleWord>
 8001332:	e7de      	b.n	80012f2 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8001334:	2002      	movs	r0, #2
}
 8001336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800133a:	bf00      	nop
 800133c:	2000020c 	.word	0x2000020c
 8001340:	40023c00 	.word	0x40023c00

08001344 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <FLASH_MassErase.isra.0+0x20>)
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800134c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 800134e:	691a      	ldr	r2, [r3, #16]
 8001350:	f042 0204 	orr.w	r2, r2, #4
 8001354:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800135c:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8001360:	6118      	str	r0, [r3, #16]
 8001362:	4770      	bx	lr
 8001364:	40023c00 	.word	0x40023c00

08001368 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001368:	b139      	cbz	r1, 800137a <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800136a:	2901      	cmp	r1, #1
 800136c:	d01c      	beq.n	80013a8 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800136e:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001370:	bf0c      	ite	eq
 8001372:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8001376:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <FLASH_Erase_Sector+0x48>)
 800137c:	691a      	ldr	r2, [r3, #16]
 800137e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001382:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8001384:	691a      	ldr	r2, [r3, #16]
 8001386:	4311      	orrs	r1, r2
 8001388:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800138a:	691a      	ldr	r2, [r3, #16]
 800138c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001390:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001392:	691a      	ldr	r2, [r3, #16]
 8001394:	f042 0202 	orr.w	r2, r2, #2
 8001398:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 800139c:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80013a4:	611a      	str	r2, [r3, #16]
 80013a6:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80013a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013ac:	e7e5      	b.n	800137a <FLASH_Erase_Sector+0x12>
 80013ae:	bf00      	nop
 80013b0:	40023c00 	.word	0x40023c00

080013b4 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80013b4:	4b14      	ldr	r3, [pc, #80]	; (8001408 <FLASH_FlushCaches+0x54>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	0591      	lsls	r1, r2, #22
 80013ba:	d50f      	bpl.n	80013dc <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80013c2:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013d2:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013da:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <FLASH_FlushCaches+0x54>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	0552      	lsls	r2, r2, #21
 80013e2:	d50f      	bpl.n	8001404 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013ea:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80013fa:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023c00 	.word	0x40023c00

0800140c <HAL_FLASHEx_Erase>:
{
 800140c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8001410:	4e23      	ldr	r6, [pc, #140]	; (80014a0 <HAL_FLASHEx_Erase+0x94>)
 8001412:	7e33      	ldrb	r3, [r6, #24]
 8001414:	2b01      	cmp	r3, #1
{
 8001416:	4604      	mov	r4, r0
 8001418:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800141a:	d03f      	beq.n	800149c <HAL_FLASHEx_Erase+0x90>
 800141c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800141e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001422:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001424:	f7ff ff1c 	bl	8001260 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001428:	4605      	mov	r5, r0
 800142a:	b9a8      	cbnz	r0, 8001458 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 800142c:	f04f 33ff 	mov.w	r3, #4294967295
 8001430:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001434:	6823      	ldr	r3, [r4, #0]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d113      	bne.n	8001462 <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800143a:	7c20      	ldrb	r0, [r4, #16]
 800143c:	f7ff ff82 	bl	8001344 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001440:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001444:	f7ff ff0c 	bl	8001260 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8001448:	4a16      	ldr	r2, [pc, #88]	; (80014a4 <HAL_FLASHEx_Erase+0x98>)
 800144a:	6913      	ldr	r3, [r2, #16]
 800144c:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001450:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8001452:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8001454:	f7ff ffae 	bl	80013b4 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8001458:	2300      	movs	r3, #0
 800145a:	7633      	strb	r3, [r6, #24]
}
 800145c:	4628      	mov	r0, r5
 800145e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001462:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001464:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80014a4 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001468:	68e3      	ldr	r3, [r4, #12]
 800146a:	68a2      	ldr	r2, [r4, #8]
 800146c:	4413      	add	r3, r2
 800146e:	429f      	cmp	r7, r3
 8001470:	d2f0      	bcs.n	8001454 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001472:	7c21      	ldrb	r1, [r4, #16]
 8001474:	4638      	mov	r0, r7
 8001476:	f7ff ff77 	bl	8001368 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800147a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800147e:	f7ff feef 	bl	8001260 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001482:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8001486:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800148a:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800148e:	b118      	cbz	r0, 8001498 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 8001490:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001494:	4605      	mov	r5, r0
          break;
 8001496:	e7dd      	b.n	8001454 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001498:	3701      	adds	r7, #1
 800149a:	e7e5      	b.n	8001468 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 800149c:	2502      	movs	r5, #2
 800149e:	e7dd      	b.n	800145c <HAL_FLASHEx_Erase+0x50>
 80014a0:	2000020c 	.word	0x2000020c
 80014a4:	40023c00 	.word	0x40023c00

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ac:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ae:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b0:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8001640 <HAL_GPIO_Init+0x198>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b4:	4a60      	ldr	r2, [pc, #384]	; (8001638 <HAL_GPIO_Init+0x190>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 80014b8:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014bc:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014be:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80014c0:	fa09 f403 	lsl.w	r4, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014c4:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80014c6:	42ac      	cmp	r4, r5
 80014c8:	f040 80a6 	bne.w	8001618 <HAL_GPIO_Init+0x170>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014cc:	684c      	ldr	r4, [r1, #4]
 80014ce:	f024 0c10 	bic.w	ip, r4, #16
 80014d2:	f10c 36ff 	add.w	r6, ip, #4294967295
 80014d6:	2e01      	cmp	r6, #1
 80014d8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80014dc:	d812      	bhi.n	8001504 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 80014de:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014e0:	2603      	movs	r6, #3
 80014e2:	fa06 f60e 	lsl.w	r6, r6, lr
 80014e6:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ea:	68ce      	ldr	r6, [r1, #12]
 80014ec:	fa06 f60e 	lsl.w	r6, r6, lr
 80014f0:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80014f2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80014f4:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014f6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014fa:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014fe:	409e      	lsls	r6, r3
 8001500:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8001502:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001504:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8001506:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001508:	fa06 f60e 	lsl.w	r6, r6, lr
 800150c:	43f6      	mvns	r6, r6
 800150e:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001512:	688f      	ldr	r7, [r1, #8]
 8001514:	fa07 f70e 	lsl.w	r7, r7, lr
 8001518:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800151c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8001520:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001522:	d116      	bne.n	8001552 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8001524:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001528:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800152c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001530:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001534:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001538:	f04f 0c0f 	mov.w	ip, #15
 800153c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001540:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001544:	690f      	ldr	r7, [r1, #16]
 8001546:	fa07 f70b 	lsl.w	r7, r7, fp
 800154a:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 800154e:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8001552:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001554:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001556:	f004 0703 	and.w	r7, r4, #3
 800155a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800155e:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8001562:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001564:	00e6      	lsls	r6, r4, #3
 8001566:	d557      	bpl.n	8001618 <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001568:	f04f 0b00 	mov.w	fp, #0
 800156c:	f8cd b00c 	str.w	fp, [sp, #12]
 8001570:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001574:	4e31      	ldr	r6, [pc, #196]	; (800163c <HAL_GPIO_Init+0x194>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800157a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800157e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001582:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001586:	9703      	str	r7, [sp, #12]
 8001588:	9f03      	ldr	r7, [sp, #12]
 800158a:	f023 0703 	bic.w	r7, r3, #3
 800158e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001592:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001596:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800159a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800159e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80015a2:	f04f 0e0f 	mov.w	lr, #15
 80015a6:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015aa:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015ac:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015b0:	d039      	beq.n	8001626 <HAL_GPIO_Init+0x17e>
 80015b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015b6:	42b0      	cmp	r0, r6
 80015b8:	d037      	beq.n	800162a <HAL_GPIO_Init+0x182>
 80015ba:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015be:	42b0      	cmp	r0, r6
 80015c0:	d035      	beq.n	800162e <HAL_GPIO_Init+0x186>
 80015c2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015c6:	42b0      	cmp	r0, r6
 80015c8:	d033      	beq.n	8001632 <HAL_GPIO_Init+0x18a>
 80015ca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015ce:	42b0      	cmp	r0, r6
 80015d0:	bf14      	ite	ne
 80015d2:	2607      	movne	r6, #7
 80015d4:	2604      	moveq	r6, #4
 80015d6:	fa06 f60c 	lsl.w	r6, r6, ip
 80015da:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015de:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 80015e0:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80015e2:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015e4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80015e8:	bf0c      	ite	eq
 80015ea:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80015ec:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 80015ee:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 80015f0:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015f2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80015f6:	bf0c      	ite	eq
 80015f8:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80015fa:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 80015fc:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015fe:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001600:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001604:	bf0c      	ite	eq
 8001606:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8001608:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 800160a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 800160c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800160e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001610:	bf54      	ite	pl
 8001612:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8001614:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8001616:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001618:	3301      	adds	r3, #1
 800161a:	2b10      	cmp	r3, #16
 800161c:	f47f af4f 	bne.w	80014be <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001620:	b005      	add	sp, #20
 8001622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001626:	465e      	mov	r6, fp
 8001628:	e7d5      	b.n	80015d6 <HAL_GPIO_Init+0x12e>
 800162a:	2601      	movs	r6, #1
 800162c:	e7d3      	b.n	80015d6 <HAL_GPIO_Init+0x12e>
 800162e:	2602      	movs	r6, #2
 8001630:	e7d1      	b.n	80015d6 <HAL_GPIO_Init+0x12e>
 8001632:	2603      	movs	r6, #3
 8001634:	e7cf      	b.n	80015d6 <HAL_GPIO_Init+0x12e>
 8001636:	bf00      	nop
 8001638:	40013c00 	.word	0x40013c00
 800163c:	40020000 	.word	0x40020000
 8001640:	40023800 	.word	0x40023800

08001644 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001644:	b10a      	cbz	r2, 800164a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001646:	6181      	str	r1, [r0, #24]
 8001648:	4770      	bx	lr
 800164a:	0409      	lsls	r1, r1, #16
 800164c:	e7fb      	b.n	8001646 <HAL_GPIO_WritePin+0x2>

0800164e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800164e:	6943      	ldr	r3, [r0, #20]
 8001650:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001654:	bf08      	it	eq
 8001656:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001658:	6181      	str	r1, [r0, #24]
 800165a:	4770      	bx	lr

0800165c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800165c:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800165e:	4604      	mov	r4, r0
 8001660:	b908      	cbnz	r0, 8001666 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001662:	2001      	movs	r0, #1
 8001664:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001666:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800166a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800166e:	b91b      	cbnz	r3, 8001678 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001670:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001674:	f001 fa18 	bl	8002aa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001678:	2324      	movs	r3, #36	; 0x24
 800167a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	f022 0201 	bic.w	r2, r2, #1
 8001686:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800168e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001696:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001698:	f000 fafc 	bl	8001c94 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800169c:	6865      	ldr	r5, [r4, #4]
 800169e:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <HAL_I2C_Init+0x148>)
 80016a0:	429d      	cmp	r5, r3
 80016a2:	d84d      	bhi.n	8001740 <HAL_I2C_Init+0xe4>
 80016a4:	4b40      	ldr	r3, [pc, #256]	; (80017a8 <HAL_I2C_Init+0x14c>)
 80016a6:	4298      	cmp	r0, r3
 80016a8:	d9db      	bls.n	8001662 <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016aa:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80016ac:	493f      	ldr	r1, [pc, #252]	; (80017ac <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016ae:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80016b0:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016b8:	430b      	orrs	r3, r1
 80016ba:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016bc:	6a13      	ldr	r3, [r2, #32]
 80016be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016c2:	3101      	adds	r1, #1
 80016c4:	4319      	orrs	r1, r3
 80016c6:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016c8:	69d1      	ldr	r1, [r2, #28]
 80016ca:	4b36      	ldr	r3, [pc, #216]	; (80017a4 <HAL_I2C_Init+0x148>)
 80016cc:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80016d0:	429d      	cmp	r5, r3
 80016d2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80016d6:	f100 30ff 	add.w	r0, r0, #4294967295
 80016da:	d848      	bhi.n	800176e <HAL_I2C_Init+0x112>
 80016dc:	006d      	lsls	r5, r5, #1
 80016de:	fbb0 f0f5 	udiv	r0, r0, r5
 80016e2:	3001      	adds	r0, #1
 80016e4:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	bf38      	it	cc
 80016ec:	2304      	movcc	r3, #4
 80016ee:	430b      	orrs	r3, r1
 80016f0:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80016f2:	6811      	ldr	r1, [r2, #0]
 80016f4:	6a20      	ldr	r0, [r4, #32]
 80016f6:	69e3      	ldr	r3, [r4, #28]
 80016f8:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80016fc:	4303      	orrs	r3, r0
 80016fe:	430b      	orrs	r3, r1
 8001700:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001702:	6891      	ldr	r1, [r2, #8]
 8001704:	68e0      	ldr	r0, [r4, #12]
 8001706:	6923      	ldr	r3, [r4, #16]
 8001708:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 800170c:	4303      	orrs	r3, r0
 800170e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001712:	430b      	orrs	r3, r1
 8001714:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001716:	68d1      	ldr	r1, [r2, #12]
 8001718:	69a0      	ldr	r0, [r4, #24]
 800171a:	6963      	ldr	r3, [r4, #20]
 800171c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001720:	4303      	orrs	r3, r0
 8001722:	430b      	orrs	r3, r1
 8001724:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001726:	6813      	ldr	r3, [r2, #0]
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800172e:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001730:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001732:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001734:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001738:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800173a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 800173e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_I2C_Init+0x154>)
 8001742:	4298      	cmp	r0, r3
 8001744:	d98d      	bls.n	8001662 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001746:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001748:	4e18      	ldr	r6, [pc, #96]	; (80017ac <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800174a:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800174c:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001750:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001754:	4333      	orrs	r3, r6
 8001756:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001758:	6a13      	ldr	r3, [r2, #32]
 800175a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800175e:	4371      	muls	r1, r6
 8001760:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001764:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8001768:	fbb1 f1f6 	udiv	r1, r1, r6
 800176c:	e7a9      	b.n	80016c2 <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800176e:	68a3      	ldr	r3, [r4, #8]
 8001770:	b953      	cbnz	r3, 8001788 <HAL_I2C_Init+0x12c>
 8001772:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001776:	fbb0 f0f3 	udiv	r0, r0, r3
 800177a:	1c43      	adds	r3, r0, #1
 800177c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001780:	b16b      	cbz	r3, 800179e <HAL_I2C_Init+0x142>
 8001782:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001786:	e7b2      	b.n	80016ee <HAL_I2C_Init+0x92>
 8001788:	2319      	movs	r3, #25
 800178a:	436b      	muls	r3, r5
 800178c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001790:	1c43      	adds	r3, r0, #1
 8001792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001796:	b113      	cbz	r3, 800179e <HAL_I2C_Init+0x142>
 8001798:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800179c:	e7a7      	b.n	80016ee <HAL_I2C_Init+0x92>
 800179e:	2301      	movs	r3, #1
 80017a0:	e7a5      	b.n	80016ee <HAL_I2C_Init+0x92>
 80017a2:	bf00      	nop
 80017a4:	000186a0 	.word	0x000186a0
 80017a8:	001e847f 	.word	0x001e847f
 80017ac:	000f4240 	.word	0x000f4240
 80017b0:	003d08ff 	.word	0x003d08ff

080017b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017b8:	4604      	mov	r4, r0
 80017ba:	b908      	cbnz	r0, 80017c0 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80017bc:	2001      	movs	r0, #1
 80017be:	e03f      	b.n	8001840 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c0:	6803      	ldr	r3, [r0, #0]
 80017c2:	07dd      	lsls	r5, r3, #31
 80017c4:	d410      	bmi.n	80017e8 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	0798      	lsls	r0, r3, #30
 80017ca:	d45a      	bmi.n	8001882 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017cc:	6823      	ldr	r3, [r4, #0]
 80017ce:	071a      	lsls	r2, r3, #28
 80017d0:	f100 809c 	bmi.w	800190c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d4:	6823      	ldr	r3, [r4, #0]
 80017d6:	075b      	lsls	r3, r3, #29
 80017d8:	f100 80ba 	bmi.w	8001950 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017dc:	69a0      	ldr	r0, [r4, #24]
 80017de:	2800      	cmp	r0, #0
 80017e0:	f040 811b 	bne.w	8001a1a <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80017e4:	2000      	movs	r0, #0
 80017e6:	e02b      	b.n	8001840 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017e8:	4ba4      	ldr	r3, [pc, #656]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	f002 020c 	and.w	r2, r2, #12
 80017f0:	2a04      	cmp	r2, #4
 80017f2:	d007      	beq.n	8001804 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017fa:	2a08      	cmp	r2, #8
 80017fc:	d10a      	bne.n	8001814 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	0259      	lsls	r1, r3, #9
 8001802:	d507      	bpl.n	8001814 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001804:	4b9d      	ldr	r3, [pc, #628]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	039a      	lsls	r2, r3, #14
 800180a:	d5dc      	bpl.n	80017c6 <HAL_RCC_OscConfig+0x12>
 800180c:	6863      	ldr	r3, [r4, #4]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1d9      	bne.n	80017c6 <HAL_RCC_OscConfig+0x12>
 8001812:	e7d3      	b.n	80017bc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001814:	6863      	ldr	r3, [r4, #4]
 8001816:	4d99      	ldr	r5, [pc, #612]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 8001818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800181c:	d113      	bne.n	8001846 <HAL_RCC_OscConfig+0x92>
 800181e:	682b      	ldr	r3, [r5, #0]
 8001820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001824:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001826:	f7ff fc05 	bl	8001034 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182a:	4d94      	ldr	r5, [pc, #592]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800182c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182e:	682b      	ldr	r3, [r5, #0]
 8001830:	039b      	lsls	r3, r3, #14
 8001832:	d4c8      	bmi.n	80017c6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fbfe 	bl	8001034 <HAL_GetTick>
 8001838:	1b80      	subs	r0, r0, r6
 800183a:	2864      	cmp	r0, #100	; 0x64
 800183c:	d9f7      	bls.n	800182e <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800183e:	2003      	movs	r0, #3
}
 8001840:	b002      	add	sp, #8
 8001842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001846:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800184a:	d104      	bne.n	8001856 <HAL_RCC_OscConfig+0xa2>
 800184c:	682b      	ldr	r3, [r5, #0]
 800184e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001852:	602b      	str	r3, [r5, #0]
 8001854:	e7e3      	b.n	800181e <HAL_RCC_OscConfig+0x6a>
 8001856:	682a      	ldr	r2, [r5, #0]
 8001858:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800185c:	602a      	str	r2, [r5, #0]
 800185e:	682a      	ldr	r2, [r5, #0]
 8001860:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001864:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1dd      	bne.n	8001826 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 800186a:	f7ff fbe3 	bl	8001034 <HAL_GetTick>
 800186e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001870:	682b      	ldr	r3, [r5, #0]
 8001872:	039f      	lsls	r7, r3, #14
 8001874:	d5a7      	bpl.n	80017c6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001876:	f7ff fbdd 	bl	8001034 <HAL_GetTick>
 800187a:	1b80      	subs	r0, r0, r6
 800187c:	2864      	cmp	r0, #100	; 0x64
 800187e:	d9f7      	bls.n	8001870 <HAL_RCC_OscConfig+0xbc>
 8001880:	e7dd      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001882:	4b7e      	ldr	r3, [pc, #504]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	f012 0f0c 	tst.w	r2, #12
 800188a:	d007      	beq.n	800189c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800188c:	689a      	ldr	r2, [r3, #8]
 800188e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001892:	2a08      	cmp	r2, #8
 8001894:	d111      	bne.n	80018ba <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	025e      	lsls	r6, r3, #9
 800189a:	d40e      	bmi.n	80018ba <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189c:	4b77      	ldr	r3, [pc, #476]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	0795      	lsls	r5, r2, #30
 80018a2:	d502      	bpl.n	80018aa <HAL_RCC_OscConfig+0xf6>
 80018a4:	68e2      	ldr	r2, [r4, #12]
 80018a6:	2a01      	cmp	r2, #1
 80018a8:	d188      	bne.n	80017bc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	6921      	ldr	r1, [r4, #16]
 80018ae:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80018b2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80018b6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b8:	e788      	b.n	80017cc <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018ba:	68e2      	ldr	r2, [r4, #12]
 80018bc:	4b70      	ldr	r3, [pc, #448]	; (8001a80 <HAL_RCC_OscConfig+0x2cc>)
 80018be:	b1b2      	cbz	r2, 80018ee <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80018c0:	2201      	movs	r2, #1
 80018c2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018c4:	f7ff fbb6 	bl	8001034 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	4d6c      	ldr	r5, [pc, #432]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80018ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018cc:	682b      	ldr	r3, [r5, #0]
 80018ce:	0798      	lsls	r0, r3, #30
 80018d0:	d507      	bpl.n	80018e2 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d2:	682b      	ldr	r3, [r5, #0]
 80018d4:	6922      	ldr	r2, [r4, #16]
 80018d6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80018da:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018de:	602b      	str	r3, [r5, #0]
 80018e0:	e774      	b.n	80017cc <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018e2:	f7ff fba7 	bl	8001034 <HAL_GetTick>
 80018e6:	1b80      	subs	r0, r0, r6
 80018e8:	2802      	cmp	r0, #2
 80018ea:	d9ef      	bls.n	80018cc <HAL_RCC_OscConfig+0x118>
 80018ec:	e7a7      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80018ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018f0:	f7ff fba0 	bl	8001034 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f4:	4d61      	ldr	r5, [pc, #388]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80018f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f8:	682b      	ldr	r3, [r5, #0]
 80018fa:	0799      	lsls	r1, r3, #30
 80018fc:	f57f af66 	bpl.w	80017cc <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001900:	f7ff fb98 	bl	8001034 <HAL_GetTick>
 8001904:	1b80      	subs	r0, r0, r6
 8001906:	2802      	cmp	r0, #2
 8001908:	d9f6      	bls.n	80018f8 <HAL_RCC_OscConfig+0x144>
 800190a:	e798      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800190c:	6962      	ldr	r2, [r4, #20]
 800190e:	4b5d      	ldr	r3, [pc, #372]	; (8001a84 <HAL_RCC_OscConfig+0x2d0>)
 8001910:	b17a      	cbz	r2, 8001932 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001916:	f7ff fb8d 	bl	8001034 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191a:	4d58      	ldr	r5, [pc, #352]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800191c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001920:	079f      	lsls	r7, r3, #30
 8001922:	f53f af57 	bmi.w	80017d4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001926:	f7ff fb85 	bl	8001034 <HAL_GetTick>
 800192a:	1b80      	subs	r0, r0, r6
 800192c:	2802      	cmp	r0, #2
 800192e:	d9f6      	bls.n	800191e <HAL_RCC_OscConfig+0x16a>
 8001930:	e785      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8001932:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001934:	f7ff fb7e 	bl	8001034 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001938:	4d50      	ldr	r5, [pc, #320]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800193a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800193c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800193e:	0798      	lsls	r0, r3, #30
 8001940:	f57f af48 	bpl.w	80017d4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fb76 	bl	8001034 <HAL_GetTick>
 8001948:	1b80      	subs	r0, r0, r6
 800194a:	2802      	cmp	r0, #2
 800194c:	d9f6      	bls.n	800193c <HAL_RCC_OscConfig+0x188>
 800194e:	e776      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001950:	4b4a      	ldr	r3, [pc, #296]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 8001952:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001954:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001958:	d128      	bne.n	80019ac <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	9201      	str	r2, [sp, #4]
 800195c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800195e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001962:	641a      	str	r2, [r3, #64]	; 0x40
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800196e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	4d45      	ldr	r5, [pc, #276]	; (8001a88 <HAL_RCC_OscConfig+0x2d4>)
 8001972:	682b      	ldr	r3, [r5, #0]
 8001974:	05d9      	lsls	r1, r3, #23
 8001976:	d51b      	bpl.n	80019b0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001978:	68a3      	ldr	r3, [r4, #8]
 800197a:	4d40      	ldr	r5, [pc, #256]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 800197c:	2b01      	cmp	r3, #1
 800197e:	d127      	bne.n	80019d0 <HAL_RCC_OscConfig+0x21c>
 8001980:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001988:	f7ff fb54 	bl	8001034 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198c:	4d3b      	ldr	r5, [pc, #236]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800198e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001994:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001996:	079b      	lsls	r3, r3, #30
 8001998:	d539      	bpl.n	8001a0e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800199a:	2e00      	cmp	r6, #0
 800199c:	f43f af1e 	beq.w	80017dc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a0:	4a36      	ldr	r2, [pc, #216]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 80019a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80019a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019a8:	6413      	str	r3, [r2, #64]	; 0x40
 80019aa:	e717      	b.n	80017dc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80019ac:	2600      	movs	r6, #0
 80019ae:	e7df      	b.n	8001970 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b0:	682b      	ldr	r3, [r5, #0]
 80019b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80019b8:	f7ff fb3c 	bl	8001034 <HAL_GetTick>
 80019bc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019be:	682b      	ldr	r3, [r5, #0]
 80019c0:	05da      	lsls	r2, r3, #23
 80019c2:	d4d9      	bmi.n	8001978 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c4:	f7ff fb36 	bl	8001034 <HAL_GetTick>
 80019c8:	1bc0      	subs	r0, r0, r7
 80019ca:	2802      	cmp	r0, #2
 80019cc:	d9f7      	bls.n	80019be <HAL_RCC_OscConfig+0x20a>
 80019ce:	e736      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d0:	2b05      	cmp	r3, #5
 80019d2:	d104      	bne.n	80019de <HAL_RCC_OscConfig+0x22a>
 80019d4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	672b      	str	r3, [r5, #112]	; 0x70
 80019dc:	e7d0      	b.n	8001980 <HAL_RCC_OscConfig+0x1cc>
 80019de:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80019e0:	f022 0201 	bic.w	r2, r2, #1
 80019e4:	672a      	str	r2, [r5, #112]	; 0x70
 80019e6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80019e8:	f022 0204 	bic.w	r2, r2, #4
 80019ec:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1ca      	bne.n	8001988 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80019f2:	f7ff fb1f 	bl	8001034 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80019fa:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80019fe:	0798      	lsls	r0, r3, #30
 8001a00:	d5cb      	bpl.n	800199a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a02:	f7ff fb17 	bl	8001034 <HAL_GetTick>
 8001a06:	1bc0      	subs	r0, r0, r7
 8001a08:	4540      	cmp	r0, r8
 8001a0a:	d9f7      	bls.n	80019fc <HAL_RCC_OscConfig+0x248>
 8001a0c:	e717      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a0e:	f7ff fb11 	bl	8001034 <HAL_GetTick>
 8001a12:	1bc0      	subs	r0, r0, r7
 8001a14:	4540      	cmp	r0, r8
 8001a16:	d9bd      	bls.n	8001994 <HAL_RCC_OscConfig+0x1e0>
 8001a18:	e711      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a1a:	4d18      	ldr	r5, [pc, #96]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
 8001a1c:	68ab      	ldr	r3, [r5, #8]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d047      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x302>
 8001a26:	4e19      	ldr	r6, [pc, #100]	; (8001a8c <HAL_RCC_OscConfig+0x2d8>)
 8001a28:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a2a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001a2c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a2e:	d135      	bne.n	8001a9c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001a30:	f7ff fb00 	bl	8001034 <HAL_GetTick>
 8001a34:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a36:	682b      	ldr	r3, [r5, #0]
 8001a38:	0199      	lsls	r1, r3, #6
 8001a3a:	d429      	bmi.n	8001a90 <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a3c:	6a22      	ldr	r2, [r4, #32]
 8001a3e:	69e3      	ldr	r3, [r4, #28]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a44:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001a48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a4a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a4e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a50:	4c0a      	ldr	r4, [pc, #40]	; (8001a7c <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a52:	0852      	lsrs	r2, r2, #1
 8001a54:	3a01      	subs	r2, #1
 8001a56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a5a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001a60:	f7ff fae8 	bl	8001034 <HAL_GetTick>
 8001a64:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a66:	6823      	ldr	r3, [r4, #0]
 8001a68:	019a      	lsls	r2, r3, #6
 8001a6a:	f53f aebb 	bmi.w	80017e4 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7ff fae1 	bl	8001034 <HAL_GetTick>
 8001a72:	1b40      	subs	r0, r0, r5
 8001a74:	2802      	cmp	r0, #2
 8001a76:	d9f6      	bls.n	8001a66 <HAL_RCC_OscConfig+0x2b2>
 8001a78:	e6e1      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	42470000 	.word	0x42470000
 8001a84:	42470e80 	.word	0x42470e80
 8001a88:	40007000 	.word	0x40007000
 8001a8c:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff fad0 	bl	8001034 <HAL_GetTick>
 8001a94:	1bc0      	subs	r0, r0, r7
 8001a96:	2802      	cmp	r0, #2
 8001a98:	d9cd      	bls.n	8001a36 <HAL_RCC_OscConfig+0x282>
 8001a9a:	e6d0      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8001a9c:	f7ff faca 	bl	8001034 <HAL_GetTick>
 8001aa0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa2:	682b      	ldr	r3, [r5, #0]
 8001aa4:	019b      	lsls	r3, r3, #6
 8001aa6:	f57f ae9d 	bpl.w	80017e4 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aaa:	f7ff fac3 	bl	8001034 <HAL_GetTick>
 8001aae:	1b00      	subs	r0, r0, r4
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d9f6      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x2ee>
 8001ab4:	e6c3      	b.n	800183e <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab6:	2801      	cmp	r0, #1
 8001ab8:	f43f aec2 	beq.w	8001840 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 8001abc:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001abe:	69e3      	ldr	r3, [r4, #28]
 8001ac0:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	f47f ae79 	bne.w	80017bc <HAL_RCC_OscConfig+0x8>
 8001aca:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001acc:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	f47f ae73 	bne.w	80017bc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ad6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ad8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001adc:	4003      	ands	r3, r0
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	f47f ae6c 	bne.w	80017bc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001ae4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ae6:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001aea:	4293      	cmp	r3, r2
 8001aec:	f47f ae66 	bne.w	80017bc <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001af0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001af2:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8001af6:	1ac0      	subs	r0, r0, r3
 8001af8:	bf18      	it	ne
 8001afa:	2001      	movne	r0, #1
 8001afc:	e6a0      	b.n	8001840 <HAL_RCC_OscConfig+0x8c>
 8001afe:	bf00      	nop

08001b00 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b00:	4913      	ldr	r1, [pc, #76]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001b02:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b04:	688b      	ldr	r3, [r1, #8]
 8001b06:	f003 030c 	and.w	r3, r3, #12
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d003      	beq.n	8001b16 <HAL_RCC_GetSysClockFreq+0x16>
 8001b0e:	2b08      	cmp	r3, #8
 8001b10:	d003      	beq.n	8001b1a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b12:	4810      	ldr	r0, [pc, #64]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001b14:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001b16:	4810      	ldr	r0, [pc, #64]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x58>)
 8001b18:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b1a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b1c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b1e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b20:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b24:	bf14      	ite	ne
 8001b26:	480c      	ldrne	r0, [pc, #48]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b28:	480a      	ldreq	r0, [pc, #40]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b2a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001b2e:	bf18      	it	ne
 8001b30:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b32:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b36:	fba1 0100 	umull	r0, r1, r1, r0
 8001b3a:	f7ff f8a9 	bl	8000c90 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x50>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001b46:	3301      	adds	r3, #1
 8001b48:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001b4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b4e:	bd08      	pop	{r3, pc}
 8001b50:	40023800 	.word	0x40023800
 8001b54:	00f42400 	.word	0x00f42400
 8001b58:	007a1200 	.word	0x007a1200

08001b5c <HAL_RCC_ClockConfig>:
{
 8001b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b60:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001b62:	4604      	mov	r4, r0
 8001b64:	b910      	cbnz	r0, 8001b6c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001b66:	2001      	movs	r0, #1
 8001b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b6c:	4b44      	ldr	r3, [pc, #272]	; (8001c80 <HAL_RCC_ClockConfig+0x124>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	f002 020f 	and.w	r2, r2, #15
 8001b74:	428a      	cmp	r2, r1
 8001b76:	d329      	bcc.n	8001bcc <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b78:	6821      	ldr	r1, [r4, #0]
 8001b7a:	078f      	lsls	r7, r1, #30
 8001b7c:	d42e      	bmi.n	8001bdc <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b7e:	07c8      	lsls	r0, r1, #31
 8001b80:	d441      	bmi.n	8001c06 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b82:	4b3f      	ldr	r3, [pc, #252]	; (8001c80 <HAL_RCC_ClockConfig+0x124>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	f002 020f 	and.w	r2, r2, #15
 8001b8a:	4295      	cmp	r5, r2
 8001b8c:	d367      	bcc.n	8001c5e <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8e:	6822      	ldr	r2, [r4, #0]
 8001b90:	0751      	lsls	r1, r2, #29
 8001b92:	d46d      	bmi.n	8001c70 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b94:	0713      	lsls	r3, r2, #28
 8001b96:	d507      	bpl.n	8001ba8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b98:	4a3a      	ldr	r2, [pc, #232]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
 8001b9a:	6921      	ldr	r1, [r4, #16]
 8001b9c:	6893      	ldr	r3, [r2, #8]
 8001b9e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ba2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ba6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ba8:	f7ff ffaa 	bl	8001b00 <HAL_RCC_GetSysClockFreq>
 8001bac:	4b35      	ldr	r3, [pc, #212]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
 8001bae:	4a36      	ldr	r2, [pc, #216]	; (8001c88 <HAL_RCC_ClockConfig+0x12c>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001bb6:	5cd3      	ldrb	r3, [r2, r3]
 8001bb8:	40d8      	lsrs	r0, r3
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <HAL_RCC_ClockConfig+0x130>)
 8001bbc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001bbe:	4b34      	ldr	r3, [pc, #208]	; (8001c90 <HAL_RCC_ClockConfig+0x134>)
 8001bc0:	6818      	ldr	r0, [r3, #0]
 8001bc2:	f7ff f9ed 	bl	8000fa0 <HAL_InitTick>
  return HAL_OK;
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bcc:	b2ca      	uxtb	r2, r1
 8001bce:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	4299      	cmp	r1, r3
 8001bd8:	d1c5      	bne.n	8001b66 <HAL_RCC_ClockConfig+0xa>
 8001bda:	e7cd      	b.n	8001b78 <HAL_RCC_ClockConfig+0x1c>
 8001bdc:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bde:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001be2:	bf1e      	ittt	ne
 8001be4:	689a      	ldrne	r2, [r3, #8]
 8001be6:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001bea:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bec:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bee:	bf42      	ittt	mi
 8001bf0:	689a      	ldrmi	r2, [r3, #8]
 8001bf2:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001bf6:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	68a0      	ldr	r0, [r4, #8]
 8001bfc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001c00:	4302      	orrs	r2, r0
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	e7bb      	b.n	8001b7e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c06:	6862      	ldr	r2, [r4, #4]
 8001c08:	4b1e      	ldr	r3, [pc, #120]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
 8001c0a:	2a01      	cmp	r2, #1
 8001c0c:	d11d      	bne.n	8001c4a <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c14:	d0a7      	beq.n	8001b66 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c16:	4e1b      	ldr	r6, [pc, #108]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
 8001c18:	68b3      	ldr	r3, [r6, #8]
 8001c1a:	f023 0303 	bic.w	r3, r3, #3
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001c22:	f7ff fa07 	bl	8001034 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c26:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001c2a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c2c:	68b3      	ldr	r3, [r6, #8]
 8001c2e:	6862      	ldr	r2, [r4, #4]
 8001c30:	f003 030c 	and.w	r3, r3, #12
 8001c34:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001c38:	d0a3      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3a:	f7ff f9fb 	bl	8001034 <HAL_GetTick>
 8001c3e:	1bc0      	subs	r0, r0, r7
 8001c40:	4540      	cmp	r0, r8
 8001c42:	d9f3      	bls.n	8001c2c <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001c44:	2003      	movs	r0, #3
}
 8001c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c4a:	1e91      	subs	r1, r2, #2
 8001c4c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c4e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c50:	d802      	bhi.n	8001c58 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c52:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001c56:	e7dd      	b.n	8001c14 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c58:	f013 0f02 	tst.w	r3, #2
 8001c5c:	e7da      	b.n	8001c14 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	b2ea      	uxtb	r2, r5
 8001c60:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	429d      	cmp	r5, r3
 8001c6a:	f47f af7c 	bne.w	8001b66 <HAL_RCC_ClockConfig+0xa>
 8001c6e:	e78e      	b.n	8001b8e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c70:	4904      	ldr	r1, [pc, #16]	; (8001c84 <HAL_RCC_ClockConfig+0x128>)
 8001c72:	68e0      	ldr	r0, [r4, #12]
 8001c74:	688b      	ldr	r3, [r1, #8]
 8001c76:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001c7a:	4303      	orrs	r3, r0
 8001c7c:	608b      	str	r3, [r1, #8]
 8001c7e:	e789      	b.n	8001b94 <HAL_RCC_ClockConfig+0x38>
 8001c80:	40023c00 	.word	0x40023c00
 8001c84:	40023800 	.word	0x40023800
 8001c88:	080076f8 	.word	0x080076f8
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	20000004 	.word	0x20000004

08001c94 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c94:	4b04      	ldr	r3, [pc, #16]	; (8001ca8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <HAL_RCC_GetPCLK1Freq+0x18>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001c9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ca0:	4a03      	ldr	r2, [pc, #12]	; (8001cb0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001ca2:	6810      	ldr	r0, [r2, #0]
}
 8001ca4:	40d8      	lsrs	r0, r3
 8001ca6:	4770      	bx	lr
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	08007708 	.word	0x08007708
 8001cb0:	2000000c 	.word	0x2000000c

08001cb4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cb4:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001cb6:	4a05      	ldr	r2, [pc, #20]	; (8001ccc <HAL_RCC_GetPCLK2Freq+0x18>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001cbe:	5cd3      	ldrb	r3, [r2, r3]
 8001cc0:	4a03      	ldr	r2, [pc, #12]	; (8001cd0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001cc2:	6810      	ldr	r0, [r2, #0]
}
 8001cc4:	40d8      	lsrs	r0, r3
 8001cc6:	4770      	bx	lr
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	08007708 	.word	0x08007708
 8001cd0:	2000000c 	.word	0x2000000c

08001cd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001cd4:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	d036      	beq.n	8001d4a <HAL_SPI_Init+0x76>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ce0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001ce4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ce8:	b91b      	cbnz	r3, 8001cf2 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001cea:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001cee:	f000 ff33 	bl	8002b58 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cf2:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001cf4:	68a0      	ldr	r0, [r4, #8]
 8001cf6:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001cfe:	680b      	ldr	r3, [r1, #0]
 8001d00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d04:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001d06:	6863      	ldr	r3, [r4, #4]
 8001d08:	4303      	orrs	r3, r0
 8001d0a:	68e0      	ldr	r0, [r4, #12]
 8001d0c:	4303      	orrs	r3, r0
 8001d0e:	6920      	ldr	r0, [r4, #16]
 8001d10:	4303      	orrs	r3, r0
 8001d12:	6960      	ldr	r0, [r4, #20]
 8001d14:	4303      	orrs	r3, r0
 8001d16:	69e0      	ldr	r0, [r4, #28]
 8001d18:	4303      	orrs	r3, r0
 8001d1a:	6a20      	ldr	r0, [r4, #32]
 8001d1c:	4303      	orrs	r3, r0
 8001d1e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001d20:	4303      	orrs	r3, r0
 8001d22:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001d26:	4303      	orrs	r3, r0
 8001d28:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001d2a:	0c12      	lsrs	r2, r2, #16
 8001d2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d2e:	f002 0204 	and.w	r2, r2, #4
 8001d32:	431a      	orrs	r2, r3
 8001d34:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d36:	69cb      	ldr	r3, [r1, #28]
 8001d38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d3c:	61cb      	str	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d3e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001d40:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d42:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001d44:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8001d48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d4a:	2001      	movs	r0, #1
}
 8001d4c:	bd10      	pop	{r4, pc}

08001d4e <HAL_TIM_PeriodElapsedCallback>:
 8001d4e:	4770      	bx	lr

08001d50 <HAL_TIM_OC_DelayElapsedCallback>:
 8001d50:	4770      	bx	lr

08001d52 <HAL_TIM_IC_CaptureCallback>:
 8001d52:	4770      	bx	lr

08001d54 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001d54:	4770      	bx	lr

08001d56 <HAL_TIM_TriggerCallback>:
 8001d56:	4770      	bx	lr

08001d58 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d58:	6803      	ldr	r3, [r0, #0]
 8001d5a:	691a      	ldr	r2, [r3, #16]
 8001d5c:	0791      	lsls	r1, r2, #30
{
 8001d5e:	b510      	push	{r4, lr}
 8001d60:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d62:	d50e      	bpl.n	8001d82 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	0792      	lsls	r2, r2, #30
 8001d68:	d50b      	bpl.n	8001d82 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d6a:	f06f 0202 	mvn.w	r2, #2
 8001d6e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d70:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d72:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d74:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d76:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d78:	d077      	beq.n	8001e6a <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d7a:	f7ff ffea 	bl	8001d52 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	691a      	ldr	r2, [r3, #16]
 8001d86:	0750      	lsls	r0, r2, #29
 8001d88:	d510      	bpl.n	8001dac <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d8a:	68da      	ldr	r2, [r3, #12]
 8001d8c:	0751      	lsls	r1, r2, #29
 8001d8e:	d50d      	bpl.n	8001dac <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d90:	f06f 0204 	mvn.w	r2, #4
 8001d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d96:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d98:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d9a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d9e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001da0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001da2:	d068      	beq.n	8001e76 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001da4:	f7ff ffd5 	bl	8001d52 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da8:	2300      	movs	r3, #0
 8001daa:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001dac:	6823      	ldr	r3, [r4, #0]
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	0712      	lsls	r2, r2, #28
 8001db2:	d50f      	bpl.n	8001dd4 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	0710      	lsls	r0, r2, #28
 8001db8:	d50c      	bpl.n	8001dd4 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001dba:	f06f 0208 	mvn.w	r2, #8
 8001dbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dc0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dc2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dc4:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dc6:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dc8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dca:	d05a      	beq.n	8001e82 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001dcc:	f7ff ffc1 	bl	8001d52 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	691a      	ldr	r2, [r3, #16]
 8001dd8:	06d2      	lsls	r2, r2, #27
 8001dda:	d510      	bpl.n	8001dfe <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	06d0      	lsls	r0, r2, #27
 8001de0:	d50d      	bpl.n	8001dfe <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001de2:	f06f 0210 	mvn.w	r2, #16
 8001de6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001de8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dea:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dec:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001df0:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001df2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001df4:	d04b      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001df6:	f7ff ffac 	bl	8001d52 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001dfe:	6823      	ldr	r3, [r4, #0]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	07d1      	lsls	r1, r2, #31
 8001e04:	d508      	bpl.n	8001e18 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	07d2      	lsls	r2, r2, #31
 8001e0a:	d505      	bpl.n	8001e18 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e0c:	f06f 0201 	mvn.w	r2, #1
 8001e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7ff ff9b 	bl	8001d4e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e18:	6823      	ldr	r3, [r4, #0]
 8001e1a:	691a      	ldr	r2, [r3, #16]
 8001e1c:	0610      	lsls	r0, r2, #24
 8001e1e:	d508      	bpl.n	8001e32 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	0611      	lsls	r1, r2, #24
 8001e24:	d505      	bpl.n	8001e32 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e2c:	4620      	mov	r0, r4
 8001e2e:	f000 f976 	bl	800211e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e32:	6823      	ldr	r3, [r4, #0]
 8001e34:	691a      	ldr	r2, [r3, #16]
 8001e36:	0652      	lsls	r2, r2, #25
 8001e38:	d508      	bpl.n	8001e4c <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e3a:	68da      	ldr	r2, [r3, #12]
 8001e3c:	0650      	lsls	r0, r2, #25
 8001e3e:	d505      	bpl.n	8001e4c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e46:	4620      	mov	r0, r4
 8001e48:	f7ff ff85 	bl	8001d56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e4c:	6823      	ldr	r3, [r4, #0]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	0691      	lsls	r1, r2, #26
 8001e52:	d522      	bpl.n	8001e9a <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	0692      	lsls	r2, r2, #26
 8001e58:	d51f      	bpl.n	8001e9a <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e5a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e5e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e60:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001e66:	f000 b959 	b.w	800211c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e6a:	f7ff ff71 	bl	8001d50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e6e:	4620      	mov	r0, r4
 8001e70:	f7ff ff70 	bl	8001d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e74:	e783      	b.n	8001d7e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e76:	f7ff ff6b 	bl	8001d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	f7ff ff6a 	bl	8001d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e80:	e792      	b.n	8001da8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e82:	f7ff ff65 	bl	8001d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e86:	4620      	mov	r0, r4
 8001e88:	f7ff ff64 	bl	8001d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e8c:	e7a0      	b.n	8001dd0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	f7ff ff5f 	bl	8001d50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e92:	4620      	mov	r0, r4
 8001e94:	f7ff ff5e 	bl	8001d54 <HAL_TIM_PWM_PulseFinishedCallback>
 8001e98:	e7af      	b.n	8001dfa <HAL_TIM_IRQHandler+0xa2>
 8001e9a:	bd10      	pop	{r4, pc}

08001e9c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e9c:	4a24      	ldr	r2, [pc, #144]	; (8001f30 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8001e9e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ea0:	4290      	cmp	r0, r2
 8001ea2:	d00e      	beq.n	8001ec2 <TIM_Base_SetConfig+0x26>
 8001ea4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ea8:	d00b      	beq.n	8001ec2 <TIM_Base_SetConfig+0x26>
 8001eaa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001eae:	4290      	cmp	r0, r2
 8001eb0:	d007      	beq.n	8001ec2 <TIM_Base_SetConfig+0x26>
 8001eb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eb6:	4290      	cmp	r0, r2
 8001eb8:	d003      	beq.n	8001ec2 <TIM_Base_SetConfig+0x26>
 8001eba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ebe:	4290      	cmp	r0, r2
 8001ec0:	d115      	bne.n	8001eee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001ec2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ec8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eca:	4a19      	ldr	r2, [pc, #100]	; (8001f30 <TIM_Base_SetConfig+0x94>)
 8001ecc:	4290      	cmp	r0, r2
 8001ece:	d019      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001ed0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ed4:	d016      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001ed6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001eda:	4290      	cmp	r0, r2
 8001edc:	d012      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001ede:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ee2:	4290      	cmp	r0, r2
 8001ee4:	d00e      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001ee6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eea:	4290      	cmp	r0, r2
 8001eec:	d00a      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001eee:	4a11      	ldr	r2, [pc, #68]	; (8001f34 <TIM_Base_SetConfig+0x98>)
 8001ef0:	4290      	cmp	r0, r2
 8001ef2:	d007      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001ef4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ef8:	4290      	cmp	r0, r2
 8001efa:	d003      	beq.n	8001f04 <TIM_Base_SetConfig+0x68>
 8001efc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f00:	4290      	cmp	r0, r2
 8001f02:	d103      	bne.n	8001f0c <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f04:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f0a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f0c:	694a      	ldr	r2, [r1, #20]
 8001f0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f12:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001f14:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f16:	688b      	ldr	r3, [r1, #8]
 8001f18:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f1a:	680b      	ldr	r3, [r1, #0]
 8001f1c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f1e:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <TIM_Base_SetConfig+0x94>)
 8001f20:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f22:	bf04      	itt	eq
 8001f24:	690b      	ldreq	r3, [r1, #16]
 8001f26:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	6143      	str	r3, [r0, #20]
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40010000 	.word	0x40010000
 8001f34:	40014000 	.word	0x40014000

08001f38 <HAL_TIM_Base_Init>:
{
 8001f38:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001f3a:	4604      	mov	r4, r0
 8001f3c:	b1a0      	cbz	r0, 8001f68 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001f3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f46:	b91b      	cbnz	r3, 8001f50 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001f48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001f4c:	f000 fe52 	bl	8002bf4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001f50:	2302      	movs	r3, #2
 8001f52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f56:	6820      	ldr	r0, [r4, #0]
 8001f58:	1d21      	adds	r1, r4, #4
 8001f5a:	f7ff ff9f 	bl	8001e9c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001f64:	2000      	movs	r0, #0
 8001f66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f68:	2001      	movs	r0, #1
}
 8001f6a:	bd10      	pop	{r4, pc}

08001f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f6c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f6e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f70:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f72:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f76:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001f7a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f7c:	6083      	str	r3, [r0, #8]
 8001f7e:	bd10      	pop	{r4, pc}

08001f80 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001f80:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f84:	2b01      	cmp	r3, #1
{
 8001f86:	b570      	push	{r4, r5, r6, lr}
 8001f88:	4604      	mov	r4, r0
 8001f8a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001f8e:	d019      	beq.n	8001fc4 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8001f90:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001f94:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001f96:	2301      	movs	r3, #1
 8001f98:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001f9c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fa2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001fa6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001fa8:	680b      	ldr	r3, [r1, #0]
 8001faa:	2b40      	cmp	r3, #64	; 0x40
 8001fac:	d065      	beq.n	800207a <HAL_TIM_ConfigClockSource+0xfa>
 8001fae:	d815      	bhi.n	8001fdc <HAL_TIM_ConfigClockSource+0x5c>
 8001fb0:	2b10      	cmp	r3, #16
 8001fb2:	d00c      	beq.n	8001fce <HAL_TIM_ConfigClockSource+0x4e>
 8001fb4:	d807      	bhi.n	8001fc6 <HAL_TIM_ConfigClockSource+0x46>
 8001fb6:	b153      	cbz	r3, 8001fce <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001fb8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001fba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001fbc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001fc0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001fc4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001fc6:	2b20      	cmp	r3, #32
 8001fc8:	d001      	beq.n	8001fce <HAL_TIM_ConfigClockSource+0x4e>
 8001fca:	2b30      	cmp	r3, #48	; 0x30
 8001fcc:	d1f4      	bne.n	8001fb8 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8001fce:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fd0:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001fd4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	e01a      	b.n	8002012 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001fdc:	2b60      	cmp	r3, #96	; 0x60
 8001fde:	d034      	beq.n	800204a <HAL_TIM_ConfigClockSource+0xca>
 8001fe0:	d819      	bhi.n	8002016 <HAL_TIM_ConfigClockSource+0x96>
 8001fe2:	2b50      	cmp	r3, #80	; 0x50
 8001fe4:	d1e8      	bne.n	8001fb8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fe6:	684a      	ldr	r2, [r1, #4]
 8001fe8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001fea:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fec:	6a05      	ldr	r5, [r0, #32]
 8001fee:	f025 0501 	bic.w	r5, r5, #1
 8001ff2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ff4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ff6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ffe:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002002:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002004:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002006:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002008:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800200a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800200e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002012:	6083      	str	r3, [r0, #8]
 8002014:	e7d0      	b.n	8001fb8 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002016:	2b70      	cmp	r3, #112	; 0x70
 8002018:	d00c      	beq.n	8002034 <HAL_TIM_ConfigClockSource+0xb4>
 800201a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800201e:	d1cb      	bne.n	8001fb8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002020:	68cb      	ldr	r3, [r1, #12]
 8002022:	684a      	ldr	r2, [r1, #4]
 8002024:	6889      	ldr	r1, [r1, #8]
 8002026:	f7ff ffa1 	bl	8001f6c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800202a:	6822      	ldr	r2, [r4, #0]
 800202c:	6893      	ldr	r3, [r2, #8]
 800202e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002032:	e008      	b.n	8002046 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002034:	68cb      	ldr	r3, [r1, #12]
 8002036:	684a      	ldr	r2, [r1, #4]
 8002038:	6889      	ldr	r1, [r1, #8]
 800203a:	f7ff ff97 	bl	8001f6c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800203e:	6822      	ldr	r2, [r4, #0]
 8002040:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002042:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002046:	6093      	str	r3, [r2, #8]
      break;
 8002048:	e7b6      	b.n	8001fb8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800204a:	684d      	ldr	r5, [r1, #4]
 800204c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800204e:	6a01      	ldr	r1, [r0, #32]
 8002050:	f021 0110 	bic.w	r1, r1, #16
 8002054:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002056:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002058:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800205a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800205e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002062:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002066:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800206a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800206c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800206e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002074:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002078:	e7cb      	b.n	8002012 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800207a:	684a      	ldr	r2, [r1, #4]
 800207c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800207e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002080:	6a05      	ldr	r5, [r0, #32]
 8002082:	f025 0501 	bic.w	r5, r5, #1
 8002086:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002088:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800208a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800208e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002092:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002096:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002098:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800209a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800209c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800209e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020a2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80020a6:	e7b4      	b.n	8002012 <HAL_TIM_ConfigClockSource+0x92>

080020a8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80020ac:	2b01      	cmp	r3, #1
{
 80020ae:	b530      	push	{r4, r5, lr}
 80020b0:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80020b4:	d02d      	beq.n	8002112 <HAL_TIMEx_MasterConfigSynchronization+0x6a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ba:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020bc:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 80020be:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80020c0:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 80020c4:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020c6:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 80020c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80020cc:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020ce:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020d0:	4c11      	ldr	r4, [pc, #68]	; (8002118 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 80020d2:	42a3      	cmp	r3, r4
 80020d4:	d012      	beq.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80020d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020da:	d00f      	beq.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80020dc:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 80020e0:	42a3      	cmp	r3, r4
 80020e2:	d00b      	beq.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80020e4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020e8:	42a3      	cmp	r3, r4
 80020ea:	d007      	beq.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80020ec:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020f0:	42a3      	cmp	r3, r4
 80020f2:	d003      	beq.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80020f4:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 80020f8:	42a3      	cmp	r3, r4
 80020fa:	d104      	bne.n	8002106 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020fc:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80020fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002102:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002104:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002106:	2301      	movs	r3, #1
 8002108:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800210c:	2300      	movs	r3, #0
 800210e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002112:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002114:	bd30      	pop	{r4, r5, pc}
 8002116:	bf00      	nop
 8002118:	40010000 	.word	0x40010000

0800211c <HAL_TIMEx_CommutCallback>:
 800211c:	4770      	bx	lr

0800211e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800211e:	4770      	bx	lr

08002120 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002120:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002122:	6803      	ldr	r3, [r0, #0]
 8002124:	68c1      	ldr	r1, [r0, #12]
 8002126:	691a      	ldr	r2, [r3, #16]
{
 8002128:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800212a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800212e:	430a      	orrs	r2, r1
 8002130:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002132:	6925      	ldr	r5, [r4, #16]
 8002134:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002136:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002138:	69c0      	ldr	r0, [r0, #28]
 800213a:	432a      	orrs	r2, r5
 800213c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800213e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002142:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002144:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002148:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800214a:	430a      	orrs	r2, r1
 800214c:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	69a1      	ldr	r1, [r4, #24]
 8002152:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002156:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002158:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800215c:	615a      	str	r2, [r3, #20]
 800215e:	4a25      	ldr	r2, [pc, #148]	; (80021f4 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002160:	d129      	bne.n	80021b6 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002162:	4293      	cmp	r3, r2
 8002164:	d003      	beq.n	800216e <UART_SetConfig+0x4e>
 8002166:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800216a:	4293      	cmp	r3, r2
 800216c:	d120      	bne.n	80021b0 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800216e:	f7ff fda1 	bl	8001cb4 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002172:	6862      	ldr	r2, [r4, #4]
 8002174:	6825      	ldr	r5, [r4, #0]
 8002176:	1892      	adds	r2, r2, r2
 8002178:	f04f 0300 	mov.w	r3, #0
 800217c:	f04f 0119 	mov.w	r1, #25
 8002180:	415b      	adcs	r3, r3
 8002182:	fba0 0101 	umull	r0, r1, r0, r1
 8002186:	f7fe fd83 	bl	8000c90 <__aeabi_uldivmod>
 800218a:	2164      	movs	r1, #100	; 0x64
 800218c:	fbb0 f4f1 	udiv	r4, r0, r1
 8002190:	fb01 0314 	mls	r3, r1, r4, r0
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	3332      	adds	r3, #50	; 0x32
 8002198:	fbb3 f3f1 	udiv	r3, r3, r1
 800219c:	f003 0207 	and.w	r2, r3, #7
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 80021a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021aa:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021ac:	60ab      	str	r3, [r5, #8]
 80021ae:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80021b0:	f7ff fd70 	bl	8001c94 <HAL_RCC_GetPCLK1Freq>
 80021b4:	e7dd      	b.n	8002172 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d002      	beq.n	80021c0 <UART_SetConfig+0xa0>
 80021ba:	4a0f      	ldr	r2, [pc, #60]	; (80021f8 <UART_SetConfig+0xd8>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d116      	bne.n	80021ee <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 80021c0:	f7ff fd78 	bl	8001cb4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021c4:	6863      	ldr	r3, [r4, #4]
 80021c6:	6825      	ldr	r5, [r4, #0]
 80021c8:	2119      	movs	r1, #25
 80021ca:	009a      	lsls	r2, r3, #2
 80021cc:	fba0 0101 	umull	r0, r1, r0, r1
 80021d0:	0f9b      	lsrs	r3, r3, #30
 80021d2:	f7fe fd5d 	bl	8000c90 <__aeabi_uldivmod>
 80021d6:	2264      	movs	r2, #100	; 0x64
 80021d8:	fbb0 f1f2 	udiv	r1, r0, r2
 80021dc:	fb02 0311 	mls	r3, r2, r1, r0
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	3332      	adds	r3, #50	; 0x32
 80021e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80021e8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80021ec:	e7de      	b.n	80021ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 80021ee:	f7ff fd51 	bl	8001c94 <HAL_RCC_GetPCLK1Freq>
 80021f2:	e7e7      	b.n	80021c4 <UART_SetConfig+0xa4>
 80021f4:	40011000 	.word	0x40011000
 80021f8:	40011400 	.word	0x40011400

080021fc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80021fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021fe:	4604      	mov	r4, r0
 8002200:	460e      	mov	r6, r1
 8002202:	4617      	mov	r7, r2
 8002204:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002206:	6821      	ldr	r1, [r4, #0]
 8002208:	680b      	ldr	r3, [r1, #0]
 800220a:	ea36 0303 	bics.w	r3, r6, r3
 800220e:	d101      	bne.n	8002214 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002210:	2000      	movs	r0, #0
}
 8002212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002214:	1c6b      	adds	r3, r5, #1
 8002216:	d0f7      	beq.n	8002208 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002218:	b995      	cbnz	r5, 8002240 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002222:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	f022 0201 	bic.w	r2, r2, #1
 800222a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800222c:	2320      	movs	r3, #32
 800222e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002232:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002236:	2300      	movs	r3, #0
 8002238:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800223c:	2003      	movs	r0, #3
 800223e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002240:	f7fe fef8 	bl	8001034 <HAL_GetTick>
 8002244:	1bc0      	subs	r0, r0, r7
 8002246:	4285      	cmp	r5, r0
 8002248:	d2dd      	bcs.n	8002206 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800224a:	e7e6      	b.n	800221a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800224c <HAL_UART_Init>:
{
 800224c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800224e:	4604      	mov	r4, r0
 8002250:	b340      	cbz	r0, 80022a4 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002252:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002256:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800225a:	b91b      	cbnz	r3, 8002264 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800225c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002260:	f000 fcfe 	bl	8002c60 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002264:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002266:	2324      	movs	r3, #36	; 0x24
 8002268:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800226c:	68d3      	ldr	r3, [r2, #12]
 800226e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002272:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002274:	4620      	mov	r0, r4
 8002276:	f7ff ff53 	bl	8002120 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800227a:	6823      	ldr	r3, [r4, #0]
 800227c:	691a      	ldr	r2, [r3, #16]
 800227e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002282:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002284:	695a      	ldr	r2, [r3, #20]
 8002286:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800228a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002292:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002294:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002296:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002298:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800229a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800229e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80022a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80022a4:	2001      	movs	r0, #1
}
 80022a6:	bd10      	pop	{r4, pc}

080022a8 <HAL_UART_Transmit>:
{
 80022a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022ac:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80022ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80022b2:	2b20      	cmp	r3, #32
{
 80022b4:	4604      	mov	r4, r0
 80022b6:	460d      	mov	r5, r1
 80022b8:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80022ba:	d151      	bne.n	8002360 <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 80022bc:	2900      	cmp	r1, #0
 80022be:	d04c      	beq.n	800235a <HAL_UART_Transmit+0xb2>
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d04a      	beq.n	800235a <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 80022c4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d049      	beq.n	8002360 <HAL_UART_Transmit+0xb8>
 80022cc:	2301      	movs	r3, #1
 80022ce:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d2:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022d6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d8:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022dc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80022e0:	f7fe fea8 	bl	8001034 <HAL_GetTick>
    huart->TxXferSize = Size;
 80022e4:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80022e8:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80022ea:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80022ee:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80022f2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	b95b      	cbnz	r3, 8002310 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022f8:	463b      	mov	r3, r7
 80022fa:	4632      	mov	r2, r6
 80022fc:	2140      	movs	r1, #64	; 0x40
 80022fe:	4620      	mov	r0, r4
 8002300:	f7ff ff7c 	bl	80021fc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002304:	b9a0      	cbnz	r0, 8002330 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 8002306:	2320      	movs	r3, #32
 8002308:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 800230c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 8002310:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002312:	3b01      	subs	r3, #1
 8002314:	b29b      	uxth	r3, r3
 8002316:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002318:	68a3      	ldr	r3, [r4, #8]
 800231a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800231e:	4632      	mov	r2, r6
 8002320:	463b      	mov	r3, r7
 8002322:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002326:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002328:	d10e      	bne.n	8002348 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800232a:	f7ff ff67 	bl	80021fc <UART_WaitOnFlagUntilTimeout.constprop.3>
 800232e:	b110      	cbz	r0, 8002336 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 8002330:	2003      	movs	r0, #3
 8002332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002336:	882b      	ldrh	r3, [r5, #0]
 8002338:	6822      	ldr	r2, [r4, #0]
 800233a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800233e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002340:	6923      	ldr	r3, [r4, #16]
 8002342:	b943      	cbnz	r3, 8002356 <HAL_UART_Transmit+0xae>
          pData += 2U;
 8002344:	3502      	adds	r5, #2
 8002346:	e7d4      	b.n	80022f2 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002348:	f7ff ff58 	bl	80021fc <UART_WaitOnFlagUntilTimeout.constprop.3>
 800234c:	2800      	cmp	r0, #0
 800234e:	d1ef      	bne.n	8002330 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002350:	6823      	ldr	r3, [r4, #0]
 8002352:	782a      	ldrb	r2, [r5, #0]
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	3501      	adds	r5, #1
 8002358:	e7cb      	b.n	80022f2 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 800235a:	2001      	movs	r0, #1
 800235c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8002360:	2002      	movs	r0, #2
}
 8002362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002366 <HAL_UART_Receive>:
{
 8002366:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800236a:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800236c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002370:	2b20      	cmp	r3, #32
{
 8002372:	4604      	mov	r4, r0
 8002374:	460d      	mov	r5, r1
 8002376:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002378:	d154      	bne.n	8002424 <HAL_UART_Receive+0xbe>
    if ((pData == NULL) || (Size == 0U))
 800237a:	2900      	cmp	r1, #0
 800237c:	d04f      	beq.n	800241e <HAL_UART_Receive+0xb8>
 800237e:	2a00      	cmp	r2, #0
 8002380:	d04d      	beq.n	800241e <HAL_UART_Receive+0xb8>
    __HAL_LOCK(huart);
 8002382:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002386:	2b01      	cmp	r3, #1
 8002388:	d04c      	beq.n	8002424 <HAL_UART_Receive+0xbe>
 800238a:	2301      	movs	r3, #1
 800238c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002390:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002394:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002396:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800239a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 800239e:	f7fe fe49 	bl	8001034 <HAL_GetTick>
    huart->RxXferSize = Size;
 80023a2:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 80023a6:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 80023a8:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 80023ac:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 80023b0:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80023b2:	b280      	uxth	r0, r0
 80023b4:	b920      	cbnz	r0, 80023c0 <HAL_UART_Receive+0x5a>
    huart->RxState = HAL_UART_STATE_READY;
 80023b6:	2320      	movs	r3, #32
 80023b8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 80023bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->RxXferCount--;
 80023c0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80023c2:	3b01      	subs	r3, #1
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023c8:	68a3      	ldr	r3, [r4, #8]
 80023ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023ce:	4632      	mov	r2, r6
 80023d0:	463b      	mov	r3, r7
 80023d2:	f04f 0120 	mov.w	r1, #32
 80023d6:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023d8:	d112      	bne.n	8002400 <HAL_UART_Receive+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023da:	f7ff ff0f 	bl	80021fc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80023de:	b110      	cbz	r0, 80023e6 <HAL_UART_Receive+0x80>
          return HAL_TIMEOUT;
 80023e0:	2003      	movs	r0, #3
 80023e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023e6:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80023e8:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023ea:	685b      	ldr	r3, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80023ec:	b922      	cbnz	r2, 80023f8 <HAL_UART_Receive+0x92>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023f2:	f825 3b02 	strh.w	r3, [r5], #2
 80023f6:	e7db      	b.n	80023b0 <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	f825 3b01 	strh.w	r3, [r5], #1
 80023fe:	e7d7      	b.n	80023b0 <HAL_UART_Receive+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002400:	f7ff fefc 	bl	80021fc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002404:	2800      	cmp	r0, #0
 8002406:	d1eb      	bne.n	80023e0 <HAL_UART_Receive+0x7a>
 8002408:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800240a:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	1c6a      	adds	r2, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002410:	b911      	cbnz	r1, 8002418 <HAL_UART_Receive+0xb2>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002412:	702b      	strb	r3, [r5, #0]
 8002414:	4615      	mov	r5, r2
 8002416:	e7cb      	b.n	80023b0 <HAL_UART_Receive+0x4a>
 8002418:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800241c:	e7f9      	b.n	8002412 <HAL_UART_Receive+0xac>
      return  HAL_ERROR;
 800241e:	2001      	movs	r0, #1
 8002420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8002424:	2002      	movs	r0, #2
}
 8002426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800242c <GetSector>:
{
  int32_t sector = -1;



  if ( (l_sector_map[0] <= address) && (address < l_sector_map[sizeof(l_sector_map)/sizeof(uint32_t) - 1]) )
 800242c:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <GetSector+0x2c>)
 800242e:	f100 4278 	add.w	r2, r0, #4160749568	; 0xf8000000
 8002432:	429a      	cmp	r2, r3
{
 8002434:	b510      	push	{r4, lr}
  if ( (l_sector_map[0] <= address) && (address < l_sector_map[sizeof(l_sector_map)/sizeof(uint32_t) - 1]) )
 8002436:	d809      	bhi.n	800244c <GetSector+0x20>
  { /* The address is within the range of the internal flash. */
    for (int i = 0; i < (sizeof(l_sector_map) / sizeof(uint32_t) - 1); i++)
    {
      if (address < l_sector_map[i+1])
 8002438:	4908      	ldr	r1, [pc, #32]	; (800245c <GetSector+0x30>)
 800243a:	2300      	movs	r3, #0
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 8002442:	42a0      	cmp	r0, r4
 8002444:	d305      	bcc.n	8002452 <GetSector+0x26>
    for (int i = 0; i < (sizeof(l_sector_map) / sizeof(uint32_t) - 1); i++)
 8002446:	2a0f      	cmp	r2, #15
 8002448:	4613      	mov	r3, r2
 800244a:	d1f7      	bne.n	800243c <GetSector+0x10>
  int32_t sector = -1;
 800244c:	f04f 30ff 	mov.w	r0, #4294967295
 8002450:	bd10      	pop	{r4, pc}
 8002452:	4618      	mov	r0, r3
      }
    }
  }

  return sector;
}
 8002454:	bd10      	pop	{r4, pc}
 8002456:	bf00      	nop
 8002458:	0007fffe 	.word	0x0007fffe
 800245c:	08007628 	.word	0x08007628

08002460 <FLASH_unlock_erase>:
  * @param  In: len_bytes   Length to be erased.
  * @retval  0:  Success.
            -1:  Failure.
  */
int FLASH_unlock_erase(uint32_t address, uint32_t len_bytes)
{
 8002460:	b570      	push	{r4, r5, r6, lr}
 8002462:	b086      	sub	sp, #24
  int rc = -1;
  uint32_t SectorError = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	9300      	str	r3, [sp, #0]

  /* WARN: ABW. If the passed address and size are not aligned on the sectors geometry,
   * the start of the first sector and the end of the last sector are erased anyway.
   * After erase, the flash is left in unlocked state.
   */
  EraseInit.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8002468:	9301      	str	r3, [sp, #4]
  EraseInit.VoltageRange  = FLASH_VOLTAGE_RANGE_3;  // Does not support more than single-word programming. See 3.5.2 in RM0430.
 800246a:	2302      	movs	r3, #2
{
 800246c:	460c      	mov	r4, r1
 800246e:	4605      	mov	r5, r0
  EraseInit.VoltageRange  = FLASH_VOLTAGE_RANGE_3;  // Does not support more than single-word programming. See 3.5.2 in RM0430.
 8002470:	9305      	str	r3, [sp, #20]
  EraseInit.Sector        = GetSector(address);
 8002472:	f7ff ffdb 	bl	800242c <GetSector>
 8002476:	4606      	mov	r6, r0
 8002478:	9003      	str	r0, [sp, #12]
  EraseInit.NbSectors     = GetSector(address + len_bytes - 1) - EraseInit.Sector + 1;
 800247a:	1e60      	subs	r0, r4, #1
 800247c:	4428      	add	r0, r5
 800247e:	f7ff ffd5 	bl	800242c <GetSector>
 8002482:	3001      	adds	r0, #1
 8002484:	1b80      	subs	r0, r0, r6
 8002486:	9004      	str	r0, [sp, #16]

  if (HAL_FLASH_Unlock() == HAL_OK)
 8002488:	f7fe fed8 	bl	800123c <HAL_FLASH_Unlock>
 800248c:	b980      	cbnz	r0, 80024b0 <FLASH_unlock_erase+0x50>
  {
    printf("Flash unlocked successfully!\n");
 800248e:	4809      	ldr	r0, [pc, #36]	; (80024b4 <FLASH_unlock_erase+0x54>)
  }
  else
  {
    printf("Flash was already unlocked!\n");
 8002490:	f001 fc70 	bl	8003d74 <puts>
  }

  if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) == HAL_OK)
 8002494:	4669      	mov	r1, sp
 8002496:	a801      	add	r0, sp, #4
 8002498:	f7fe ffb8 	bl	800140c <HAL_FLASHEx_Erase>
 800249c:	b130      	cbz	r0, 80024ac <FLASH_unlock_erase+0x4c>
  {
    rc = 0;
  }
  else
  {
    printf("Error %lu erasing at 0x%08lx\n", SectorError, address);
 800249e:	462a      	mov	r2, r5
 80024a0:	9900      	ldr	r1, [sp, #0]
 80024a2:	4805      	ldr	r0, [pc, #20]	; (80024b8 <FLASH_unlock_erase+0x58>)
 80024a4:	f001 fbf2 	bl	8003c8c <iprintf>
  int rc = -1;
 80024a8:	f04f 30ff 	mov.w	r0, #4294967295
  }

  return rc;
}
 80024ac:	b006      	add	sp, #24
 80024ae:	bd70      	pop	{r4, r5, r6, pc}
    printf("Flash was already unlocked!\n");
 80024b0:	4802      	ldr	r0, [pc, #8]	; (80024bc <FLASH_unlock_erase+0x5c>)
 80024b2:	e7ed      	b.n	8002490 <FLASH_unlock_erase+0x30>
 80024b4:	08007500 	.word	0x08007500
 80024b8:	08007539 	.word	0x08007539
 80024bc:	0800751d 	.word	0x0800751d

080024c0 <FLASH_write_at>:
  * @param  In: len_bytes   Number of bytes to be programmed.
  * @retval  0: Success.
            -1: Failure.
  */
int FLASH_write_at(uint32_t address, uint32_t *pData, uint32_t len_bytes)
{
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	4604      	mov	r4, r0
 80024c4:	460f      	mov	r7, r1
 80024c6:	4616      	mov	r6, r2
  __ASM volatile ("cpsid i" : : : "memory");
 80024c8:	b672      	cpsid	i
  int i;
  int ret = -1;

  __disable_irq();

  for (i = 0; i < len_bytes; i += 4)
 80024ca:	2500      	movs	r5, #0
 80024cc:	42ae      	cmp	r6, r5
 80024ce:	d908      	bls.n	80024e2 <FLASH_write_at+0x22>
  {
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
        address + i,
        *(pData + (i/4) )) != HAL_OK)
 80024d0:	10ab      	asrs	r3, r5, #2
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80024d2:	1961      	adds	r1, r4, r5
 80024d4:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80024d8:	2002      	movs	r0, #2
 80024da:	2300      	movs	r3, #0
 80024dc:	f7fe feea 	bl	80012b4 <HAL_FLASH_Program>
 80024e0:	b198      	cbz	r0, 800250a <FLASH_write_at+0x4a>
      break;
    }
  }

  /* Memory check */
  for (i = 0; i < len_bytes; i += 4)
 80024e2:	4620      	mov	r0, r4
  int ret = -1;
 80024e4:	f04f 35ff 	mov.w	r5, #4294967295
  for (i = 0; i < len_bytes; i += 4)
 80024e8:	2400      	movs	r4, #0
 80024ea:	42a6      	cmp	r6, r4
 80024ec:	d90a      	bls.n	8002504 <FLASH_write_at+0x44>
  {
    uint32_t *dst = (uint32_t *)(address + i);
    uint32_t *src = ((uint32_t *) pData) + (i/4);
 80024ee:	10a3      	asrs	r3, r4, #2
    uint32_t *dst = (uint32_t *)(address + i);
 80024f0:	4601      	mov	r1, r0

    if ( *dst != *src )
 80024f2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80024f6:	f850 2b04 	ldr.w	r2, [r0], #4
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d007      	beq.n	800250e <FLASH_write_at+0x4e>
    {
      printf("Write failed @0x%08lx, read value=0x%08lx, expected=0x%08lx\n", (uint32_t) dst, *dst, *src);
 80024fe:	4805      	ldr	r0, [pc, #20]	; (8002514 <FLASH_write_at+0x54>)
 8002500:	f001 fbc4 	bl	8003c8c <iprintf>
  __ASM volatile ("cpsie i" : : : "memory");
 8002504:	b662      	cpsie	i
    ret = 0;
  }
  __enable_irq();

  return ret;
}
 8002506:	4628      	mov	r0, r5
 8002508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (i = 0; i < len_bytes; i += 4)
 800250a:	3504      	adds	r5, #4
 800250c:	e7de      	b.n	80024cc <FLASH_write_at+0xc>
  for (i = 0; i < len_bytes; i += 4)
 800250e:	3404      	adds	r4, #4
    ret = 0;
 8002510:	2500      	movs	r5, #0
 8002512:	e7ea      	b.n	80024ea <FLASH_write_at+0x2a>
 8002514:	08007598 	.word	0x08007598

08002518 <FLASH_update>:
  int remaining = size;
  uint8_t * src_addr = (uint8_t *) data;
  uint32_t * sector_cache = NULL;
  uint8_t * sector_cache_buffer = NULL;

  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |\
 8002518:	4b3c      	ldr	r3, [pc, #240]	; (800260c <FLASH_update+0xf4>)
{
 800251a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800251e:	4690      	mov	r8, r2
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |\
 8002520:	22f3      	movs	r2, #243	; 0xf3
 8002522:	60da      	str	r2, [r3, #12]
{
 8002524:	4689      	mov	r9, r1
 8002526:	4682      	mov	sl, r0
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR| FLASH_FLAG_PGSERR);
  /* Compute the size of the largest sector to be updated. */
  for (int i = GetSector(dst_addr); i < (GetSector(dst_addr + size - 1) + 1); i++)
 8002528:	f7ff ff80 	bl	800242c <GetSector>
 800252c:	4604      	mov	r4, r0
 800252e:	f10a 30ff 	add.w	r0, sl, #4294967295
 8002532:	4440      	add	r0, r8
 8002534:	f7ff ff7a 	bl	800242c <GetSector>
 8002538:	4935      	ldr	r1, [pc, #212]	; (8002610 <FLASH_update+0xf8>)
 800253a:	9101      	str	r1, [sp, #4]
 800253c:	eb01 0284 	add.w	r2, r1, r4, lsl #2
  int sector_cache_size = 0;
 8002540:	2300      	movs	r3, #0
  for (int i = GetSector(dst_addr); i < (GetSector(dst_addr + size - 1) + 1); i++)
 8002542:	4284      	cmp	r4, r0
 8002544:	dd2f      	ble.n	80025a6 <FLASH_update+0x8e>
  {
    sector_cache_size = MAX(sector_cache_size, l_sector_map[i+1] - l_sector_map[i]);
  }

  /* Allocate and align the sector cache on double-word boundaries, in order to allow double-word page programming. */
  sector_cache_buffer = malloc (sector_cache_size + sizeof(uint32_t));
 8002546:	1d18      	adds	r0, r3, #4
 8002548:	f000 fc72 	bl	8002e30 <malloc>

  if (sector_cache_buffer != NULL)
 800254c:	9000      	str	r0, [sp, #0]
 800254e:	2800      	cmp	r0, #0
 8002550:	d058      	beq.n	8002604 <FLASH_update+0xec>
  {
    sector_cache = (uint32_t *) ( (uint32_t)sector_cache_buffer & ~(sizeof(uint32_t) - 1) ) + 1;
 8002552:	f020 0603 	bic.w	r6, r0, #3
 8002556:	3604      	adds	r6, #4

    do {
      uint32_t sector = GetSector(dst_addr);
 8002558:	4650      	mov	r0, sl
 800255a:	f7ff ff67 	bl	800242c <GetSector>
      uint32_t sector_size = l_sector_map[sector + 1] - l_sector_map[sector];
 800255e:	9b01      	ldr	r3, [sp, #4]
 8002560:	f853 b020 	ldr.w	fp, [r3, r0, lsl #2]
 8002564:	3001      	adds	r0, #1
      uint32_t fl_addr = l_sector_map[sector];
      int fl_offset = dst_addr - fl_addr;
 8002566:	ebaa 040b 	sub.w	r4, sl, fp
      uint32_t sector_size = l_sector_map[sector + 1] - l_sector_map[sector];
 800256a:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
 800256e:	eba5 050b 	sub.w	r5, r5, fp
      int len = MIN(sector_size - fl_offset, remaining);
 8002572:	1b2f      	subs	r7, r5, r4
 8002574:	4547      	cmp	r7, r8
 8002576:	bf28      	it	cs
 8002578:	4647      	movcs	r7, r8

      /* Load from the flash into the cache */
      memcpy(sector_cache, (void *) fl_addr, sector_size);
 800257a:	462a      	mov	r2, r5
 800257c:	4659      	mov	r1, fp
 800257e:	4630      	mov	r0, r6
 8002580:	f000 fc75 	bl	8002e6e <memcpy>
      /* Update the cache from the source */
      memcpy((uint8_t *)sector_cache + fl_offset, src_addr, len);
 8002584:	4649      	mov	r1, r9
 8002586:	463a      	mov	r2, r7
 8002588:	1930      	adds	r0, r6, r4
 800258a:	f000 fc70 	bl	8002e6e <memcpy>
      /* Erase the page, and write the cache */
      ret = FLASH_unlock_erase(fl_addr, sector_size);
 800258e:	4629      	mov	r1, r5
 8002590:	4658      	mov	r0, fp
 8002592:	f7ff ff65 	bl	8002460 <FLASH_unlock_erase>
      if (ret != 0)
 8002596:	b188      	cbz	r0, 80025bc <FLASH_update+0xa4>
      {
        printf("Error erasing at 0x%08lx\n", fl_addr);
 8002598:	4659      	mov	r1, fp
 800259a:	481e      	ldr	r0, [pc, #120]	; (8002614 <FLASH_update+0xfc>)
 800259c:	f001 fb76 	bl	8003c8c <iprintf>
  int rc = -1;
 80025a0:	f04f 34ff 	mov.w	r4, #4294967295
 80025a4:	e027      	b.n	80025f6 <FLASH_update+0xde>
    sector_cache_size = MAX(sector_cache_size, l_sector_map[i+1] - l_sector_map[i]);
 80025a6:	f852 5f04 	ldr.w	r5, [r2, #4]!
 80025aa:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80025ae:	1a69      	subs	r1, r5, r1
 80025b0:	428b      	cmp	r3, r1
 80025b2:	f104 0401 	add.w	r4, r4, #1
 80025b6:	bf38      	it	cc
 80025b8:	460b      	movcc	r3, r1
 80025ba:	e7c2      	b.n	8002542 <FLASH_update+0x2a>
      }
      else
      {
        ret = FLASH_write_at(fl_addr, sector_cache, sector_size);
 80025bc:	462a      	mov	r2, r5
 80025be:	4631      	mov	r1, r6
 80025c0:	4658      	mov	r0, fp
 80025c2:	f7ff ff7d 	bl	80024c0 <FLASH_write_at>
        if((ret != 0) && (memcmp((void*)fl_addr, sector_cache, sector_size)))
 80025c6:	4604      	mov	r4, r0
 80025c8:	b160      	cbz	r0, 80025e4 <FLASH_update+0xcc>
 80025ca:	462a      	mov	r2, r5
 80025cc:	4631      	mov	r1, r6
 80025ce:	4658      	mov	r0, fp
 80025d0:	f000 fc3e 	bl	8002e50 <memcmp>
 80025d4:	b130      	cbz	r0, 80025e4 <FLASH_update+0xcc>
        {
          printf("Error %d writing %lu bytes at 0x%08lx\n", ret, sector_size, fl_addr);
 80025d6:	465b      	mov	r3, fp
 80025d8:	462a      	mov	r2, r5
 80025da:	4621      	mov	r1, r4
 80025dc:	480e      	ldr	r0, [pc, #56]	; (8002618 <FLASH_update+0x100>)
 80025de:	f001 fb55 	bl	8003c8c <iprintf>
 80025e2:	e7dd      	b.n	80025a0 <FLASH_update+0x88>
        }
        else
        {
          dst_addr += len;
 80025e4:	44ba      	add	sl, r7
          src_addr += len;
 80025e6:	44b9      	add	r9, r7
          remaining -= len;
 80025e8:	eba8 0807 	sub.w	r8, r8, r7
        }
      }
    } while ((ret == 0) && (remaining > 0));
 80025ec:	2c00      	cmp	r4, #0
 80025ee:	d1d7      	bne.n	80025a0 <FLASH_update+0x88>
 80025f0:	f1b8 0f00 	cmp.w	r8, #0
 80025f4:	dcb0      	bgt.n	8002558 <FLASH_update+0x40>
    if (ret == 0)
    {
      rc = 0;
    }

    free(sector_cache_buffer);
 80025f6:	9800      	ldr	r0, [sp, #0]
 80025f8:	f000 fc22 	bl	8002e40 <free>
  }
  return rc;
}
 80025fc:	4620      	mov	r0, r4
 80025fe:	b003      	add	sp, #12
 8002600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  int rc = -1;
 8002604:	f04f 34ff 	mov.w	r4, #4294967295
  return rc;
 8002608:	e7f8      	b.n	80025fc <FLASH_update+0xe4>
 800260a:	bf00      	nop
 800260c:	40023c00 	.word	0x40023c00
 8002610:	08007628 	.word	0x08007628
 8002614:	08007557 	.word	0x08007557
 8002618:	08007571 	.word	0x08007571

0800261c <getInputString>:
  return i;
}

DataLogTypeDef my_data;
int getInputString(char *inputString, size_t len)
{
 800261c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  size_t currLen = 0;
  int c = 0;

  c = getchar();
 8002620:	4d2d      	ldr	r5, [pc, #180]	; (80026d8 <getInputString+0xbc>)
{
 8002622:	4606      	mov	r6, r0
  c = getchar();
 8002624:	6828      	ldr	r0, [r5, #0]
{
 8002626:	460f      	mov	r7, r1
  c = getchar();
 8002628:	6841      	ldr	r1, [r0, #4]
 800262a:	684b      	ldr	r3, [r1, #4]
 800262c:	3b01      	subs	r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	604b      	str	r3, [r1, #4]
 8002632:	da14      	bge.n	800265e <getInputString+0x42>
 8002634:	f001 fba6 	bl	8003d84 <__srget_r>
 8002638:	2400      	movs	r4, #0
    {
      if (currLen != 0)
      {
        --currLen;
        inputString[currLen] = 0;
        printf(" \b");
 800263a:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 80026dc <getInputString+0xc0>
      }
    }
    else
    {
      if (currLen < (len-1))
 800263e:	f107 38ff 	add.w	r8, r7, #4294967295
 8002642:	46a1      	mov	r9, r4
  while ((c != EOF) && ((currLen + 1) < len) && (c != '\r') && (c != '\n') )
 8002644:	1c43      	adds	r3, r0, #1
 8002646:	d007      	beq.n	8002658 <getInputString+0x3c>
 8002648:	f104 0b01 	add.w	fp, r4, #1
 800264c:	45bb      	cmp	fp, r7
 800264e:	d22b      	bcs.n	80026a8 <getInputString+0x8c>
 8002650:	280d      	cmp	r0, #13
 8002652:	d03e      	beq.n	80026d2 <getInputString+0xb6>
 8002654:	280a      	cmp	r0, #10
 8002656:	d107      	bne.n	8002668 <getInputString+0x4c>

      ++currLen;
    }
    c = getchar();
  }
  if (currLen != 0)
 8002658:	2c00      	cmp	r4, #0
 800265a:	d033      	beq.n	80026c4 <getInputString+0xa8>
 800265c:	e025      	b.n	80026aa <getInputString+0x8e>
  c = getchar();
 800265e:	680b      	ldr	r3, [r1, #0]
 8002660:	1c5a      	adds	r2, r3, #1
 8002662:	600a      	str	r2, [r1, #0]
 8002664:	7818      	ldrb	r0, [r3, #0]
 8002666:	e7e7      	b.n	8002638 <getInputString+0x1c>
    if (c == '\b')
 8002668:	2808      	cmp	r0, #8
 800266a:	d112      	bne.n	8002692 <getInputString+0x76>
      if (currLen != 0)
 800266c:	b1ac      	cbz	r4, 800269a <getInputString+0x7e>
        --currLen;
 800266e:	f104 3bff 	add.w	fp, r4, #4294967295
        printf(" \b");
 8002672:	4650      	mov	r0, sl
        inputString[currLen] = 0;
 8002674:	f806 900b 	strb.w	r9, [r6, fp]
        printf(" \b");
 8002678:	f001 fb08 	bl	8003c8c <iprintf>
    c = getchar();
 800267c:	6828      	ldr	r0, [r5, #0]
 800267e:	6841      	ldr	r1, [r0, #4]
 8002680:	684b      	ldr	r3, [r1, #4]
 8002682:	3b01      	subs	r3, #1
 8002684:	2b00      	cmp	r3, #0
 8002686:	604b      	str	r3, [r1, #4]
 8002688:	da09      	bge.n	800269e <getInputString+0x82>
 800268a:	f001 fb7b 	bl	8003d84 <__srget_r>
 800268e:	465c      	mov	r4, fp
 8002690:	e7d8      	b.n	8002644 <getInputString+0x28>
      if (currLen < (len-1))
 8002692:	4544      	cmp	r4, r8
 8002694:	d2f2      	bcs.n	800267c <getInputString+0x60>
        inputString[currLen] = c;
 8002696:	5530      	strb	r0, [r6, r4]
 8002698:	e7f0      	b.n	800267c <getInputString+0x60>
 800269a:	46a3      	mov	fp, r4
 800269c:	e7ee      	b.n	800267c <getInputString+0x60>
    c = getchar();
 800269e:	680b      	ldr	r3, [r1, #0]
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	600a      	str	r2, [r1, #0]
 80026a4:	7818      	ldrb	r0, [r3, #0]
 80026a6:	e7f2      	b.n	800268e <getInputString+0x72>
  if (currLen != 0)
 80026a8:	b10c      	cbz	r4, 80026ae <getInputString+0x92>
  { /* Close the string in the input buffer... only if a string was written to it. */
    inputString[currLen] = '\0';
 80026aa:	2300      	movs	r3, #0
 80026ac:	5533      	strb	r3, [r6, r4]
  }
  if (c == '\r')
 80026ae:	280d      	cmp	r0, #13
 80026b0:	d108      	bne.n	80026c4 <getInputString+0xa8>
  {
    c = getchar(); /* assume there is '\n' after '\r'. Just discard it. */
 80026b2:	6828      	ldr	r0, [r5, #0]
 80026b4:	6841      	ldr	r1, [r0, #4]
 80026b6:	684b      	ldr	r3, [r1, #4]
 80026b8:	3b01      	subs	r3, #1
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	604b      	str	r3, [r1, #4]
 80026be:	da04      	bge.n	80026ca <getInputString+0xae>
 80026c0:	f001 fb60 	bl	8003d84 <__srget_r>
  }

  return currLen;
}
 80026c4:	4620      	mov	r0, r4
 80026c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c = getchar(); /* assume there is '\n' after '\r'. Just discard it. */
 80026ca:	680b      	ldr	r3, [r1, #0]
 80026cc:	3301      	adds	r3, #1
 80026ce:	600b      	str	r3, [r1, #0]
 80026d0:	e7f8      	b.n	80026c4 <getInputString+0xa8>
  if (currLen != 0)
 80026d2:	2c00      	cmp	r4, #0
 80026d4:	d0ed      	beq.n	80026b2 <getInputString+0x96>
 80026d6:	e7e8      	b.n	80026aa <getInputString+0x8e>
 80026d8:	20000010 	.word	0x20000010
 80026dc:	08007623 	.word	0x08007623

080026e0 <enterPemString>:
{
 80026e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026e4:	4605      	mov	r5, r0
 80026e6:	460e      	mov	r6, r1
  read_len = getInputString(&read_buffer[i], max_len);
 80026e8:	f7ff ff98 	bl	800261c <getInputString>
  int i = 0;
 80026ec:	2400      	movs	r4, #0
    read_buffer[i++] = '\n';
 80026ee:	f04f 080a 	mov.w	r8, #10
  while ( (read_len >= 0) && (i < max_len) )
 80026f2:	2800      	cmp	r0, #0
 80026f4:	da0c      	bge.n	8002710 <enterPemString+0x30>
  if (i >= max_len)
 80026f6:	42a6      	cmp	r6, r4
 80026f8:	d81d      	bhi.n	8002736 <enterPemString+0x56>
   printf("Certificate is too long , allocated size is %d\n",max_len);
 80026fa:	4631      	mov	r1, r6
 80026fc:	4810      	ldr	r0, [pc, #64]	; (8002740 <enterPemString+0x60>)
 80026fe:	f001 fac5 	bl	8003c8c <iprintf>
   printf("Certificate is too long , %s\n",read_buffer);
 8002702:	4629      	mov	r1, r5
 8002704:	480f      	ldr	r0, [pc, #60]	; (8002744 <enterPemString+0x64>)
 8002706:	f001 fac1 	bl	8003c8c <iprintf>
 800270a:	2000      	movs	r0, #0
 800270c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ( (read_len >= 0) && (i < max_len) )
 8002710:	42a6      	cmp	r6, r4
 8002712:	d9f2      	bls.n	80026fa <enterPemString+0x1a>
    i += read_len;
 8002714:	4404      	add	r4, r0
    read_buffer[i++] = '\n';
 8002716:	1c67      	adds	r7, r4, #1
 8002718:	f805 8004 	strb.w	r8, [r5, r4]
    read_len = getInputString(&read_buffer[i], max_len);
 800271c:	4631      	mov	r1, r6
 800271e:	19e8      	adds	r0, r5, r7
 8002720:	f7ff ff7c 	bl	800261c <getInputString>
        i += read_len;
 8002724:	4438      	add	r0, r7
        read_buffer[i++] = '\n';
 8002726:	1c44      	adds	r4, r0, #1
 8002728:	f805 8000 	strb.w	r8, [r5, r0]
        read_len = getInputString(&read_buffer[i], max_len);
 800272c:	4631      	mov	r1, r6
 800272e:	1928      	adds	r0, r5, r4
 8002730:	f7ff ff74 	bl	800261c <getInputString>
 8002734:	e7dd      	b.n	80026f2 <enterPemString+0x12>
  read_buffer[++i] = '\0';
 8002736:	1c60      	adds	r0, r4, #1
 8002738:	2300      	movs	r3, #0
 800273a:	542b      	strb	r3, [r5, r0]
}
 800273c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002740:	080075d5 	.word	0x080075d5
 8002744:	08007605 	.word	0x08007605

08002748 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002748:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800274a:	ac02      	add	r4, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  while (HAL_OK != HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 30000))
 800274c:	4d07      	ldr	r5, [pc, #28]	; (800276c <__io_putchar+0x24>)
{
 800274e:	f844 0d04 	str.w	r0, [r4, #-4]!
  while (HAL_OK != HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 30000))
 8002752:	f247 5330 	movw	r3, #30000	; 0x7530
 8002756:	2201      	movs	r2, #1
 8002758:	4621      	mov	r1, r4
 800275a:	4628      	mov	r0, r5
 800275c:	f7ff fda4 	bl	80022a8 <HAL_UART_Transmit>
 8002760:	2800      	cmp	r0, #0
 8002762:	d1f6      	bne.n	8002752 <__io_putchar+0xa>
  {
    ;
  }
  return ch;
}
 8002764:	9801      	ldr	r0, [sp, #4]
 8002766:	b003      	add	sp, #12
 8002768:	bd30      	pop	{r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	20000368 	.word	0x20000368

08002770 <__io_getchar>:
  * @brief  Retargets the C library scanf function to the USART.
  * @param  None
  * @retval None
  */
GETCHAR_PROTOTYPE
{
 8002770:	b537      	push	{r0, r1, r2, r4, r5, lr}
  /* Place your implementation of fgetc here */
  /* e.g. read a character on USART and loop until the end of read */
  uint8_t ch = 0;
 8002772:	ac02      	add	r4, sp, #8
 8002774:	2300      	movs	r3, #0
 8002776:	f804 3d01 	strb.w	r3, [r4, #-1]!
  while (HAL_OK != HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, 30000))
 800277a:	4d07      	ldr	r5, [pc, #28]	; (8002798 <__io_getchar+0x28>)
 800277c:	f247 5330 	movw	r3, #30000	; 0x7530
 8002780:	2201      	movs	r2, #1
 8002782:	4621      	mov	r1, r4
 8002784:	4628      	mov	r0, r5
 8002786:	f7ff fdee 	bl	8002366 <HAL_UART_Receive>
 800278a:	2800      	cmp	r0, #0
 800278c:	d1f6      	bne.n	800277c <__io_getchar+0xc>
  {
    ;
  }
  return ch;
}
 800278e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002792:	b003      	add	sp, #12
 8002794:	bd30      	pop	{r4, r5, pc}
 8002796:	bf00      	nop
 8002798:	20000368 	.word	0x20000368

0800279c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800279c:	b530      	push	{r4, r5, lr}
 800279e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027a0:	2230      	movs	r2, #48	; 0x30
 80027a2:	2100      	movs	r1, #0
 80027a4:	a808      	add	r0, sp, #32
 80027a6:	f000 fb6d 	bl	8002e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027aa:	2100      	movs	r1, #0
 80027ac:	2214      	movs	r2, #20
 80027ae:	a803      	add	r0, sp, #12
 80027b0:	f000 fb68 	bl	8002e84 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80027b4:	2500      	movs	r5, #0
 80027b6:	4b1d      	ldr	r3, [pc, #116]	; (800282c <SystemClock_Config+0x90>)
 80027b8:	9501      	str	r5, [sp, #4]
 80027ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027c0:	641a      	str	r2, [r3, #64]	; 0x40
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80027c4:	4a1a      	ldr	r2, [pc, #104]	; (8002830 <SystemClock_Config+0x94>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80027ce:	9502      	str	r5, [sp, #8]
 80027d0:	6813      	ldr	r3, [r2, #0]
 80027d2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80027d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	6813      	ldr	r3, [r2, #0]
 80027de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027e2:	9302      	str	r3, [sp, #8]
 80027e4:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e6:	2301      	movs	r3, #1
 80027e8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80027ea:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80027ee:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027f4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027f6:	2304      	movs	r3, #4
 80027f8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80027fa:	2354      	movs	r3, #84	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027fc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 84;
 80027fe:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002800:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002802:	2307      	movs	r3, #7
 8002804:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002806:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002808:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800280a:	f7fe ffd3 	bl	80017b4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800280e:	230f      	movs	r3, #15
 8002810:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002812:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002814:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002818:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800281a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800281c:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800281e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002820:	9507      	str	r5, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002822:	f7ff f99b 	bl	8001b5c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002826:	b015      	add	sp, #84	; 0x54
 8002828:	bd30      	pop	{r4, r5, pc}
 800282a:	bf00      	nop
 800282c:	40023800 	.word	0x40023800
 8002830:	40007000 	.word	0x40007000

08002834 <main>:
{
 8002834:	b570      	push	{r4, r5, r6, lr}
 8002836:	b08c      	sub	sp, #48	; 0x30
	HAL_Init();
 8002838:	f7fe fbd6 	bl	8000fe8 <HAL_Init>
  SystemClock_Config();
 800283c:	f7ff ffae 	bl	800279c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002840:	2214      	movs	r2, #20
 8002842:	2100      	movs	r1, #0
 8002844:	a807      	add	r0, sp, #28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002846:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f000 fb1c 	bl	8002e84 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800284c:	4b72      	ldr	r3, [pc, #456]	; (8002a18 <main+0x1e4>)
 800284e:	9401      	str	r4, [sp, #4]
 8002850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002852:	4872      	ldr	r0, [pc, #456]	; (8002a1c <main+0x1e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002854:	f042 0204 	orr.w	r2, r2, #4
 8002858:	631a      	str	r2, [r3, #48]	; 0x30
 800285a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800285c:	f002 0204 	and.w	r2, r2, #4
 8002860:	9201      	str	r2, [sp, #4]
 8002862:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002864:	9402      	str	r4, [sp, #8]
 8002866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002868:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800286c:	631a      	str	r2, [r3, #48]	; 0x30
 800286e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002870:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002874:	9202      	str	r2, [sp, #8]
 8002876:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002878:	9403      	str	r4, [sp, #12]
 800287a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	631a      	str	r2, [r3, #48]	; 0x30
 8002882:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002884:	f002 0201 	and.w	r2, r2, #1
 8002888:	9203      	str	r2, [sp, #12]
 800288a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800288c:	9404      	str	r4, [sp, #16]
 800288e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002890:	f042 0202 	orr.w	r2, r2, #2
 8002894:	631a      	str	r2, [r3, #48]	; 0x30
 8002896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002898:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800289c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800289e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028a0:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028a4:	f7fe fece 	bl	8001644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80028a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ac:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028ae:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028b0:	4b5b      	ldr	r3, [pc, #364]	; (8002a20 <main+0x1ec>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028b2:	485c      	ldr	r0, [pc, #368]	; (8002a24 <main+0x1f0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028b4:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028b8:	f7fe fdf6 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80028bc:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80028be:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = LD2_Pin;
 80028c0:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80028c2:	4856      	ldr	r0, [pc, #344]	; (8002a1c <main+0x1e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c6:	2301      	movs	r3, #1
 80028c8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80028cc:	f7fe fdec 	bl	80014a8 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 80028d0:	4855      	ldr	r0, [pc, #340]	; (8002a28 <main+0x1f4>)
  huart2.Init.BaudRate = 115200;
 80028d2:	4a56      	ldr	r2, [pc, #344]	; (8002a2c <main+0x1f8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028d4:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 80028d6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80028da:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028de:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028e0:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028e2:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028e4:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e6:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e8:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028ea:	f7ff fcaf 	bl	800224c <HAL_UART_Init>
  hi2c3.Instance = I2C3;
 80028ee:	4850      	ldr	r0, [pc, #320]	; (8002a30 <main+0x1fc>)
  hi2c3.Init.ClockSpeed = 100000;
 80028f0:	4950      	ldr	r1, [pc, #320]	; (8002a34 <main+0x200>)
 80028f2:	4b51      	ldr	r3, [pc, #324]	; (8002a38 <main+0x204>)
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028f4:	6084      	str	r4, [r0, #8]
  hi2c3.Init.ClockSpeed = 100000;
 80028f6:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c3.Init.OwnAddress1 = 0;
 80028fe:	60c4      	str	r4, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002900:	6103      	str	r3, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002902:	6144      	str	r4, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002904:	6184      	str	r4, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002906:	61c4      	str	r4, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002908:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800290a:	f7fe fea7 	bl	800165c <HAL_I2C_Init>
  hspi2.Instance = SPI2;
 800290e:	484b      	ldr	r0, [pc, #300]	; (8002a3c <main+0x208>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002910:	4b4b      	ldr	r3, [pc, #300]	; (8002a40 <main+0x20c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002912:	6084      	str	r4, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002914:	f44f 7582 	mov.w	r5, #260	; 0x104
 8002918:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800291c:	f44f 7300 	mov.w	r3, #512	; 0x200
  htim2.Instance = TIM2;
 8002920:	4d48      	ldr	r5, [pc, #288]	; (8002a44 <main+0x210>)
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002922:	6183      	str	r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8002924:	230a      	movs	r3, #10
 8002926:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002928:	60c4      	str	r4, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800292a:	6104      	str	r4, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800292c:	6144      	str	r4, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800292e:	61c4      	str	r4, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002930:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002932:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002934:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002936:	f7ff f9cd 	bl	8001cd4 <HAL_SPI_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800293a:	2210      	movs	r2, #16
 800293c:	4621      	mov	r1, r4
 800293e:	a807      	add	r0, sp, #28
 8002940:	f000 faa0 	bl	8002e84 <memset>
  htim2.Instance = TIM2;
 8002944:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002948:	4628      	mov	r0, r5
  htim2.Init.Prescaler = 0;
 800294a:	e885 0018 	stmia.w	r5, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294e:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 0;
 8002950:	60ec      	str	r4, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002952:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002954:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002956:	9405      	str	r4, [sp, #20]
 8002958:	9406      	str	r4, [sp, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800295a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800295e:	f7ff faeb 	bl	8001f38 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002962:	a907      	add	r1, sp, #28
 8002964:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002966:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002968:	f7ff fb0a 	bl	8001f80 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800296c:	a905      	add	r1, sp, #20
 800296e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002970:	9405      	str	r4, [sp, #20]
  htim3.Instance = TIM3;
 8002972:	4d35      	ldr	r5, [pc, #212]	; (8002a48 <main+0x214>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002974:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002976:	f7ff fb97 	bl	80020a8 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297a:	2210      	movs	r2, #16
 800297c:	4621      	mov	r1, r4
 800297e:	a807      	add	r0, sp, #28
 8002980:	f000 fa80 	bl	8002e84 <memset>
  htim3.Instance = TIM3;
 8002984:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <main+0x218>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002986:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002988:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 0;
 800298a:	e885 0018 	stmia.w	r5, {r3, r4}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298e:	9406      	str	r4, [sp, #24]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002990:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
 8002992:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002994:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002996:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002998:	f7ff face 	bl	8001f38 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800299c:	a907      	add	r1, sp, #28
 800299e:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a0:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029a2:	f7ff faed 	bl	8001f80 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029a6:	a905      	add	r1, sp, #20
 80029a8:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029aa:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ac:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029ae:	f7ff fb7b 	bl	80020a8 <HAL_TIMEx_MasterConfigSynchronization>
  printf("\n\r hello world \n\r");
 80029b2:	4827      	ldr	r0, [pc, #156]	; (8002a50 <main+0x21c>)
 80029b4:	f001 f96a 	bl	8003c8c <iprintf>
  key_read_buffer = malloc(PEM_READ_BUFFER_SIZE);
 80029b8:	2014      	movs	r0, #20
 80029ba:	f000 fa39 	bl	8002e30 <malloc>
  if (key_read_buffer == NULL)
 80029be:	4604      	mov	r4, r0
 80029c0:	b918      	cbnz	r0, 80029ca <main+0x196>
    printf("Could not allocate %d bytes for the console readbuffer.\n", PEM_READ_BUFFER_SIZE);
 80029c2:	2114      	movs	r1, #20
 80029c4:	4823      	ldr	r0, [pc, #140]	; (8002a54 <main+0x220>)
 80029c6:	f001 f961 	bl	8003c8c <iprintf>
  memset(key_read_buffer, 0, PEM_READ_BUFFER_SIZE);
 80029ca:	2214      	movs	r2, #20
 80029cc:	2100      	movs	r1, #0
 80029ce:	4620      	mov	r0, r4
 80029d0:	f000 fa58 	bl	8002e84 <memset>
  printf("\nEnter your certificate\n\r");
 80029d4:	4820      	ldr	r0, [pc, #128]	; (8002a58 <main+0x224>)
  FLASH_update((uint32_t)MohconfigPtr->cert, key_read_buffer, strlen(key_read_buffer) + 1);  /* Append the closing \0*/
 80029d6:	4d21      	ldr	r5, [pc, #132]	; (8002a5c <main+0x228>)
  printf("\nEnter your certificate\n\r");
 80029d8:	f001 f958 	bl	8003c8c <iprintf>
  enterPemString(key_read_buffer, PEM_READ_BUFFER_SIZE);
 80029dc:	2114      	movs	r1, #20
 80029de:	4620      	mov	r0, r4
 80029e0:	f7ff fe7e 	bl	80026e0 <enterPemString>
  FLASH_update((uint32_t)MohconfigPtr->cert, key_read_buffer, strlen(key_read_buffer) + 1);  /* Append the closing \0*/
 80029e4:	4620      	mov	r0, r4
 80029e6:	f7fd fbfb 	bl	80001e0 <strlen>
 80029ea:	4621      	mov	r1, r4
 80029ec:	1c42      	adds	r2, r0, #1
 80029ee:	6828      	ldr	r0, [r5, #0]
 80029f0:	f7ff fd92 	bl	8002518 <FLASH_update>
  printf("\n\r serverAddress %s \n \r",serverAddress);
 80029f4:	6829      	ldr	r1, [r5, #0]
 80029f6:	481a      	ldr	r0, [pc, #104]	; (8002a60 <main+0x22c>)
 80029f8:	f001 f948 	bl	8003c8c <iprintf>
  printf("\nEnter after  %s\n\r",key_read_buffer);
 80029fc:	4621      	mov	r1, r4
 80029fe:	4819      	ldr	r0, [pc, #100]	; (8002a64 <main+0x230>)
	  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8002a00:	4c06      	ldr	r4, [pc, #24]	; (8002a1c <main+0x1e8>)
  printf("\nEnter after  %s\n\r",key_read_buffer);
 8002a02:	f001 f943 	bl	8003c8c <iprintf>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8002a06:	4620      	mov	r0, r4
 8002a08:	2120      	movs	r1, #32
 8002a0a:	f7fe fe20 	bl	800164e <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8002a0e:	20c8      	movs	r0, #200	; 0xc8
 8002a10:	f7fe fb16 	bl	8001040 <HAL_Delay>
 8002a14:	e7f7      	b.n	8002a06 <main+0x1d2>
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	10210000 	.word	0x10210000
 8002a24:	40020800 	.word	0x40020800
 8002a28:	20000368 	.word	0x20000368
 8002a2c:	40004400 	.word	0x40004400
 8002a30:	2000022c 	.word	0x2000022c
 8002a34:	40005c00 	.word	0x40005c00
 8002a38:	000186a0 	.word	0x000186a0
 8002a3c:	20000280 	.word	0x20000280
 8002a40:	40003800 	.word	0x40003800
 8002a44:	20000324 	.word	0x20000324
 8002a48:	200002e4 	.word	0x200002e4
 8002a4c:	40000400 	.word	0x40000400
 8002a50:	08007668 	.word	0x08007668
 8002a54:	0800767a 	.word	0x0800767a
 8002a58:	080076b3 	.word	0x080076b3
 8002a5c:	20000008 	.word	0x20000008
 8002a60:	080076cd 	.word	0x080076cd
 8002a64:	080076e5 	.word	0x080076e5

08002a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a68:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <HAL_MspInit+0x3c>)
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	9100      	str	r1, [sp, #0]
 8002a70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a76:	645a      	str	r2, [r3, #68]	; 0x44
 8002a78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a7a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002a7e:	9200      	str	r2, [sp, #0]
 8002a80:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	9101      	str	r1, [sp, #4]
 8002a84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a86:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a94:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a96:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a98:	f7fe fae6 	bl	8001068 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a9c:	b003      	add	sp, #12
 8002a9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800

08002aa8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002aa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	2214      	movs	r2, #20
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	a803      	add	r0, sp, #12
 8002ab6:	f000 f9e5 	bl	8002e84 <memset>
  if(hi2c->Instance==I2C3)
 8002aba:	6822      	ldr	r2, [r4, #0]
 8002abc:	4b22      	ldr	r3, [pc, #136]	; (8002b48 <HAL_I2C_MspInit+0xa0>)
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d13f      	bne.n	8002b42 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ac2:	4c22      	ldr	r4, [pc, #136]	; (8002b4c <HAL_I2C_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac4:	4822      	ldr	r0, [pc, #136]	; (8002b50 <HAL_I2C_MspInit+0xa8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ac6:	2500      	movs	r5, #0
 8002ac8:	9500      	str	r5, [sp, #0]
 8002aca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	6323      	str	r3, [r4, #48]	; 0x30
 8002ad2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002adc:	9501      	str	r5, [sp, #4]
 8002ade:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	6323      	str	r3, [r4, #48]	; 0x30
 8002ae6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	9301      	str	r3, [sp, #4]
 8002aee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002af0:	f04f 0912 	mov.w	r9, #18
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002af4:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002af8:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afc:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002afe:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b00:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b04:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b08:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b0e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b10:	f7fe fcca 	bl	80014a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b14:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b18:	a903      	add	r1, sp, #12
 8002b1a:	480e      	ldr	r0, [pc, #56]	; (8002b54 <HAL_I2C_MspInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b1c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b1e:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b22:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b26:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b28:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2a:	f7fe fcbd 	bl	80014a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b2e:	9502      	str	r5, [sp, #8]
 8002b30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b32:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b36:	6423      	str	r3, [r4, #64]	; 0x40
 8002b38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b3e:	9302      	str	r3, [sp, #8]
 8002b40:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002b42:	b009      	add	sp, #36	; 0x24
 8002b44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b48:	40005c00 	.word	0x40005c00
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40020800 	.word	0x40020800
 8002b54:	40020000 	.word	0x40020000

08002b58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b5a:	4604      	mov	r4, r0
 8002b5c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5e:	2214      	movs	r2, #20
 8002b60:	2100      	movs	r1, #0
 8002b62:	a803      	add	r0, sp, #12
 8002b64:	f000 f98e 	bl	8002e84 <memset>
  if(hspi->Instance==SPI2)
 8002b68:	6822      	ldr	r2, [r4, #0]
 8002b6a:	4b1f      	ldr	r3, [pc, #124]	; (8002be8 <HAL_SPI_MspInit+0x90>)
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d138      	bne.n	8002be2 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b70:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8002b74:	2400      	movs	r4, #0
 8002b76:	9400      	str	r4, [sp, #0]
 8002b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b7a:	481c      	ldr	r0, [pc, #112]	; (8002bec <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40
 8002b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b84:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002b88:	9200      	str	r2, [sp, #0]
 8002b8a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8c:	9401      	str	r4, [sp, #4]
 8002b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b90:	f042 0204 	orr.w	r2, r2, #4
 8002b94:	631a      	str	r2, [r3, #48]	; 0x30
 8002b96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b98:	f002 0204 	and.w	r2, r2, #4
 8002b9c:	9201      	str	r2, [sp, #4]
 8002b9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ba0:	9402      	str	r4, [sp, #8]
 8002ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ba4:	f042 0202 	orr.w	r2, r2, #2
 8002ba8:	631a      	str	r2, [r3, #48]	; 0x30
 8002baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	9302      	str	r3, [sp, #8]
 8002bb2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002bb4:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bb6:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bba:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bbc:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bbe:	2505      	movs	r5, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002bc0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc2:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc4:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bc6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc8:	f7fe fc6e 	bl	80014a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd0:	a903      	add	r1, sp, #12
 8002bd2:	4807      	ldr	r0, [pc, #28]	; (8002bf0 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bd4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bda:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bdc:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bde:	f7fe fc63 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002be2:	b009      	add	sp, #36	; 0x24
 8002be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002be6:	bf00      	nop
 8002be8:	40003800 	.word	0x40003800
 8002bec:	40020800 	.word	0x40020800
 8002bf0:	40020400 	.word	0x40020400

08002bf4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002bf4:	6803      	ldr	r3, [r0, #0]
 8002bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002bfa:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8002bfc:	d116      	bne.n	8002c2c <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002c04:	9200      	str	r2, [sp, #0]
 8002c06:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002c08:	f041 0101 	orr.w	r1, r1, #1
 8002c0c:	6419      	str	r1, [r3, #64]	; 0x40
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c16:	201c      	movs	r0, #28
 8002c18:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c1a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c1c:	f7fe fa36 	bl	800108c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c20:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c22:	f7fe fa67 	bl	80010f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c26:	b003      	add	sp, #12
 8002c28:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 8002c2c:	4a0a      	ldr	r2, [pc, #40]	; (8002c58 <HAL_TIM_Base_MspInit+0x64>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d1f9      	bne.n	8002c26 <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c32:	2200      	movs	r2, #0
 8002c34:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <HAL_TIM_Base_MspInit+0x68>)
 8002c36:	9201      	str	r2, [sp, #4]
 8002c38:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002c3a:	f041 0102 	orr.w	r1, r1, #2
 8002c3e:	6419      	str	r1, [r3, #64]	; 0x40
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c48:	201d      	movs	r0, #29
 8002c4a:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c4c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c4e:	f7fe fa1d 	bl	800108c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c52:	201d      	movs	r0, #29
 8002c54:	e7e5      	b.n	8002c22 <HAL_TIM_Base_MspInit+0x2e>
 8002c56:	bf00      	nop
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	40023800 	.word	0x40023800

08002c60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c60:	b510      	push	{r4, lr}
 8002c62:	4604      	mov	r4, r0
 8002c64:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c66:	2214      	movs	r2, #20
 8002c68:	2100      	movs	r1, #0
 8002c6a:	a803      	add	r0, sp, #12
 8002c6c:	f000 f90a 	bl	8002e84 <memset>
  if(huart->Instance==USART2)
 8002c70:	6822      	ldr	r2, [r4, #0]
 8002c72:	4b13      	ldr	r3, [pc, #76]	; (8002cc0 <HAL_UART_MspInit+0x60>)
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d120      	bne.n	8002cba <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c78:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	9101      	str	r1, [sp, #4]
 8002c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c82:	4810      	ldr	r0, [pc, #64]	; (8002cc4 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c84:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c88:	641a      	str	r2, [r3, #64]	; 0x40
 8002c8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c8c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002c90:	9201      	str	r2, [sp, #4]
 8002c92:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c94:	9102      	str	r1, [sp, #8]
 8002c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c98:	f042 0201 	orr.w	r2, r2, #1
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	9302      	str	r3, [sp, #8]
 8002ca6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ca8:	230c      	movs	r3, #12
 8002caa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cac:	2302      	movs	r3, #2
 8002cae:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cb2:	2307      	movs	r3, #7
 8002cb4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb6:	f7fe fbf7 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002cba:	b008      	add	sp, #32
 8002cbc:	bd10      	pop	{r4, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40004400 	.word	0x40004400
 8002cc4:	40020000 	.word	0x40020000

08002cc8 <NMI_Handler>:
 8002cc8:	4770      	bx	lr

08002cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cca:	e7fe      	b.n	8002cca <HardFault_Handler>

08002ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ccc:	e7fe      	b.n	8002ccc <MemManage_Handler>

08002cce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cce:	e7fe      	b.n	8002cce <BusFault_Handler>

08002cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cd0:	e7fe      	b.n	8002cd0 <UsageFault_Handler>

08002cd2 <SVC_Handler>:
 8002cd2:	4770      	bx	lr

08002cd4 <DebugMon_Handler>:
 8002cd4:	4770      	bx	lr

08002cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cd6:	4770      	bx	lr

08002cd8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cd8:	f7fe b9a0 	b.w	800101c <HAL_IncTick>

08002cdc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cdc:	4801      	ldr	r0, [pc, #4]	; (8002ce4 <TIM2_IRQHandler+0x8>)
 8002cde:	f7ff b83b 	b.w	8001d58 <HAL_TIM_IRQHandler>
 8002ce2:	bf00      	nop
 8002ce4:	20000324 	.word	0x20000324

08002ce8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ce8:	4801      	ldr	r0, [pc, #4]	; (8002cf0 <TIM3_IRQHandler+0x8>)
 8002cea:	f7ff b835 	b.w	8001d58 <HAL_TIM_IRQHandler>
 8002cee:	bf00      	nop
 8002cf0:	200002e4 	.word	0x200002e4

08002cf4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8002cf4:	b510      	push	{r4, lr}
 8002cf6:	460c      	mov	r4, r1
	/* The I/O library uses an internal buffer */
	/* It asks for 1024 characters even if only getc() is used. */
	/* If we use a for(;;) loop on the number of characters requested, */
	/* the user is forced to enter the exact number requested, even if only one is needed. */
	/* So here we return only 1 character even if requested length is >  */
	*ptr = __io_getchar();
 8002cf8:	f7ff fd3a 	bl	8002770 <__io_getchar>
 8002cfc:	7020      	strb	r0, [r4, #0]

	return 1;
}
 8002cfe:	2001      	movs	r0, #1
 8002d00:	bd10      	pop	{r4, pc}

08002d02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d02:	b570      	push	{r4, r5, r6, lr}
 8002d04:	460e      	mov	r6, r1
 8002d06:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d08:	460c      	mov	r4, r1
 8002d0a:	1ba3      	subs	r3, r4, r6
 8002d0c:	429d      	cmp	r5, r3
 8002d0e:	dc01      	bgt.n	8002d14 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8002d10:	4628      	mov	r0, r5
 8002d12:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8002d14:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002d18:	f7ff fd16 	bl	8002748 <__io_putchar>
 8002d1c:	e7f5      	b.n	8002d0a <_write+0x8>
	...

08002d20 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8002d20:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d22:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <_sbrk+0x2c>)
 8002d24:	6819      	ldr	r1, [r3, #0]
{
 8002d26:	4602      	mov	r2, r0
	if (heap_end == 0)
 8002d28:	b909      	cbnz	r1, 8002d2e <_sbrk+0xe>
		heap_end = &end;
 8002d2a:	4909      	ldr	r1, [pc, #36]	; (8002d50 <_sbrk+0x30>)
 8002d2c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8002d2e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8002d30:	4669      	mov	r1, sp
 8002d32:	4402      	add	r2, r0
 8002d34:	428a      	cmp	r2, r1
 8002d36:	d906      	bls.n	8002d46 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002d38:	f000 f850 	bl	8002ddc <__errno>
 8002d3c:	230c      	movs	r3, #12
 8002d3e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002d40:	f04f 30ff 	mov.w	r0, #4294967295
 8002d44:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8002d46:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002d48:	bd08      	pop	{r3, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200001fc 	.word	0x200001fc
 8002d50:	200003ac 	.word	0x200003ac

08002d54 <_close>:

int _close(int file)
{
	return -1;
}
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	4770      	bx	lr

08002d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002d5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d5e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002d60:	2000      	movs	r0, #0
 8002d62:	4770      	bx	lr

08002d64 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002d64:	2001      	movs	r0, #1
 8002d66:	4770      	bx	lr

08002d68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002d68:	2000      	movs	r0, #0
 8002d6a:	4770      	bx	lr

08002d6c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d6c:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <SystemInit+0x18>)
 8002d6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002d72:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002d76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	e000ed00 	.word	0xe000ed00

08002d88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d8e:	e003      	b.n	8002d98 <LoopCopyDataInit>

08002d90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d96:	3104      	adds	r1, #4

08002d98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d98:	480b      	ldr	r0, [pc, #44]	; (8002dc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d9a:	4b0c      	ldr	r3, [pc, #48]	; (8002dcc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002da0:	d3f6      	bcc.n	8002d90 <CopyDataInit>
  ldr  r2, =_sbss
 8002da2:	4a0b      	ldr	r2, [pc, #44]	; (8002dd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002da4:	e002      	b.n	8002dac <LoopFillZerobss>

08002da6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002da6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002da8:	f842 3b04 	str.w	r3, [r2], #4

08002dac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002dae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002db0:	d3f9      	bcc.n	8002da6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002db2:	f7ff ffdb 	bl	8002d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002db6:	f000 f817 	bl	8002de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dba:	f7ff fd3b 	bl	8002834 <main>
  bx  lr    
 8002dbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002dc0:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8002dc4:	08007a40 	.word	0x08007a40
  ldr  r0, =_sdata
 8002dc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002dcc:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8002dd0:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8002dd4:	200003ac 	.word	0x200003ac

08002dd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dd8:	e7fe      	b.n	8002dd8 <ADC_IRQHandler>
	...

08002ddc <__errno>:
 8002ddc:	4b01      	ldr	r3, [pc, #4]	; (8002de4 <__errno+0x8>)
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20000010 	.word	0x20000010

08002de8 <__libc_init_array>:
 8002de8:	b570      	push	{r4, r5, r6, lr}
 8002dea:	4e0d      	ldr	r6, [pc, #52]	; (8002e20 <__libc_init_array+0x38>)
 8002dec:	4c0d      	ldr	r4, [pc, #52]	; (8002e24 <__libc_init_array+0x3c>)
 8002dee:	1ba4      	subs	r4, r4, r6
 8002df0:	10a4      	asrs	r4, r4, #2
 8002df2:	2500      	movs	r5, #0
 8002df4:	42a5      	cmp	r5, r4
 8002df6:	d109      	bne.n	8002e0c <__libc_init_array+0x24>
 8002df8:	4e0b      	ldr	r6, [pc, #44]	; (8002e28 <__libc_init_array+0x40>)
 8002dfa:	4c0c      	ldr	r4, [pc, #48]	; (8002e2c <__libc_init_array+0x44>)
 8002dfc:	f004 fb72 	bl	80074e4 <_init>
 8002e00:	1ba4      	subs	r4, r4, r6
 8002e02:	10a4      	asrs	r4, r4, #2
 8002e04:	2500      	movs	r5, #0
 8002e06:	42a5      	cmp	r5, r4
 8002e08:	d105      	bne.n	8002e16 <__libc_init_array+0x2e>
 8002e0a:	bd70      	pop	{r4, r5, r6, pc}
 8002e0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e10:	4798      	blx	r3
 8002e12:	3501      	adds	r5, #1
 8002e14:	e7ee      	b.n	8002df4 <__libc_init_array+0xc>
 8002e16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e1a:	4798      	blx	r3
 8002e1c:	3501      	adds	r5, #1
 8002e1e:	e7f2      	b.n	8002e06 <__libc_init_array+0x1e>
 8002e20:	08007a38 	.word	0x08007a38
 8002e24:	08007a38 	.word	0x08007a38
 8002e28:	08007a38 	.word	0x08007a38
 8002e2c:	08007a3c 	.word	0x08007a3c

08002e30 <malloc>:
 8002e30:	4b02      	ldr	r3, [pc, #8]	; (8002e3c <malloc+0xc>)
 8002e32:	4601      	mov	r1, r0
 8002e34:	6818      	ldr	r0, [r3, #0]
 8002e36:	f000 b87b 	b.w	8002f30 <_malloc_r>
 8002e3a:	bf00      	nop
 8002e3c:	20000010 	.word	0x20000010

08002e40 <free>:
 8002e40:	4b02      	ldr	r3, [pc, #8]	; (8002e4c <free+0xc>)
 8002e42:	4601      	mov	r1, r0
 8002e44:	6818      	ldr	r0, [r3, #0]
 8002e46:	f000 b825 	b.w	8002e94 <_free_r>
 8002e4a:	bf00      	nop
 8002e4c:	20000010 	.word	0x20000010

08002e50 <memcmp>:
 8002e50:	b510      	push	{r4, lr}
 8002e52:	3901      	subs	r1, #1
 8002e54:	4402      	add	r2, r0
 8002e56:	4290      	cmp	r0, r2
 8002e58:	d101      	bne.n	8002e5e <memcmp+0xe>
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	bd10      	pop	{r4, pc}
 8002e5e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002e62:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002e66:	42a3      	cmp	r3, r4
 8002e68:	d0f5      	beq.n	8002e56 <memcmp+0x6>
 8002e6a:	1b18      	subs	r0, r3, r4
 8002e6c:	bd10      	pop	{r4, pc}

08002e6e <memcpy>:
 8002e6e:	b510      	push	{r4, lr}
 8002e70:	1e43      	subs	r3, r0, #1
 8002e72:	440a      	add	r2, r1
 8002e74:	4291      	cmp	r1, r2
 8002e76:	d100      	bne.n	8002e7a <memcpy+0xc>
 8002e78:	bd10      	pop	{r4, pc}
 8002e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002e7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002e82:	e7f7      	b.n	8002e74 <memcpy+0x6>

08002e84 <memset>:
 8002e84:	4402      	add	r2, r0
 8002e86:	4603      	mov	r3, r0
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d100      	bne.n	8002e8e <memset+0xa>
 8002e8c:	4770      	bx	lr
 8002e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e92:	e7f9      	b.n	8002e88 <memset+0x4>

08002e94 <_free_r>:
 8002e94:	b538      	push	{r3, r4, r5, lr}
 8002e96:	4605      	mov	r5, r0
 8002e98:	2900      	cmp	r1, #0
 8002e9a:	d045      	beq.n	8002f28 <_free_r+0x94>
 8002e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ea0:	1f0c      	subs	r4, r1, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	bfb8      	it	lt
 8002ea6:	18e4      	addlt	r4, r4, r3
 8002ea8:	f003 fae8 	bl	800647c <__malloc_lock>
 8002eac:	4a1f      	ldr	r2, [pc, #124]	; (8002f2c <_free_r+0x98>)
 8002eae:	6813      	ldr	r3, [r2, #0]
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	b933      	cbnz	r3, 8002ec2 <_free_r+0x2e>
 8002eb4:	6063      	str	r3, [r4, #4]
 8002eb6:	6014      	str	r4, [r2, #0]
 8002eb8:	4628      	mov	r0, r5
 8002eba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ebe:	f003 bade 	b.w	800647e <__malloc_unlock>
 8002ec2:	42a3      	cmp	r3, r4
 8002ec4:	d90c      	bls.n	8002ee0 <_free_r+0x4c>
 8002ec6:	6821      	ldr	r1, [r4, #0]
 8002ec8:	1862      	adds	r2, r4, r1
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	bf04      	itt	eq
 8002ece:	681a      	ldreq	r2, [r3, #0]
 8002ed0:	685b      	ldreq	r3, [r3, #4]
 8002ed2:	6063      	str	r3, [r4, #4]
 8002ed4:	bf04      	itt	eq
 8002ed6:	1852      	addeq	r2, r2, r1
 8002ed8:	6022      	streq	r2, [r4, #0]
 8002eda:	6004      	str	r4, [r0, #0]
 8002edc:	e7ec      	b.n	8002eb8 <_free_r+0x24>
 8002ede:	4613      	mov	r3, r2
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	b10a      	cbz	r2, 8002ee8 <_free_r+0x54>
 8002ee4:	42a2      	cmp	r2, r4
 8002ee6:	d9fa      	bls.n	8002ede <_free_r+0x4a>
 8002ee8:	6819      	ldr	r1, [r3, #0]
 8002eea:	1858      	adds	r0, r3, r1
 8002eec:	42a0      	cmp	r0, r4
 8002eee:	d10b      	bne.n	8002f08 <_free_r+0x74>
 8002ef0:	6820      	ldr	r0, [r4, #0]
 8002ef2:	4401      	add	r1, r0
 8002ef4:	1858      	adds	r0, r3, r1
 8002ef6:	4282      	cmp	r2, r0
 8002ef8:	6019      	str	r1, [r3, #0]
 8002efa:	d1dd      	bne.n	8002eb8 <_free_r+0x24>
 8002efc:	6810      	ldr	r0, [r2, #0]
 8002efe:	6852      	ldr	r2, [r2, #4]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	4401      	add	r1, r0
 8002f04:	6019      	str	r1, [r3, #0]
 8002f06:	e7d7      	b.n	8002eb8 <_free_r+0x24>
 8002f08:	d902      	bls.n	8002f10 <_free_r+0x7c>
 8002f0a:	230c      	movs	r3, #12
 8002f0c:	602b      	str	r3, [r5, #0]
 8002f0e:	e7d3      	b.n	8002eb8 <_free_r+0x24>
 8002f10:	6820      	ldr	r0, [r4, #0]
 8002f12:	1821      	adds	r1, r4, r0
 8002f14:	428a      	cmp	r2, r1
 8002f16:	bf04      	itt	eq
 8002f18:	6811      	ldreq	r1, [r2, #0]
 8002f1a:	6852      	ldreq	r2, [r2, #4]
 8002f1c:	6062      	str	r2, [r4, #4]
 8002f1e:	bf04      	itt	eq
 8002f20:	1809      	addeq	r1, r1, r0
 8002f22:	6021      	streq	r1, [r4, #0]
 8002f24:	605c      	str	r4, [r3, #4]
 8002f26:	e7c7      	b.n	8002eb8 <_free_r+0x24>
 8002f28:	bd38      	pop	{r3, r4, r5, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000200 	.word	0x20000200

08002f30 <_malloc_r>:
 8002f30:	b570      	push	{r4, r5, r6, lr}
 8002f32:	1ccd      	adds	r5, r1, #3
 8002f34:	f025 0503 	bic.w	r5, r5, #3
 8002f38:	3508      	adds	r5, #8
 8002f3a:	2d0c      	cmp	r5, #12
 8002f3c:	bf38      	it	cc
 8002f3e:	250c      	movcc	r5, #12
 8002f40:	2d00      	cmp	r5, #0
 8002f42:	4606      	mov	r6, r0
 8002f44:	db01      	blt.n	8002f4a <_malloc_r+0x1a>
 8002f46:	42a9      	cmp	r1, r5
 8002f48:	d903      	bls.n	8002f52 <_malloc_r+0x22>
 8002f4a:	230c      	movs	r3, #12
 8002f4c:	6033      	str	r3, [r6, #0]
 8002f4e:	2000      	movs	r0, #0
 8002f50:	bd70      	pop	{r4, r5, r6, pc}
 8002f52:	f003 fa93 	bl	800647c <__malloc_lock>
 8002f56:	4a23      	ldr	r2, [pc, #140]	; (8002fe4 <_malloc_r+0xb4>)
 8002f58:	6814      	ldr	r4, [r2, #0]
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	b991      	cbnz	r1, 8002f84 <_malloc_r+0x54>
 8002f5e:	4c22      	ldr	r4, [pc, #136]	; (8002fe8 <_malloc_r+0xb8>)
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	b91b      	cbnz	r3, 8002f6c <_malloc_r+0x3c>
 8002f64:	4630      	mov	r0, r6
 8002f66:	f000 ff39 	bl	8003ddc <_sbrk_r>
 8002f6a:	6020      	str	r0, [r4, #0]
 8002f6c:	4629      	mov	r1, r5
 8002f6e:	4630      	mov	r0, r6
 8002f70:	f000 ff34 	bl	8003ddc <_sbrk_r>
 8002f74:	1c43      	adds	r3, r0, #1
 8002f76:	d126      	bne.n	8002fc6 <_malloc_r+0x96>
 8002f78:	230c      	movs	r3, #12
 8002f7a:	6033      	str	r3, [r6, #0]
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	f003 fa7e 	bl	800647e <__malloc_unlock>
 8002f82:	e7e4      	b.n	8002f4e <_malloc_r+0x1e>
 8002f84:	680b      	ldr	r3, [r1, #0]
 8002f86:	1b5b      	subs	r3, r3, r5
 8002f88:	d41a      	bmi.n	8002fc0 <_malloc_r+0x90>
 8002f8a:	2b0b      	cmp	r3, #11
 8002f8c:	d90f      	bls.n	8002fae <_malloc_r+0x7e>
 8002f8e:	600b      	str	r3, [r1, #0]
 8002f90:	50cd      	str	r5, [r1, r3]
 8002f92:	18cc      	adds	r4, r1, r3
 8002f94:	4630      	mov	r0, r6
 8002f96:	f003 fa72 	bl	800647e <__malloc_unlock>
 8002f9a:	f104 000b 	add.w	r0, r4, #11
 8002f9e:	1d23      	adds	r3, r4, #4
 8002fa0:	f020 0007 	bic.w	r0, r0, #7
 8002fa4:	1ac3      	subs	r3, r0, r3
 8002fa6:	d01b      	beq.n	8002fe0 <_malloc_r+0xb0>
 8002fa8:	425a      	negs	r2, r3
 8002faa:	50e2      	str	r2, [r4, r3]
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
 8002fae:	428c      	cmp	r4, r1
 8002fb0:	bf0d      	iteet	eq
 8002fb2:	6863      	ldreq	r3, [r4, #4]
 8002fb4:	684b      	ldrne	r3, [r1, #4]
 8002fb6:	6063      	strne	r3, [r4, #4]
 8002fb8:	6013      	streq	r3, [r2, #0]
 8002fba:	bf18      	it	ne
 8002fbc:	460c      	movne	r4, r1
 8002fbe:	e7e9      	b.n	8002f94 <_malloc_r+0x64>
 8002fc0:	460c      	mov	r4, r1
 8002fc2:	6849      	ldr	r1, [r1, #4]
 8002fc4:	e7ca      	b.n	8002f5c <_malloc_r+0x2c>
 8002fc6:	1cc4      	adds	r4, r0, #3
 8002fc8:	f024 0403 	bic.w	r4, r4, #3
 8002fcc:	42a0      	cmp	r0, r4
 8002fce:	d005      	beq.n	8002fdc <_malloc_r+0xac>
 8002fd0:	1a21      	subs	r1, r4, r0
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	f000 ff02 	bl	8003ddc <_sbrk_r>
 8002fd8:	3001      	adds	r0, #1
 8002fda:	d0cd      	beq.n	8002f78 <_malloc_r+0x48>
 8002fdc:	6025      	str	r5, [r4, #0]
 8002fde:	e7d9      	b.n	8002f94 <_malloc_r+0x64>
 8002fe0:	bd70      	pop	{r4, r5, r6, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000200 	.word	0x20000200
 8002fe8:	20000204 	.word	0x20000204

08002fec <__cvt>:
 8002fec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ff0:	ec55 4b10 	vmov	r4, r5, d0
 8002ff4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002ff6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002ffa:	2d00      	cmp	r5, #0
 8002ffc:	460e      	mov	r6, r1
 8002ffe:	4691      	mov	r9, r2
 8003000:	4619      	mov	r1, r3
 8003002:	bfb8      	it	lt
 8003004:	4622      	movlt	r2, r4
 8003006:	462b      	mov	r3, r5
 8003008:	f027 0720 	bic.w	r7, r7, #32
 800300c:	bfbb      	ittet	lt
 800300e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003012:	461d      	movlt	r5, r3
 8003014:	2300      	movge	r3, #0
 8003016:	232d      	movlt	r3, #45	; 0x2d
 8003018:	bfb8      	it	lt
 800301a:	4614      	movlt	r4, r2
 800301c:	2f46      	cmp	r7, #70	; 0x46
 800301e:	700b      	strb	r3, [r1, #0]
 8003020:	d004      	beq.n	800302c <__cvt+0x40>
 8003022:	2f45      	cmp	r7, #69	; 0x45
 8003024:	d100      	bne.n	8003028 <__cvt+0x3c>
 8003026:	3601      	adds	r6, #1
 8003028:	2102      	movs	r1, #2
 800302a:	e000      	b.n	800302e <__cvt+0x42>
 800302c:	2103      	movs	r1, #3
 800302e:	ab03      	add	r3, sp, #12
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	ab02      	add	r3, sp, #8
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	4632      	mov	r2, r6
 8003038:	4653      	mov	r3, sl
 800303a:	ec45 4b10 	vmov	d0, r4, r5
 800303e:	f001 feff 	bl	8004e40 <_dtoa_r>
 8003042:	2f47      	cmp	r7, #71	; 0x47
 8003044:	4680      	mov	r8, r0
 8003046:	d102      	bne.n	800304e <__cvt+0x62>
 8003048:	f019 0f01 	tst.w	r9, #1
 800304c:	d026      	beq.n	800309c <__cvt+0xb0>
 800304e:	2f46      	cmp	r7, #70	; 0x46
 8003050:	eb08 0906 	add.w	r9, r8, r6
 8003054:	d111      	bne.n	800307a <__cvt+0x8e>
 8003056:	f898 3000 	ldrb.w	r3, [r8]
 800305a:	2b30      	cmp	r3, #48	; 0x30
 800305c:	d10a      	bne.n	8003074 <__cvt+0x88>
 800305e:	2200      	movs	r2, #0
 8003060:	2300      	movs	r3, #0
 8003062:	4620      	mov	r0, r4
 8003064:	4629      	mov	r1, r5
 8003066:	f7fd fd33 	bl	8000ad0 <__aeabi_dcmpeq>
 800306a:	b918      	cbnz	r0, 8003074 <__cvt+0x88>
 800306c:	f1c6 0601 	rsb	r6, r6, #1
 8003070:	f8ca 6000 	str.w	r6, [sl]
 8003074:	f8da 3000 	ldr.w	r3, [sl]
 8003078:	4499      	add	r9, r3
 800307a:	2200      	movs	r2, #0
 800307c:	2300      	movs	r3, #0
 800307e:	4620      	mov	r0, r4
 8003080:	4629      	mov	r1, r5
 8003082:	f7fd fd25 	bl	8000ad0 <__aeabi_dcmpeq>
 8003086:	b938      	cbnz	r0, 8003098 <__cvt+0xac>
 8003088:	2230      	movs	r2, #48	; 0x30
 800308a:	9b03      	ldr	r3, [sp, #12]
 800308c:	4599      	cmp	r9, r3
 800308e:	d905      	bls.n	800309c <__cvt+0xb0>
 8003090:	1c59      	adds	r1, r3, #1
 8003092:	9103      	str	r1, [sp, #12]
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	e7f8      	b.n	800308a <__cvt+0x9e>
 8003098:	f8cd 900c 	str.w	r9, [sp, #12]
 800309c:	9b03      	ldr	r3, [sp, #12]
 800309e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030a0:	eba3 0308 	sub.w	r3, r3, r8
 80030a4:	4640      	mov	r0, r8
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	b004      	add	sp, #16
 80030aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080030ae <__exponent>:
 80030ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030b0:	4603      	mov	r3, r0
 80030b2:	2900      	cmp	r1, #0
 80030b4:	bfb8      	it	lt
 80030b6:	4249      	neglt	r1, r1
 80030b8:	f803 2b02 	strb.w	r2, [r3], #2
 80030bc:	bfb4      	ite	lt
 80030be:	222d      	movlt	r2, #45	; 0x2d
 80030c0:	222b      	movge	r2, #43	; 0x2b
 80030c2:	2909      	cmp	r1, #9
 80030c4:	7042      	strb	r2, [r0, #1]
 80030c6:	dd20      	ble.n	800310a <__exponent+0x5c>
 80030c8:	f10d 0207 	add.w	r2, sp, #7
 80030cc:	4617      	mov	r7, r2
 80030ce:	260a      	movs	r6, #10
 80030d0:	fb91 f5f6 	sdiv	r5, r1, r6
 80030d4:	fb06 1115 	mls	r1, r6, r5, r1
 80030d8:	3130      	adds	r1, #48	; 0x30
 80030da:	2d09      	cmp	r5, #9
 80030dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80030e0:	f102 34ff 	add.w	r4, r2, #4294967295
 80030e4:	4629      	mov	r1, r5
 80030e6:	dc09      	bgt.n	80030fc <__exponent+0x4e>
 80030e8:	3130      	adds	r1, #48	; 0x30
 80030ea:	3a02      	subs	r2, #2
 80030ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80030f0:	42ba      	cmp	r2, r7
 80030f2:	461c      	mov	r4, r3
 80030f4:	d304      	bcc.n	8003100 <__exponent+0x52>
 80030f6:	1a20      	subs	r0, r4, r0
 80030f8:	b003      	add	sp, #12
 80030fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fc:	4622      	mov	r2, r4
 80030fe:	e7e7      	b.n	80030d0 <__exponent+0x22>
 8003100:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003104:	f803 1b01 	strb.w	r1, [r3], #1
 8003108:	e7f2      	b.n	80030f0 <__exponent+0x42>
 800310a:	2230      	movs	r2, #48	; 0x30
 800310c:	461c      	mov	r4, r3
 800310e:	4411      	add	r1, r2
 8003110:	f804 2b02 	strb.w	r2, [r4], #2
 8003114:	7059      	strb	r1, [r3, #1]
 8003116:	e7ee      	b.n	80030f6 <__exponent+0x48>

08003118 <_printf_float>:
 8003118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800311c:	b08d      	sub	sp, #52	; 0x34
 800311e:	460c      	mov	r4, r1
 8003120:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003124:	4616      	mov	r6, r2
 8003126:	461f      	mov	r7, r3
 8003128:	4605      	mov	r5, r0
 800312a:	f003 f923 	bl	8006374 <_localeconv_r>
 800312e:	6803      	ldr	r3, [r0, #0]
 8003130:	9304      	str	r3, [sp, #16]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd f854 	bl	80001e0 <strlen>
 8003138:	2300      	movs	r3, #0
 800313a:	930a      	str	r3, [sp, #40]	; 0x28
 800313c:	f8d8 3000 	ldr.w	r3, [r8]
 8003140:	9005      	str	r0, [sp, #20]
 8003142:	3307      	adds	r3, #7
 8003144:	f023 0307 	bic.w	r3, r3, #7
 8003148:	f103 0208 	add.w	r2, r3, #8
 800314c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003150:	f8d4 b000 	ldr.w	fp, [r4]
 8003154:	f8c8 2000 	str.w	r2, [r8]
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003160:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003164:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003168:	9307      	str	r3, [sp, #28]
 800316a:	f8cd 8018 	str.w	r8, [sp, #24]
 800316e:	f04f 32ff 	mov.w	r2, #4294967295
 8003172:	4ba5      	ldr	r3, [pc, #660]	; (8003408 <_printf_float+0x2f0>)
 8003174:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003178:	f7fd fcdc 	bl	8000b34 <__aeabi_dcmpun>
 800317c:	2800      	cmp	r0, #0
 800317e:	f040 81fb 	bne.w	8003578 <_printf_float+0x460>
 8003182:	f04f 32ff 	mov.w	r2, #4294967295
 8003186:	4ba0      	ldr	r3, [pc, #640]	; (8003408 <_printf_float+0x2f0>)
 8003188:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800318c:	f7fd fcb4 	bl	8000af8 <__aeabi_dcmple>
 8003190:	2800      	cmp	r0, #0
 8003192:	f040 81f1 	bne.w	8003578 <_printf_float+0x460>
 8003196:	2200      	movs	r2, #0
 8003198:	2300      	movs	r3, #0
 800319a:	4640      	mov	r0, r8
 800319c:	4649      	mov	r1, r9
 800319e:	f7fd fca1 	bl	8000ae4 <__aeabi_dcmplt>
 80031a2:	b110      	cbz	r0, 80031aa <_printf_float+0x92>
 80031a4:	232d      	movs	r3, #45	; 0x2d
 80031a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031aa:	4b98      	ldr	r3, [pc, #608]	; (800340c <_printf_float+0x2f4>)
 80031ac:	4a98      	ldr	r2, [pc, #608]	; (8003410 <_printf_float+0x2f8>)
 80031ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80031b2:	bf8c      	ite	hi
 80031b4:	4690      	movhi	r8, r2
 80031b6:	4698      	movls	r8, r3
 80031b8:	2303      	movs	r3, #3
 80031ba:	f02b 0204 	bic.w	r2, fp, #4
 80031be:	6123      	str	r3, [r4, #16]
 80031c0:	6022      	str	r2, [r4, #0]
 80031c2:	f04f 0900 	mov.w	r9, #0
 80031c6:	9700      	str	r7, [sp, #0]
 80031c8:	4633      	mov	r3, r6
 80031ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80031cc:	4621      	mov	r1, r4
 80031ce:	4628      	mov	r0, r5
 80031d0:	f000 f9e2 	bl	8003598 <_printf_common>
 80031d4:	3001      	adds	r0, #1
 80031d6:	f040 8093 	bne.w	8003300 <_printf_float+0x1e8>
 80031da:	f04f 30ff 	mov.w	r0, #4294967295
 80031de:	b00d      	add	sp, #52	; 0x34
 80031e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031e4:	6861      	ldr	r1, [r4, #4]
 80031e6:	1c4b      	adds	r3, r1, #1
 80031e8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80031ec:	d13f      	bne.n	800326e <_printf_float+0x156>
 80031ee:	2306      	movs	r3, #6
 80031f0:	6063      	str	r3, [r4, #4]
 80031f2:	2300      	movs	r3, #0
 80031f4:	9303      	str	r3, [sp, #12]
 80031f6:	ab0a      	add	r3, sp, #40	; 0x28
 80031f8:	9302      	str	r3, [sp, #8]
 80031fa:	ab09      	add	r3, sp, #36	; 0x24
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	ec49 8b10 	vmov	d0, r8, r9
 8003202:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003206:	6022      	str	r2, [r4, #0]
 8003208:	f8cd a004 	str.w	sl, [sp, #4]
 800320c:	6861      	ldr	r1, [r4, #4]
 800320e:	4628      	mov	r0, r5
 8003210:	f7ff feec 	bl	8002fec <__cvt>
 8003214:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003218:	2b47      	cmp	r3, #71	; 0x47
 800321a:	4680      	mov	r8, r0
 800321c:	d109      	bne.n	8003232 <_printf_float+0x11a>
 800321e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003220:	1cd8      	adds	r0, r3, #3
 8003222:	db02      	blt.n	800322a <_printf_float+0x112>
 8003224:	6862      	ldr	r2, [r4, #4]
 8003226:	4293      	cmp	r3, r2
 8003228:	dd57      	ble.n	80032da <_printf_float+0x1c2>
 800322a:	f1aa 0a02 	sub.w	sl, sl, #2
 800322e:	fa5f fa8a 	uxtb.w	sl, sl
 8003232:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003236:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003238:	d834      	bhi.n	80032a4 <_printf_float+0x18c>
 800323a:	3901      	subs	r1, #1
 800323c:	4652      	mov	r2, sl
 800323e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003242:	9109      	str	r1, [sp, #36]	; 0x24
 8003244:	f7ff ff33 	bl	80030ae <__exponent>
 8003248:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800324a:	1883      	adds	r3, r0, r2
 800324c:	2a01      	cmp	r2, #1
 800324e:	4681      	mov	r9, r0
 8003250:	6123      	str	r3, [r4, #16]
 8003252:	dc02      	bgt.n	800325a <_printf_float+0x142>
 8003254:	6822      	ldr	r2, [r4, #0]
 8003256:	07d1      	lsls	r1, r2, #31
 8003258:	d501      	bpl.n	800325e <_printf_float+0x146>
 800325a:	3301      	adds	r3, #1
 800325c:	6123      	str	r3, [r4, #16]
 800325e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0af      	beq.n	80031c6 <_printf_float+0xae>
 8003266:	232d      	movs	r3, #45	; 0x2d
 8003268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800326c:	e7ab      	b.n	80031c6 <_printf_float+0xae>
 800326e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003272:	d002      	beq.n	800327a <_printf_float+0x162>
 8003274:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003278:	d1bb      	bne.n	80031f2 <_printf_float+0xda>
 800327a:	b189      	cbz	r1, 80032a0 <_printf_float+0x188>
 800327c:	2300      	movs	r3, #0
 800327e:	9303      	str	r3, [sp, #12]
 8003280:	ab0a      	add	r3, sp, #40	; 0x28
 8003282:	9302      	str	r3, [sp, #8]
 8003284:	ab09      	add	r3, sp, #36	; 0x24
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	ec49 8b10 	vmov	d0, r8, r9
 800328c:	6022      	str	r2, [r4, #0]
 800328e:	f8cd a004 	str.w	sl, [sp, #4]
 8003292:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003296:	4628      	mov	r0, r5
 8003298:	f7ff fea8 	bl	8002fec <__cvt>
 800329c:	4680      	mov	r8, r0
 800329e:	e7be      	b.n	800321e <_printf_float+0x106>
 80032a0:	2301      	movs	r3, #1
 80032a2:	e7a5      	b.n	80031f0 <_printf_float+0xd8>
 80032a4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80032a8:	d119      	bne.n	80032de <_printf_float+0x1c6>
 80032aa:	2900      	cmp	r1, #0
 80032ac:	6863      	ldr	r3, [r4, #4]
 80032ae:	dd0c      	ble.n	80032ca <_printf_float+0x1b2>
 80032b0:	6121      	str	r1, [r4, #16]
 80032b2:	b913      	cbnz	r3, 80032ba <_printf_float+0x1a2>
 80032b4:	6822      	ldr	r2, [r4, #0]
 80032b6:	07d2      	lsls	r2, r2, #31
 80032b8:	d502      	bpl.n	80032c0 <_printf_float+0x1a8>
 80032ba:	3301      	adds	r3, #1
 80032bc:	440b      	add	r3, r1
 80032be:	6123      	str	r3, [r4, #16]
 80032c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032c2:	65a3      	str	r3, [r4, #88]	; 0x58
 80032c4:	f04f 0900 	mov.w	r9, #0
 80032c8:	e7c9      	b.n	800325e <_printf_float+0x146>
 80032ca:	b913      	cbnz	r3, 80032d2 <_printf_float+0x1ba>
 80032cc:	6822      	ldr	r2, [r4, #0]
 80032ce:	07d0      	lsls	r0, r2, #31
 80032d0:	d501      	bpl.n	80032d6 <_printf_float+0x1be>
 80032d2:	3302      	adds	r3, #2
 80032d4:	e7f3      	b.n	80032be <_printf_float+0x1a6>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e7f1      	b.n	80032be <_printf_float+0x1a6>
 80032da:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80032de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032e2:	4293      	cmp	r3, r2
 80032e4:	db05      	blt.n	80032f2 <_printf_float+0x1da>
 80032e6:	6822      	ldr	r2, [r4, #0]
 80032e8:	6123      	str	r3, [r4, #16]
 80032ea:	07d1      	lsls	r1, r2, #31
 80032ec:	d5e8      	bpl.n	80032c0 <_printf_float+0x1a8>
 80032ee:	3301      	adds	r3, #1
 80032f0:	e7e5      	b.n	80032be <_printf_float+0x1a6>
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	bfd4      	ite	le
 80032f6:	f1c3 0302 	rsble	r3, r3, #2
 80032fa:	2301      	movgt	r3, #1
 80032fc:	4413      	add	r3, r2
 80032fe:	e7de      	b.n	80032be <_printf_float+0x1a6>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	055a      	lsls	r2, r3, #21
 8003304:	d407      	bmi.n	8003316 <_printf_float+0x1fe>
 8003306:	6923      	ldr	r3, [r4, #16]
 8003308:	4642      	mov	r2, r8
 800330a:	4631      	mov	r1, r6
 800330c:	4628      	mov	r0, r5
 800330e:	47b8      	blx	r7
 8003310:	3001      	adds	r0, #1
 8003312:	d12b      	bne.n	800336c <_printf_float+0x254>
 8003314:	e761      	b.n	80031da <_printf_float+0xc2>
 8003316:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800331a:	f240 80e2 	bls.w	80034e2 <_printf_float+0x3ca>
 800331e:	2200      	movs	r2, #0
 8003320:	2300      	movs	r3, #0
 8003322:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003326:	f7fd fbd3 	bl	8000ad0 <__aeabi_dcmpeq>
 800332a:	2800      	cmp	r0, #0
 800332c:	d03c      	beq.n	80033a8 <_printf_float+0x290>
 800332e:	2301      	movs	r3, #1
 8003330:	4a38      	ldr	r2, [pc, #224]	; (8003414 <_printf_float+0x2fc>)
 8003332:	4631      	mov	r1, r6
 8003334:	4628      	mov	r0, r5
 8003336:	47b8      	blx	r7
 8003338:	3001      	adds	r0, #1
 800333a:	f43f af4e 	beq.w	80031da <_printf_float+0xc2>
 800333e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003340:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003342:	429a      	cmp	r2, r3
 8003344:	db02      	blt.n	800334c <_printf_float+0x234>
 8003346:	6823      	ldr	r3, [r4, #0]
 8003348:	07d8      	lsls	r0, r3, #31
 800334a:	d50f      	bpl.n	800336c <_printf_float+0x254>
 800334c:	9b05      	ldr	r3, [sp, #20]
 800334e:	9a04      	ldr	r2, [sp, #16]
 8003350:	4631      	mov	r1, r6
 8003352:	4628      	mov	r0, r5
 8003354:	47b8      	blx	r7
 8003356:	3001      	adds	r0, #1
 8003358:	f43f af3f 	beq.w	80031da <_printf_float+0xc2>
 800335c:	f04f 0800 	mov.w	r8, #0
 8003360:	f104 091a 	add.w	r9, r4, #26
 8003364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003366:	3b01      	subs	r3, #1
 8003368:	4598      	cmp	r8, r3
 800336a:	db12      	blt.n	8003392 <_printf_float+0x27a>
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	079b      	lsls	r3, r3, #30
 8003370:	d509      	bpl.n	8003386 <_printf_float+0x26e>
 8003372:	f04f 0800 	mov.w	r8, #0
 8003376:	f104 0919 	add.w	r9, r4, #25
 800337a:	68e3      	ldr	r3, [r4, #12]
 800337c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	4598      	cmp	r8, r3
 8003382:	f2c0 80ee 	blt.w	8003562 <_printf_float+0x44a>
 8003386:	68e0      	ldr	r0, [r4, #12]
 8003388:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800338a:	4298      	cmp	r0, r3
 800338c:	bfb8      	it	lt
 800338e:	4618      	movlt	r0, r3
 8003390:	e725      	b.n	80031de <_printf_float+0xc6>
 8003392:	2301      	movs	r3, #1
 8003394:	464a      	mov	r2, r9
 8003396:	4631      	mov	r1, r6
 8003398:	4628      	mov	r0, r5
 800339a:	47b8      	blx	r7
 800339c:	3001      	adds	r0, #1
 800339e:	f43f af1c 	beq.w	80031da <_printf_float+0xc2>
 80033a2:	f108 0801 	add.w	r8, r8, #1
 80033a6:	e7dd      	b.n	8003364 <_printf_float+0x24c>
 80033a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	dc34      	bgt.n	8003418 <_printf_float+0x300>
 80033ae:	2301      	movs	r3, #1
 80033b0:	4a18      	ldr	r2, [pc, #96]	; (8003414 <_printf_float+0x2fc>)
 80033b2:	4631      	mov	r1, r6
 80033b4:	4628      	mov	r0, r5
 80033b6:	47b8      	blx	r7
 80033b8:	3001      	adds	r0, #1
 80033ba:	f43f af0e 	beq.w	80031da <_printf_float+0xc2>
 80033be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033c0:	b923      	cbnz	r3, 80033cc <_printf_float+0x2b4>
 80033c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033c4:	b913      	cbnz	r3, 80033cc <_printf_float+0x2b4>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	07d9      	lsls	r1, r3, #31
 80033ca:	d5cf      	bpl.n	800336c <_printf_float+0x254>
 80033cc:	9b05      	ldr	r3, [sp, #20]
 80033ce:	9a04      	ldr	r2, [sp, #16]
 80033d0:	4631      	mov	r1, r6
 80033d2:	4628      	mov	r0, r5
 80033d4:	47b8      	blx	r7
 80033d6:	3001      	adds	r0, #1
 80033d8:	f43f aeff 	beq.w	80031da <_printf_float+0xc2>
 80033dc:	f04f 0900 	mov.w	r9, #0
 80033e0:	f104 0a1a 	add.w	sl, r4, #26
 80033e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033e6:	425b      	negs	r3, r3
 80033e8:	4599      	cmp	r9, r3
 80033ea:	db01      	blt.n	80033f0 <_printf_float+0x2d8>
 80033ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033ee:	e78b      	b.n	8003308 <_printf_float+0x1f0>
 80033f0:	2301      	movs	r3, #1
 80033f2:	4652      	mov	r2, sl
 80033f4:	4631      	mov	r1, r6
 80033f6:	4628      	mov	r0, r5
 80033f8:	47b8      	blx	r7
 80033fa:	3001      	adds	r0, #1
 80033fc:	f43f aeed 	beq.w	80031da <_printf_float+0xc2>
 8003400:	f109 0901 	add.w	r9, r9, #1
 8003404:	e7ee      	b.n	80033e4 <_printf_float+0x2cc>
 8003406:	bf00      	nop
 8003408:	7fefffff 	.word	0x7fefffff
 800340c:	08007714 	.word	0x08007714
 8003410:	08007718 	.word	0x08007718
 8003414:	08007724 	.word	0x08007724
 8003418:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800341a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800341c:	429a      	cmp	r2, r3
 800341e:	bfa8      	it	ge
 8003420:	461a      	movge	r2, r3
 8003422:	2a00      	cmp	r2, #0
 8003424:	4691      	mov	r9, r2
 8003426:	dc38      	bgt.n	800349a <_printf_float+0x382>
 8003428:	f104 031a 	add.w	r3, r4, #26
 800342c:	f04f 0b00 	mov.w	fp, #0
 8003430:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003434:	9306      	str	r3, [sp, #24]
 8003436:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800343a:	ebaa 0309 	sub.w	r3, sl, r9
 800343e:	459b      	cmp	fp, r3
 8003440:	db33      	blt.n	80034aa <_printf_float+0x392>
 8003442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003446:	429a      	cmp	r2, r3
 8003448:	db3a      	blt.n	80034c0 <_printf_float+0x3a8>
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	07da      	lsls	r2, r3, #31
 800344e:	d437      	bmi.n	80034c0 <_printf_float+0x3a8>
 8003450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003452:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003454:	eba3 020a 	sub.w	r2, r3, sl
 8003458:	eba3 0901 	sub.w	r9, r3, r1
 800345c:	4591      	cmp	r9, r2
 800345e:	bfa8      	it	ge
 8003460:	4691      	movge	r9, r2
 8003462:	f1b9 0f00 	cmp.w	r9, #0
 8003466:	dc33      	bgt.n	80034d0 <_printf_float+0x3b8>
 8003468:	f04f 0800 	mov.w	r8, #0
 800346c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003470:	f104 0a1a 	add.w	sl, r4, #26
 8003474:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003478:	1a9b      	subs	r3, r3, r2
 800347a:	eba3 0309 	sub.w	r3, r3, r9
 800347e:	4598      	cmp	r8, r3
 8003480:	f6bf af74 	bge.w	800336c <_printf_float+0x254>
 8003484:	2301      	movs	r3, #1
 8003486:	4652      	mov	r2, sl
 8003488:	4631      	mov	r1, r6
 800348a:	4628      	mov	r0, r5
 800348c:	47b8      	blx	r7
 800348e:	3001      	adds	r0, #1
 8003490:	f43f aea3 	beq.w	80031da <_printf_float+0xc2>
 8003494:	f108 0801 	add.w	r8, r8, #1
 8003498:	e7ec      	b.n	8003474 <_printf_float+0x35c>
 800349a:	4613      	mov	r3, r2
 800349c:	4631      	mov	r1, r6
 800349e:	4642      	mov	r2, r8
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b8      	blx	r7
 80034a4:	3001      	adds	r0, #1
 80034a6:	d1bf      	bne.n	8003428 <_printf_float+0x310>
 80034a8:	e697      	b.n	80031da <_printf_float+0xc2>
 80034aa:	2301      	movs	r3, #1
 80034ac:	9a06      	ldr	r2, [sp, #24]
 80034ae:	4631      	mov	r1, r6
 80034b0:	4628      	mov	r0, r5
 80034b2:	47b8      	blx	r7
 80034b4:	3001      	adds	r0, #1
 80034b6:	f43f ae90 	beq.w	80031da <_printf_float+0xc2>
 80034ba:	f10b 0b01 	add.w	fp, fp, #1
 80034be:	e7ba      	b.n	8003436 <_printf_float+0x31e>
 80034c0:	9b05      	ldr	r3, [sp, #20]
 80034c2:	9a04      	ldr	r2, [sp, #16]
 80034c4:	4631      	mov	r1, r6
 80034c6:	4628      	mov	r0, r5
 80034c8:	47b8      	blx	r7
 80034ca:	3001      	adds	r0, #1
 80034cc:	d1c0      	bne.n	8003450 <_printf_float+0x338>
 80034ce:	e684      	b.n	80031da <_printf_float+0xc2>
 80034d0:	464b      	mov	r3, r9
 80034d2:	eb08 020a 	add.w	r2, r8, sl
 80034d6:	4631      	mov	r1, r6
 80034d8:	4628      	mov	r0, r5
 80034da:	47b8      	blx	r7
 80034dc:	3001      	adds	r0, #1
 80034de:	d1c3      	bne.n	8003468 <_printf_float+0x350>
 80034e0:	e67b      	b.n	80031da <_printf_float+0xc2>
 80034e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034e4:	2a01      	cmp	r2, #1
 80034e6:	dc01      	bgt.n	80034ec <_printf_float+0x3d4>
 80034e8:	07db      	lsls	r3, r3, #31
 80034ea:	d537      	bpl.n	800355c <_printf_float+0x444>
 80034ec:	2301      	movs	r3, #1
 80034ee:	4642      	mov	r2, r8
 80034f0:	4631      	mov	r1, r6
 80034f2:	4628      	mov	r0, r5
 80034f4:	47b8      	blx	r7
 80034f6:	3001      	adds	r0, #1
 80034f8:	f43f ae6f 	beq.w	80031da <_printf_float+0xc2>
 80034fc:	9b05      	ldr	r3, [sp, #20]
 80034fe:	9a04      	ldr	r2, [sp, #16]
 8003500:	4631      	mov	r1, r6
 8003502:	4628      	mov	r0, r5
 8003504:	47b8      	blx	r7
 8003506:	3001      	adds	r0, #1
 8003508:	f43f ae67 	beq.w	80031da <_printf_float+0xc2>
 800350c:	2200      	movs	r2, #0
 800350e:	2300      	movs	r3, #0
 8003510:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003514:	f7fd fadc 	bl	8000ad0 <__aeabi_dcmpeq>
 8003518:	b158      	cbz	r0, 8003532 <_printf_float+0x41a>
 800351a:	f04f 0800 	mov.w	r8, #0
 800351e:	f104 0a1a 	add.w	sl, r4, #26
 8003522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003524:	3b01      	subs	r3, #1
 8003526:	4598      	cmp	r8, r3
 8003528:	db0d      	blt.n	8003546 <_printf_float+0x42e>
 800352a:	464b      	mov	r3, r9
 800352c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003530:	e6eb      	b.n	800330a <_printf_float+0x1f2>
 8003532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003534:	f108 0201 	add.w	r2, r8, #1
 8003538:	3b01      	subs	r3, #1
 800353a:	4631      	mov	r1, r6
 800353c:	4628      	mov	r0, r5
 800353e:	47b8      	blx	r7
 8003540:	3001      	adds	r0, #1
 8003542:	d1f2      	bne.n	800352a <_printf_float+0x412>
 8003544:	e649      	b.n	80031da <_printf_float+0xc2>
 8003546:	2301      	movs	r3, #1
 8003548:	4652      	mov	r2, sl
 800354a:	4631      	mov	r1, r6
 800354c:	4628      	mov	r0, r5
 800354e:	47b8      	blx	r7
 8003550:	3001      	adds	r0, #1
 8003552:	f43f ae42 	beq.w	80031da <_printf_float+0xc2>
 8003556:	f108 0801 	add.w	r8, r8, #1
 800355a:	e7e2      	b.n	8003522 <_printf_float+0x40a>
 800355c:	2301      	movs	r3, #1
 800355e:	4642      	mov	r2, r8
 8003560:	e7eb      	b.n	800353a <_printf_float+0x422>
 8003562:	2301      	movs	r3, #1
 8003564:	464a      	mov	r2, r9
 8003566:	4631      	mov	r1, r6
 8003568:	4628      	mov	r0, r5
 800356a:	47b8      	blx	r7
 800356c:	3001      	adds	r0, #1
 800356e:	f43f ae34 	beq.w	80031da <_printf_float+0xc2>
 8003572:	f108 0801 	add.w	r8, r8, #1
 8003576:	e700      	b.n	800337a <_printf_float+0x262>
 8003578:	4642      	mov	r2, r8
 800357a:	464b      	mov	r3, r9
 800357c:	4640      	mov	r0, r8
 800357e:	4649      	mov	r1, r9
 8003580:	f7fd fad8 	bl	8000b34 <__aeabi_dcmpun>
 8003584:	2800      	cmp	r0, #0
 8003586:	f43f ae2d 	beq.w	80031e4 <_printf_float+0xcc>
 800358a:	4b01      	ldr	r3, [pc, #4]	; (8003590 <_printf_float+0x478>)
 800358c:	4a01      	ldr	r2, [pc, #4]	; (8003594 <_printf_float+0x47c>)
 800358e:	e60e      	b.n	80031ae <_printf_float+0x96>
 8003590:	0800771c 	.word	0x0800771c
 8003594:	08007720 	.word	0x08007720

08003598 <_printf_common>:
 8003598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800359c:	4691      	mov	r9, r2
 800359e:	461f      	mov	r7, r3
 80035a0:	688a      	ldr	r2, [r1, #8]
 80035a2:	690b      	ldr	r3, [r1, #16]
 80035a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035a8:	4293      	cmp	r3, r2
 80035aa:	bfb8      	it	lt
 80035ac:	4613      	movlt	r3, r2
 80035ae:	f8c9 3000 	str.w	r3, [r9]
 80035b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035b6:	4606      	mov	r6, r0
 80035b8:	460c      	mov	r4, r1
 80035ba:	b112      	cbz	r2, 80035c2 <_printf_common+0x2a>
 80035bc:	3301      	adds	r3, #1
 80035be:	f8c9 3000 	str.w	r3, [r9]
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	0699      	lsls	r1, r3, #26
 80035c6:	bf42      	ittt	mi
 80035c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80035cc:	3302      	addmi	r3, #2
 80035ce:	f8c9 3000 	strmi.w	r3, [r9]
 80035d2:	6825      	ldr	r5, [r4, #0]
 80035d4:	f015 0506 	ands.w	r5, r5, #6
 80035d8:	d107      	bne.n	80035ea <_printf_common+0x52>
 80035da:	f104 0a19 	add.w	sl, r4, #25
 80035de:	68e3      	ldr	r3, [r4, #12]
 80035e0:	f8d9 2000 	ldr.w	r2, [r9]
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	429d      	cmp	r5, r3
 80035e8:	db29      	blt.n	800363e <_printf_common+0xa6>
 80035ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80035ee:	6822      	ldr	r2, [r4, #0]
 80035f0:	3300      	adds	r3, #0
 80035f2:	bf18      	it	ne
 80035f4:	2301      	movne	r3, #1
 80035f6:	0692      	lsls	r2, r2, #26
 80035f8:	d42e      	bmi.n	8003658 <_printf_common+0xc0>
 80035fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035fe:	4639      	mov	r1, r7
 8003600:	4630      	mov	r0, r6
 8003602:	47c0      	blx	r8
 8003604:	3001      	adds	r0, #1
 8003606:	d021      	beq.n	800364c <_printf_common+0xb4>
 8003608:	6823      	ldr	r3, [r4, #0]
 800360a:	68e5      	ldr	r5, [r4, #12]
 800360c:	f8d9 2000 	ldr.w	r2, [r9]
 8003610:	f003 0306 	and.w	r3, r3, #6
 8003614:	2b04      	cmp	r3, #4
 8003616:	bf08      	it	eq
 8003618:	1aad      	subeq	r5, r5, r2
 800361a:	68a3      	ldr	r3, [r4, #8]
 800361c:	6922      	ldr	r2, [r4, #16]
 800361e:	bf0c      	ite	eq
 8003620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003624:	2500      	movne	r5, #0
 8003626:	4293      	cmp	r3, r2
 8003628:	bfc4      	itt	gt
 800362a:	1a9b      	subgt	r3, r3, r2
 800362c:	18ed      	addgt	r5, r5, r3
 800362e:	f04f 0900 	mov.w	r9, #0
 8003632:	341a      	adds	r4, #26
 8003634:	454d      	cmp	r5, r9
 8003636:	d11b      	bne.n	8003670 <_printf_common+0xd8>
 8003638:	2000      	movs	r0, #0
 800363a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363e:	2301      	movs	r3, #1
 8003640:	4652      	mov	r2, sl
 8003642:	4639      	mov	r1, r7
 8003644:	4630      	mov	r0, r6
 8003646:	47c0      	blx	r8
 8003648:	3001      	adds	r0, #1
 800364a:	d103      	bne.n	8003654 <_printf_common+0xbc>
 800364c:	f04f 30ff 	mov.w	r0, #4294967295
 8003650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003654:	3501      	adds	r5, #1
 8003656:	e7c2      	b.n	80035de <_printf_common+0x46>
 8003658:	18e1      	adds	r1, r4, r3
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	2030      	movs	r0, #48	; 0x30
 800365e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003662:	4422      	add	r2, r4
 8003664:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003668:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800366c:	3302      	adds	r3, #2
 800366e:	e7c4      	b.n	80035fa <_printf_common+0x62>
 8003670:	2301      	movs	r3, #1
 8003672:	4622      	mov	r2, r4
 8003674:	4639      	mov	r1, r7
 8003676:	4630      	mov	r0, r6
 8003678:	47c0      	blx	r8
 800367a:	3001      	adds	r0, #1
 800367c:	d0e6      	beq.n	800364c <_printf_common+0xb4>
 800367e:	f109 0901 	add.w	r9, r9, #1
 8003682:	e7d7      	b.n	8003634 <_printf_common+0x9c>

08003684 <_printf_i>:
 8003684:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003688:	4617      	mov	r7, r2
 800368a:	7e0a      	ldrb	r2, [r1, #24]
 800368c:	b085      	sub	sp, #20
 800368e:	2a6e      	cmp	r2, #110	; 0x6e
 8003690:	4698      	mov	r8, r3
 8003692:	4606      	mov	r6, r0
 8003694:	460c      	mov	r4, r1
 8003696:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003698:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800369c:	f000 80bc 	beq.w	8003818 <_printf_i+0x194>
 80036a0:	d81a      	bhi.n	80036d8 <_printf_i+0x54>
 80036a2:	2a63      	cmp	r2, #99	; 0x63
 80036a4:	d02e      	beq.n	8003704 <_printf_i+0x80>
 80036a6:	d80a      	bhi.n	80036be <_printf_i+0x3a>
 80036a8:	2a00      	cmp	r2, #0
 80036aa:	f000 80c8 	beq.w	800383e <_printf_i+0x1ba>
 80036ae:	2a58      	cmp	r2, #88	; 0x58
 80036b0:	f000 808a 	beq.w	80037c8 <_printf_i+0x144>
 80036b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036b8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80036bc:	e02a      	b.n	8003714 <_printf_i+0x90>
 80036be:	2a64      	cmp	r2, #100	; 0x64
 80036c0:	d001      	beq.n	80036c6 <_printf_i+0x42>
 80036c2:	2a69      	cmp	r2, #105	; 0x69
 80036c4:	d1f6      	bne.n	80036b4 <_printf_i+0x30>
 80036c6:	6821      	ldr	r1, [r4, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	f011 0f80 	tst.w	r1, #128	; 0x80
 80036ce:	d023      	beq.n	8003718 <_printf_i+0x94>
 80036d0:	1d11      	adds	r1, r2, #4
 80036d2:	6019      	str	r1, [r3, #0]
 80036d4:	6813      	ldr	r3, [r2, #0]
 80036d6:	e027      	b.n	8003728 <_printf_i+0xa4>
 80036d8:	2a73      	cmp	r2, #115	; 0x73
 80036da:	f000 80b4 	beq.w	8003846 <_printf_i+0x1c2>
 80036de:	d808      	bhi.n	80036f2 <_printf_i+0x6e>
 80036e0:	2a6f      	cmp	r2, #111	; 0x6f
 80036e2:	d02a      	beq.n	800373a <_printf_i+0xb6>
 80036e4:	2a70      	cmp	r2, #112	; 0x70
 80036e6:	d1e5      	bne.n	80036b4 <_printf_i+0x30>
 80036e8:	680a      	ldr	r2, [r1, #0]
 80036ea:	f042 0220 	orr.w	r2, r2, #32
 80036ee:	600a      	str	r2, [r1, #0]
 80036f0:	e003      	b.n	80036fa <_printf_i+0x76>
 80036f2:	2a75      	cmp	r2, #117	; 0x75
 80036f4:	d021      	beq.n	800373a <_printf_i+0xb6>
 80036f6:	2a78      	cmp	r2, #120	; 0x78
 80036f8:	d1dc      	bne.n	80036b4 <_printf_i+0x30>
 80036fa:	2278      	movs	r2, #120	; 0x78
 80036fc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003700:	496e      	ldr	r1, [pc, #440]	; (80038bc <_printf_i+0x238>)
 8003702:	e064      	b.n	80037ce <_printf_i+0x14a>
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800370a:	1d11      	adds	r1, r2, #4
 800370c:	6019      	str	r1, [r3, #0]
 800370e:	6813      	ldr	r3, [r2, #0]
 8003710:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003714:	2301      	movs	r3, #1
 8003716:	e0a3      	b.n	8003860 <_printf_i+0x1dc>
 8003718:	f011 0f40 	tst.w	r1, #64	; 0x40
 800371c:	f102 0104 	add.w	r1, r2, #4
 8003720:	6019      	str	r1, [r3, #0]
 8003722:	d0d7      	beq.n	80036d4 <_printf_i+0x50>
 8003724:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003728:	2b00      	cmp	r3, #0
 800372a:	da03      	bge.n	8003734 <_printf_i+0xb0>
 800372c:	222d      	movs	r2, #45	; 0x2d
 800372e:	425b      	negs	r3, r3
 8003730:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003734:	4962      	ldr	r1, [pc, #392]	; (80038c0 <_printf_i+0x23c>)
 8003736:	220a      	movs	r2, #10
 8003738:	e017      	b.n	800376a <_printf_i+0xe6>
 800373a:	6820      	ldr	r0, [r4, #0]
 800373c:	6819      	ldr	r1, [r3, #0]
 800373e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003742:	d003      	beq.n	800374c <_printf_i+0xc8>
 8003744:	1d08      	adds	r0, r1, #4
 8003746:	6018      	str	r0, [r3, #0]
 8003748:	680b      	ldr	r3, [r1, #0]
 800374a:	e006      	b.n	800375a <_printf_i+0xd6>
 800374c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003750:	f101 0004 	add.w	r0, r1, #4
 8003754:	6018      	str	r0, [r3, #0]
 8003756:	d0f7      	beq.n	8003748 <_printf_i+0xc4>
 8003758:	880b      	ldrh	r3, [r1, #0]
 800375a:	4959      	ldr	r1, [pc, #356]	; (80038c0 <_printf_i+0x23c>)
 800375c:	2a6f      	cmp	r2, #111	; 0x6f
 800375e:	bf14      	ite	ne
 8003760:	220a      	movne	r2, #10
 8003762:	2208      	moveq	r2, #8
 8003764:	2000      	movs	r0, #0
 8003766:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800376a:	6865      	ldr	r5, [r4, #4]
 800376c:	60a5      	str	r5, [r4, #8]
 800376e:	2d00      	cmp	r5, #0
 8003770:	f2c0 809c 	blt.w	80038ac <_printf_i+0x228>
 8003774:	6820      	ldr	r0, [r4, #0]
 8003776:	f020 0004 	bic.w	r0, r0, #4
 800377a:	6020      	str	r0, [r4, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d13f      	bne.n	8003800 <_printf_i+0x17c>
 8003780:	2d00      	cmp	r5, #0
 8003782:	f040 8095 	bne.w	80038b0 <_printf_i+0x22c>
 8003786:	4675      	mov	r5, lr
 8003788:	2a08      	cmp	r2, #8
 800378a:	d10b      	bne.n	80037a4 <_printf_i+0x120>
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	07da      	lsls	r2, r3, #31
 8003790:	d508      	bpl.n	80037a4 <_printf_i+0x120>
 8003792:	6923      	ldr	r3, [r4, #16]
 8003794:	6862      	ldr	r2, [r4, #4]
 8003796:	429a      	cmp	r2, r3
 8003798:	bfde      	ittt	le
 800379a:	2330      	movle	r3, #48	; 0x30
 800379c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80037a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80037a4:	ebae 0305 	sub.w	r3, lr, r5
 80037a8:	6123      	str	r3, [r4, #16]
 80037aa:	f8cd 8000 	str.w	r8, [sp]
 80037ae:	463b      	mov	r3, r7
 80037b0:	aa03      	add	r2, sp, #12
 80037b2:	4621      	mov	r1, r4
 80037b4:	4630      	mov	r0, r6
 80037b6:	f7ff feef 	bl	8003598 <_printf_common>
 80037ba:	3001      	adds	r0, #1
 80037bc:	d155      	bne.n	800386a <_printf_i+0x1e6>
 80037be:	f04f 30ff 	mov.w	r0, #4294967295
 80037c2:	b005      	add	sp, #20
 80037c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037c8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80037cc:	493c      	ldr	r1, [pc, #240]	; (80038c0 <_printf_i+0x23c>)
 80037ce:	6822      	ldr	r2, [r4, #0]
 80037d0:	6818      	ldr	r0, [r3, #0]
 80037d2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80037d6:	f100 0504 	add.w	r5, r0, #4
 80037da:	601d      	str	r5, [r3, #0]
 80037dc:	d001      	beq.n	80037e2 <_printf_i+0x15e>
 80037de:	6803      	ldr	r3, [r0, #0]
 80037e0:	e002      	b.n	80037e8 <_printf_i+0x164>
 80037e2:	0655      	lsls	r5, r2, #25
 80037e4:	d5fb      	bpl.n	80037de <_printf_i+0x15a>
 80037e6:	8803      	ldrh	r3, [r0, #0]
 80037e8:	07d0      	lsls	r0, r2, #31
 80037ea:	bf44      	itt	mi
 80037ec:	f042 0220 	orrmi.w	r2, r2, #32
 80037f0:	6022      	strmi	r2, [r4, #0]
 80037f2:	b91b      	cbnz	r3, 80037fc <_printf_i+0x178>
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	f022 0220 	bic.w	r2, r2, #32
 80037fa:	6022      	str	r2, [r4, #0]
 80037fc:	2210      	movs	r2, #16
 80037fe:	e7b1      	b.n	8003764 <_printf_i+0xe0>
 8003800:	4675      	mov	r5, lr
 8003802:	fbb3 f0f2 	udiv	r0, r3, r2
 8003806:	fb02 3310 	mls	r3, r2, r0, r3
 800380a:	5ccb      	ldrb	r3, [r1, r3]
 800380c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003810:	4603      	mov	r3, r0
 8003812:	2800      	cmp	r0, #0
 8003814:	d1f5      	bne.n	8003802 <_printf_i+0x17e>
 8003816:	e7b7      	b.n	8003788 <_printf_i+0x104>
 8003818:	6808      	ldr	r0, [r1, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	6949      	ldr	r1, [r1, #20]
 800381e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003822:	d004      	beq.n	800382e <_printf_i+0x1aa>
 8003824:	1d10      	adds	r0, r2, #4
 8003826:	6018      	str	r0, [r3, #0]
 8003828:	6813      	ldr	r3, [r2, #0]
 800382a:	6019      	str	r1, [r3, #0]
 800382c:	e007      	b.n	800383e <_printf_i+0x1ba>
 800382e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003832:	f102 0004 	add.w	r0, r2, #4
 8003836:	6018      	str	r0, [r3, #0]
 8003838:	6813      	ldr	r3, [r2, #0]
 800383a:	d0f6      	beq.n	800382a <_printf_i+0x1a6>
 800383c:	8019      	strh	r1, [r3, #0]
 800383e:	2300      	movs	r3, #0
 8003840:	6123      	str	r3, [r4, #16]
 8003842:	4675      	mov	r5, lr
 8003844:	e7b1      	b.n	80037aa <_printf_i+0x126>
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	1d11      	adds	r1, r2, #4
 800384a:	6019      	str	r1, [r3, #0]
 800384c:	6815      	ldr	r5, [r2, #0]
 800384e:	6862      	ldr	r2, [r4, #4]
 8003850:	2100      	movs	r1, #0
 8003852:	4628      	mov	r0, r5
 8003854:	f7fc fccc 	bl	80001f0 <memchr>
 8003858:	b108      	cbz	r0, 800385e <_printf_i+0x1da>
 800385a:	1b40      	subs	r0, r0, r5
 800385c:	6060      	str	r0, [r4, #4]
 800385e:	6863      	ldr	r3, [r4, #4]
 8003860:	6123      	str	r3, [r4, #16]
 8003862:	2300      	movs	r3, #0
 8003864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003868:	e79f      	b.n	80037aa <_printf_i+0x126>
 800386a:	6923      	ldr	r3, [r4, #16]
 800386c:	462a      	mov	r2, r5
 800386e:	4639      	mov	r1, r7
 8003870:	4630      	mov	r0, r6
 8003872:	47c0      	blx	r8
 8003874:	3001      	adds	r0, #1
 8003876:	d0a2      	beq.n	80037be <_printf_i+0x13a>
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	079b      	lsls	r3, r3, #30
 800387c:	d507      	bpl.n	800388e <_printf_i+0x20a>
 800387e:	2500      	movs	r5, #0
 8003880:	f104 0919 	add.w	r9, r4, #25
 8003884:	68e3      	ldr	r3, [r4, #12]
 8003886:	9a03      	ldr	r2, [sp, #12]
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	429d      	cmp	r5, r3
 800388c:	db05      	blt.n	800389a <_printf_i+0x216>
 800388e:	68e0      	ldr	r0, [r4, #12]
 8003890:	9b03      	ldr	r3, [sp, #12]
 8003892:	4298      	cmp	r0, r3
 8003894:	bfb8      	it	lt
 8003896:	4618      	movlt	r0, r3
 8003898:	e793      	b.n	80037c2 <_printf_i+0x13e>
 800389a:	2301      	movs	r3, #1
 800389c:	464a      	mov	r2, r9
 800389e:	4639      	mov	r1, r7
 80038a0:	4630      	mov	r0, r6
 80038a2:	47c0      	blx	r8
 80038a4:	3001      	adds	r0, #1
 80038a6:	d08a      	beq.n	80037be <_printf_i+0x13a>
 80038a8:	3501      	adds	r5, #1
 80038aa:	e7eb      	b.n	8003884 <_printf_i+0x200>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1a7      	bne.n	8003800 <_printf_i+0x17c>
 80038b0:	780b      	ldrb	r3, [r1, #0]
 80038b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038ba:	e765      	b.n	8003788 <_printf_i+0x104>
 80038bc:	08007737 	.word	0x08007737
 80038c0:	08007726 	.word	0x08007726

080038c4 <_scanf_float>:
 80038c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038c8:	469a      	mov	sl, r3
 80038ca:	688b      	ldr	r3, [r1, #8]
 80038cc:	4616      	mov	r6, r2
 80038ce:	1e5a      	subs	r2, r3, #1
 80038d0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80038d4:	b087      	sub	sp, #28
 80038d6:	bf83      	ittte	hi
 80038d8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80038dc:	189b      	addhi	r3, r3, r2
 80038de:	9301      	strhi	r3, [sp, #4]
 80038e0:	2300      	movls	r3, #0
 80038e2:	bf86      	itte	hi
 80038e4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80038e8:	608b      	strhi	r3, [r1, #8]
 80038ea:	9301      	strls	r3, [sp, #4]
 80038ec:	680b      	ldr	r3, [r1, #0]
 80038ee:	4688      	mov	r8, r1
 80038f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80038f4:	f848 3b1c 	str.w	r3, [r8], #28
 80038f8:	f04f 0b00 	mov.w	fp, #0
 80038fc:	4607      	mov	r7, r0
 80038fe:	460c      	mov	r4, r1
 8003900:	4645      	mov	r5, r8
 8003902:	465a      	mov	r2, fp
 8003904:	f8cd b010 	str.w	fp, [sp, #16]
 8003908:	f8cd b00c 	str.w	fp, [sp, #12]
 800390c:	46d9      	mov	r9, fp
 800390e:	f8cd b008 	str.w	fp, [sp, #8]
 8003912:	68a1      	ldr	r1, [r4, #8]
 8003914:	b181      	cbz	r1, 8003938 <_scanf_float+0x74>
 8003916:	6833      	ldr	r3, [r6, #0]
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b49      	cmp	r3, #73	; 0x49
 800391c:	d071      	beq.n	8003a02 <_scanf_float+0x13e>
 800391e:	d84d      	bhi.n	80039bc <_scanf_float+0xf8>
 8003920:	2b39      	cmp	r3, #57	; 0x39
 8003922:	d840      	bhi.n	80039a6 <_scanf_float+0xe2>
 8003924:	2b31      	cmp	r3, #49	; 0x31
 8003926:	f080 8088 	bcs.w	8003a3a <_scanf_float+0x176>
 800392a:	2b2d      	cmp	r3, #45	; 0x2d
 800392c:	f000 8090 	beq.w	8003a50 <_scanf_float+0x18c>
 8003930:	d815      	bhi.n	800395e <_scanf_float+0x9a>
 8003932:	2b2b      	cmp	r3, #43	; 0x2b
 8003934:	f000 808c 	beq.w	8003a50 <_scanf_float+0x18c>
 8003938:	f1b9 0f00 	cmp.w	r9, #0
 800393c:	d003      	beq.n	8003946 <_scanf_float+0x82>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003944:	6023      	str	r3, [r4, #0]
 8003946:	3a01      	subs	r2, #1
 8003948:	2a01      	cmp	r2, #1
 800394a:	f200 80ea 	bhi.w	8003b22 <_scanf_float+0x25e>
 800394e:	4545      	cmp	r5, r8
 8003950:	f200 80dc 	bhi.w	8003b0c <_scanf_float+0x248>
 8003954:	2601      	movs	r6, #1
 8003956:	4630      	mov	r0, r6
 8003958:	b007      	add	sp, #28
 800395a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800395e:	2b2e      	cmp	r3, #46	; 0x2e
 8003960:	f000 809f 	beq.w	8003aa2 <_scanf_float+0x1de>
 8003964:	2b30      	cmp	r3, #48	; 0x30
 8003966:	d1e7      	bne.n	8003938 <_scanf_float+0x74>
 8003968:	6820      	ldr	r0, [r4, #0]
 800396a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800396e:	d064      	beq.n	8003a3a <_scanf_float+0x176>
 8003970:	9b01      	ldr	r3, [sp, #4]
 8003972:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8003976:	6020      	str	r0, [r4, #0]
 8003978:	f109 0901 	add.w	r9, r9, #1
 800397c:	b11b      	cbz	r3, 8003986 <_scanf_float+0xc2>
 800397e:	3b01      	subs	r3, #1
 8003980:	3101      	adds	r1, #1
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	60a1      	str	r1, [r4, #8]
 8003986:	68a3      	ldr	r3, [r4, #8]
 8003988:	3b01      	subs	r3, #1
 800398a:	60a3      	str	r3, [r4, #8]
 800398c:	6923      	ldr	r3, [r4, #16]
 800398e:	3301      	adds	r3, #1
 8003990:	6123      	str	r3, [r4, #16]
 8003992:	6873      	ldr	r3, [r6, #4]
 8003994:	3b01      	subs	r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	6073      	str	r3, [r6, #4]
 800399a:	f340 80ac 	ble.w	8003af6 <_scanf_float+0x232>
 800399e:	6833      	ldr	r3, [r6, #0]
 80039a0:	3301      	adds	r3, #1
 80039a2:	6033      	str	r3, [r6, #0]
 80039a4:	e7b5      	b.n	8003912 <_scanf_float+0x4e>
 80039a6:	2b45      	cmp	r3, #69	; 0x45
 80039a8:	f000 8085 	beq.w	8003ab6 <_scanf_float+0x1f2>
 80039ac:	2b46      	cmp	r3, #70	; 0x46
 80039ae:	d06a      	beq.n	8003a86 <_scanf_float+0x1c2>
 80039b0:	2b41      	cmp	r3, #65	; 0x41
 80039b2:	d1c1      	bne.n	8003938 <_scanf_float+0x74>
 80039b4:	2a01      	cmp	r2, #1
 80039b6:	d1bf      	bne.n	8003938 <_scanf_float+0x74>
 80039b8:	2202      	movs	r2, #2
 80039ba:	e046      	b.n	8003a4a <_scanf_float+0x186>
 80039bc:	2b65      	cmp	r3, #101	; 0x65
 80039be:	d07a      	beq.n	8003ab6 <_scanf_float+0x1f2>
 80039c0:	d818      	bhi.n	80039f4 <_scanf_float+0x130>
 80039c2:	2b54      	cmp	r3, #84	; 0x54
 80039c4:	d066      	beq.n	8003a94 <_scanf_float+0x1d0>
 80039c6:	d811      	bhi.n	80039ec <_scanf_float+0x128>
 80039c8:	2b4e      	cmp	r3, #78	; 0x4e
 80039ca:	d1b5      	bne.n	8003938 <_scanf_float+0x74>
 80039cc:	2a00      	cmp	r2, #0
 80039ce:	d146      	bne.n	8003a5e <_scanf_float+0x19a>
 80039d0:	f1b9 0f00 	cmp.w	r9, #0
 80039d4:	d145      	bne.n	8003a62 <_scanf_float+0x19e>
 80039d6:	6821      	ldr	r1, [r4, #0]
 80039d8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80039dc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80039e0:	d13f      	bne.n	8003a62 <_scanf_float+0x19e>
 80039e2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80039e6:	6021      	str	r1, [r4, #0]
 80039e8:	2201      	movs	r2, #1
 80039ea:	e02e      	b.n	8003a4a <_scanf_float+0x186>
 80039ec:	2b59      	cmp	r3, #89	; 0x59
 80039ee:	d01e      	beq.n	8003a2e <_scanf_float+0x16a>
 80039f0:	2b61      	cmp	r3, #97	; 0x61
 80039f2:	e7de      	b.n	80039b2 <_scanf_float+0xee>
 80039f4:	2b6e      	cmp	r3, #110	; 0x6e
 80039f6:	d0e9      	beq.n	80039cc <_scanf_float+0x108>
 80039f8:	d815      	bhi.n	8003a26 <_scanf_float+0x162>
 80039fa:	2b66      	cmp	r3, #102	; 0x66
 80039fc:	d043      	beq.n	8003a86 <_scanf_float+0x1c2>
 80039fe:	2b69      	cmp	r3, #105	; 0x69
 8003a00:	d19a      	bne.n	8003938 <_scanf_float+0x74>
 8003a02:	f1bb 0f00 	cmp.w	fp, #0
 8003a06:	d138      	bne.n	8003a7a <_scanf_float+0x1b6>
 8003a08:	f1b9 0f00 	cmp.w	r9, #0
 8003a0c:	d197      	bne.n	800393e <_scanf_float+0x7a>
 8003a0e:	6821      	ldr	r1, [r4, #0]
 8003a10:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8003a14:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8003a18:	d195      	bne.n	8003946 <_scanf_float+0x82>
 8003a1a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8003a1e:	6021      	str	r1, [r4, #0]
 8003a20:	f04f 0b01 	mov.w	fp, #1
 8003a24:	e011      	b.n	8003a4a <_scanf_float+0x186>
 8003a26:	2b74      	cmp	r3, #116	; 0x74
 8003a28:	d034      	beq.n	8003a94 <_scanf_float+0x1d0>
 8003a2a:	2b79      	cmp	r3, #121	; 0x79
 8003a2c:	d184      	bne.n	8003938 <_scanf_float+0x74>
 8003a2e:	f1bb 0f07 	cmp.w	fp, #7
 8003a32:	d181      	bne.n	8003938 <_scanf_float+0x74>
 8003a34:	f04f 0b08 	mov.w	fp, #8
 8003a38:	e007      	b.n	8003a4a <_scanf_float+0x186>
 8003a3a:	eb12 0f0b 	cmn.w	r2, fp
 8003a3e:	f47f af7b 	bne.w	8003938 <_scanf_float+0x74>
 8003a42:	6821      	ldr	r1, [r4, #0]
 8003a44:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8003a48:	6021      	str	r1, [r4, #0]
 8003a4a:	702b      	strb	r3, [r5, #0]
 8003a4c:	3501      	adds	r5, #1
 8003a4e:	e79a      	b.n	8003986 <_scanf_float+0xc2>
 8003a50:	6821      	ldr	r1, [r4, #0]
 8003a52:	0608      	lsls	r0, r1, #24
 8003a54:	f57f af70 	bpl.w	8003938 <_scanf_float+0x74>
 8003a58:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003a5c:	e7f4      	b.n	8003a48 <_scanf_float+0x184>
 8003a5e:	2a02      	cmp	r2, #2
 8003a60:	d047      	beq.n	8003af2 <_scanf_float+0x22e>
 8003a62:	f1bb 0f01 	cmp.w	fp, #1
 8003a66:	d003      	beq.n	8003a70 <_scanf_float+0x1ac>
 8003a68:	f1bb 0f04 	cmp.w	fp, #4
 8003a6c:	f47f af64 	bne.w	8003938 <_scanf_float+0x74>
 8003a70:	f10b 0b01 	add.w	fp, fp, #1
 8003a74:	fa5f fb8b 	uxtb.w	fp, fp
 8003a78:	e7e7      	b.n	8003a4a <_scanf_float+0x186>
 8003a7a:	f1bb 0f03 	cmp.w	fp, #3
 8003a7e:	d0f7      	beq.n	8003a70 <_scanf_float+0x1ac>
 8003a80:	f1bb 0f05 	cmp.w	fp, #5
 8003a84:	e7f2      	b.n	8003a6c <_scanf_float+0x1a8>
 8003a86:	f1bb 0f02 	cmp.w	fp, #2
 8003a8a:	f47f af55 	bne.w	8003938 <_scanf_float+0x74>
 8003a8e:	f04f 0b03 	mov.w	fp, #3
 8003a92:	e7da      	b.n	8003a4a <_scanf_float+0x186>
 8003a94:	f1bb 0f06 	cmp.w	fp, #6
 8003a98:	f47f af4e 	bne.w	8003938 <_scanf_float+0x74>
 8003a9c:	f04f 0b07 	mov.w	fp, #7
 8003aa0:	e7d3      	b.n	8003a4a <_scanf_float+0x186>
 8003aa2:	6821      	ldr	r1, [r4, #0]
 8003aa4:	0588      	lsls	r0, r1, #22
 8003aa6:	f57f af47 	bpl.w	8003938 <_scanf_float+0x74>
 8003aaa:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8003aae:	6021      	str	r1, [r4, #0]
 8003ab0:	f8cd 9008 	str.w	r9, [sp, #8]
 8003ab4:	e7c9      	b.n	8003a4a <_scanf_float+0x186>
 8003ab6:	6821      	ldr	r1, [r4, #0]
 8003ab8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8003abc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8003ac0:	d006      	beq.n	8003ad0 <_scanf_float+0x20c>
 8003ac2:	0548      	lsls	r0, r1, #21
 8003ac4:	f57f af38 	bpl.w	8003938 <_scanf_float+0x74>
 8003ac8:	f1b9 0f00 	cmp.w	r9, #0
 8003acc:	f43f af3b 	beq.w	8003946 <_scanf_float+0x82>
 8003ad0:	0588      	lsls	r0, r1, #22
 8003ad2:	bf5c      	itt	pl
 8003ad4:	9802      	ldrpl	r0, [sp, #8]
 8003ad6:	9504      	strpl	r5, [sp, #16]
 8003ad8:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8003adc:	bf58      	it	pl
 8003ade:	eba9 0000 	subpl.w	r0, r9, r0
 8003ae2:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8003ae6:	bf58      	it	pl
 8003ae8:	9003      	strpl	r0, [sp, #12]
 8003aea:	6021      	str	r1, [r4, #0]
 8003aec:	f04f 0900 	mov.w	r9, #0
 8003af0:	e7ab      	b.n	8003a4a <_scanf_float+0x186>
 8003af2:	2203      	movs	r2, #3
 8003af4:	e7a9      	b.n	8003a4a <_scanf_float+0x186>
 8003af6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003afa:	9205      	str	r2, [sp, #20]
 8003afc:	4631      	mov	r1, r6
 8003afe:	4638      	mov	r0, r7
 8003b00:	4798      	blx	r3
 8003b02:	9a05      	ldr	r2, [sp, #20]
 8003b04:	2800      	cmp	r0, #0
 8003b06:	f43f af04 	beq.w	8003912 <_scanf_float+0x4e>
 8003b0a:	e715      	b.n	8003938 <_scanf_float+0x74>
 8003b0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003b10:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003b14:	4632      	mov	r2, r6
 8003b16:	4638      	mov	r0, r7
 8003b18:	4798      	blx	r3
 8003b1a:	6923      	ldr	r3, [r4, #16]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	6123      	str	r3, [r4, #16]
 8003b20:	e715      	b.n	800394e <_scanf_float+0x8a>
 8003b22:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003b26:	2b06      	cmp	r3, #6
 8003b28:	d80a      	bhi.n	8003b40 <_scanf_float+0x27c>
 8003b2a:	f1bb 0f02 	cmp.w	fp, #2
 8003b2e:	d92f      	bls.n	8003b90 <_scanf_float+0x2cc>
 8003b30:	f1ab 0b03 	sub.w	fp, fp, #3
 8003b34:	fa5f fb8b 	uxtb.w	fp, fp
 8003b38:	eba5 0b0b 	sub.w	fp, r5, fp
 8003b3c:	455d      	cmp	r5, fp
 8003b3e:	d112      	bne.n	8003b66 <_scanf_float+0x2a2>
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	05da      	lsls	r2, r3, #23
 8003b44:	d545      	bpl.n	8003bd2 <_scanf_float+0x30e>
 8003b46:	055b      	lsls	r3, r3, #21
 8003b48:	d525      	bpl.n	8003b96 <_scanf_float+0x2d2>
 8003b4a:	4545      	cmp	r5, r8
 8003b4c:	f67f af02 	bls.w	8003954 <_scanf_float+0x90>
 8003b50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003b54:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003b58:	4632      	mov	r2, r6
 8003b5a:	4638      	mov	r0, r7
 8003b5c:	4798      	blx	r3
 8003b5e:	6923      	ldr	r3, [r4, #16]
 8003b60:	3b01      	subs	r3, #1
 8003b62:	6123      	str	r3, [r4, #16]
 8003b64:	e7f1      	b.n	8003b4a <_scanf_float+0x286>
 8003b66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003b6a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003b6e:	4632      	mov	r2, r6
 8003b70:	4638      	mov	r0, r7
 8003b72:	4798      	blx	r3
 8003b74:	6923      	ldr	r3, [r4, #16]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	6123      	str	r3, [r4, #16]
 8003b7a:	e7df      	b.n	8003b3c <_scanf_float+0x278>
 8003b7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003b80:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003b84:	4632      	mov	r2, r6
 8003b86:	4638      	mov	r0, r7
 8003b88:	4798      	blx	r3
 8003b8a:	6923      	ldr	r3, [r4, #16]
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	6123      	str	r3, [r4, #16]
 8003b90:	4545      	cmp	r5, r8
 8003b92:	d8f3      	bhi.n	8003b7c <_scanf_float+0x2b8>
 8003b94:	e6de      	b.n	8003954 <_scanf_float+0x90>
 8003b96:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003b9a:	6923      	ldr	r3, [r4, #16]
 8003b9c:	2965      	cmp	r1, #101	; 0x65
 8003b9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ba2:	f105 3bff 	add.w	fp, r5, #4294967295
 8003ba6:	6123      	str	r3, [r4, #16]
 8003ba8:	d00d      	beq.n	8003bc6 <_scanf_float+0x302>
 8003baa:	2945      	cmp	r1, #69	; 0x45
 8003bac:	d00b      	beq.n	8003bc6 <_scanf_float+0x302>
 8003bae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003bb2:	4632      	mov	r2, r6
 8003bb4:	4638      	mov	r0, r7
 8003bb6:	4798      	blx	r3
 8003bb8:	6923      	ldr	r3, [r4, #16]
 8003bba:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	f1a5 0b02 	sub.w	fp, r5, #2
 8003bc4:	6123      	str	r3, [r4, #16]
 8003bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003bca:	4632      	mov	r2, r6
 8003bcc:	4638      	mov	r0, r7
 8003bce:	4798      	blx	r3
 8003bd0:	465d      	mov	r5, fp
 8003bd2:	6826      	ldr	r6, [r4, #0]
 8003bd4:	f016 0610 	ands.w	r6, r6, #16
 8003bd8:	d154      	bne.n	8003c84 <_scanf_float+0x3c0>
 8003bda:	702e      	strb	r6, [r5, #0]
 8003bdc:	6823      	ldr	r3, [r4, #0]
 8003bde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be6:	d11c      	bne.n	8003c22 <_scanf_float+0x35e>
 8003be8:	9b02      	ldr	r3, [sp, #8]
 8003bea:	eba9 0303 	sub.w	r3, r9, r3
 8003bee:	425a      	negs	r2, r3
 8003bf0:	bb23      	cbnz	r3, 8003c3c <_scanf_float+0x378>
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	f000 ff32 	bl	8004a60 <_strtod_r>
 8003bfc:	6825      	ldr	r5, [r4, #0]
 8003bfe:	f8da 3000 	ldr.w	r3, [sl]
 8003c02:	f015 0f02 	tst.w	r5, #2
 8003c06:	f103 0204 	add.w	r2, r3, #4
 8003c0a:	ec59 8b10 	vmov	r8, r9, d0
 8003c0e:	f8ca 2000 	str.w	r2, [sl]
 8003c12:	d01e      	beq.n	8003c52 <_scanf_float+0x38e>
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	e9c3 8900 	strd	r8, r9, [r3]
 8003c1a:	68e3      	ldr	r3, [r4, #12]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	60e3      	str	r3, [r4, #12]
 8003c20:	e699      	b.n	8003956 <_scanf_float+0x92>
 8003c22:	9b03      	ldr	r3, [sp, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0e4      	beq.n	8003bf2 <_scanf_float+0x32e>
 8003c28:	9904      	ldr	r1, [sp, #16]
 8003c2a:	230a      	movs	r3, #10
 8003c2c:	4632      	mov	r2, r6
 8003c2e:	3101      	adds	r1, #1
 8003c30:	4638      	mov	r0, r7
 8003c32:	f000 ffa5 	bl	8004b80 <_strtol_r>
 8003c36:	9b03      	ldr	r3, [sp, #12]
 8003c38:	9d04      	ldr	r5, [sp, #16]
 8003c3a:	1ac2      	subs	r2, r0, r3
 8003c3c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003c40:	429d      	cmp	r5, r3
 8003c42:	bf28      	it	cs
 8003c44:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8003c48:	490f      	ldr	r1, [pc, #60]	; (8003c88 <_scanf_float+0x3c4>)
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	f000 f8dc 	bl	8003e08 <siprintf>
 8003c50:	e7cf      	b.n	8003bf2 <_scanf_float+0x32e>
 8003c52:	f015 0504 	ands.w	r5, r5, #4
 8003c56:	d1dd      	bne.n	8003c14 <_scanf_float+0x350>
 8003c58:	681f      	ldr	r7, [r3, #0]
 8003c5a:	ee10 2a10 	vmov	r2, s0
 8003c5e:	464b      	mov	r3, r9
 8003c60:	ee10 0a10 	vmov	r0, s0
 8003c64:	4649      	mov	r1, r9
 8003c66:	f7fc ff65 	bl	8000b34 <__aeabi_dcmpun>
 8003c6a:	b128      	cbz	r0, 8003c78 <_scanf_float+0x3b4>
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	f000 f8c5 	bl	8003dfc <nanf>
 8003c72:	ed87 0a00 	vstr	s0, [r7]
 8003c76:	e7d0      	b.n	8003c1a <_scanf_float+0x356>
 8003c78:	4640      	mov	r0, r8
 8003c7a:	4649      	mov	r1, r9
 8003c7c:	f7fc ffb8 	bl	8000bf0 <__aeabi_d2f>
 8003c80:	6038      	str	r0, [r7, #0]
 8003c82:	e7ca      	b.n	8003c1a <_scanf_float+0x356>
 8003c84:	2600      	movs	r6, #0
 8003c86:	e666      	b.n	8003956 <_scanf_float+0x92>
 8003c88:	08007748 	.word	0x08007748

08003c8c <iprintf>:
 8003c8c:	b40f      	push	{r0, r1, r2, r3}
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <iprintf+0x2c>)
 8003c90:	b513      	push	{r0, r1, r4, lr}
 8003c92:	681c      	ldr	r4, [r3, #0]
 8003c94:	b124      	cbz	r4, 8003ca0 <iprintf+0x14>
 8003c96:	69a3      	ldr	r3, [r4, #24]
 8003c98:	b913      	cbnz	r3, 8003ca0 <iprintf+0x14>
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	f001 ffa2 	bl	8005be4 <__sinit>
 8003ca0:	ab05      	add	r3, sp, #20
 8003ca2:	9a04      	ldr	r2, [sp, #16]
 8003ca4:	68a1      	ldr	r1, [r4, #8]
 8003ca6:	9301      	str	r3, [sp, #4]
 8003ca8:	4620      	mov	r0, r4
 8003caa:	f003 f95d 	bl	8006f68 <_vfiprintf_r>
 8003cae:	b002      	add	sp, #8
 8003cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cb4:	b004      	add	sp, #16
 8003cb6:	4770      	bx	lr
 8003cb8:	20000010 	.word	0x20000010

08003cbc <_puts_r>:
 8003cbc:	b570      	push	{r4, r5, r6, lr}
 8003cbe:	460e      	mov	r6, r1
 8003cc0:	4605      	mov	r5, r0
 8003cc2:	b118      	cbz	r0, 8003ccc <_puts_r+0x10>
 8003cc4:	6983      	ldr	r3, [r0, #24]
 8003cc6:	b90b      	cbnz	r3, 8003ccc <_puts_r+0x10>
 8003cc8:	f001 ff8c 	bl	8005be4 <__sinit>
 8003ccc:	69ab      	ldr	r3, [r5, #24]
 8003cce:	68ac      	ldr	r4, [r5, #8]
 8003cd0:	b913      	cbnz	r3, 8003cd8 <_puts_r+0x1c>
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	f001 ff86 	bl	8005be4 <__sinit>
 8003cd8:	4b23      	ldr	r3, [pc, #140]	; (8003d68 <_puts_r+0xac>)
 8003cda:	429c      	cmp	r4, r3
 8003cdc:	d117      	bne.n	8003d0e <_puts_r+0x52>
 8003cde:	686c      	ldr	r4, [r5, #4]
 8003ce0:	89a3      	ldrh	r3, [r4, #12]
 8003ce2:	071b      	lsls	r3, r3, #28
 8003ce4:	d51d      	bpl.n	8003d22 <_puts_r+0x66>
 8003ce6:	6923      	ldr	r3, [r4, #16]
 8003ce8:	b1db      	cbz	r3, 8003d22 <_puts_r+0x66>
 8003cea:	3e01      	subs	r6, #1
 8003cec:	68a3      	ldr	r3, [r4, #8]
 8003cee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	60a3      	str	r3, [r4, #8]
 8003cf6:	b9e9      	cbnz	r1, 8003d34 <_puts_r+0x78>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	da2e      	bge.n	8003d5a <_puts_r+0x9e>
 8003cfc:	4622      	mov	r2, r4
 8003cfe:	210a      	movs	r1, #10
 8003d00:	4628      	mov	r0, r5
 8003d02:	f000 ff4f 	bl	8004ba4 <__swbuf_r>
 8003d06:	3001      	adds	r0, #1
 8003d08:	d011      	beq.n	8003d2e <_puts_r+0x72>
 8003d0a:	200a      	movs	r0, #10
 8003d0c:	bd70      	pop	{r4, r5, r6, pc}
 8003d0e:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <_puts_r+0xb0>)
 8003d10:	429c      	cmp	r4, r3
 8003d12:	d101      	bne.n	8003d18 <_puts_r+0x5c>
 8003d14:	68ac      	ldr	r4, [r5, #8]
 8003d16:	e7e3      	b.n	8003ce0 <_puts_r+0x24>
 8003d18:	4b15      	ldr	r3, [pc, #84]	; (8003d70 <_puts_r+0xb4>)
 8003d1a:	429c      	cmp	r4, r3
 8003d1c:	bf08      	it	eq
 8003d1e:	68ec      	ldreq	r4, [r5, #12]
 8003d20:	e7de      	b.n	8003ce0 <_puts_r+0x24>
 8003d22:	4621      	mov	r1, r4
 8003d24:	4628      	mov	r0, r5
 8003d26:	f000 ff8f 	bl	8004c48 <__swsetup_r>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d0dd      	beq.n	8003cea <_puts_r+0x2e>
 8003d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d32:	bd70      	pop	{r4, r5, r6, pc}
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	da04      	bge.n	8003d42 <_puts_r+0x86>
 8003d38:	69a2      	ldr	r2, [r4, #24]
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	db06      	blt.n	8003d4c <_puts_r+0x90>
 8003d3e:	290a      	cmp	r1, #10
 8003d40:	d004      	beq.n	8003d4c <_puts_r+0x90>
 8003d42:	6823      	ldr	r3, [r4, #0]
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	6022      	str	r2, [r4, #0]
 8003d48:	7019      	strb	r1, [r3, #0]
 8003d4a:	e7cf      	b.n	8003cec <_puts_r+0x30>
 8003d4c:	4622      	mov	r2, r4
 8003d4e:	4628      	mov	r0, r5
 8003d50:	f000 ff28 	bl	8004ba4 <__swbuf_r>
 8003d54:	3001      	adds	r0, #1
 8003d56:	d1c9      	bne.n	8003cec <_puts_r+0x30>
 8003d58:	e7e9      	b.n	8003d2e <_puts_r+0x72>
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	200a      	movs	r0, #10
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	6022      	str	r2, [r4, #0]
 8003d62:	7018      	strb	r0, [r3, #0]
 8003d64:	bd70      	pop	{r4, r5, r6, pc}
 8003d66:	bf00      	nop
 8003d68:	080077d0 	.word	0x080077d0
 8003d6c:	080077f0 	.word	0x080077f0
 8003d70:	080077b0 	.word	0x080077b0

08003d74 <puts>:
 8003d74:	4b02      	ldr	r3, [pc, #8]	; (8003d80 <puts+0xc>)
 8003d76:	4601      	mov	r1, r0
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	f7ff bf9f 	b.w	8003cbc <_puts_r>
 8003d7e:	bf00      	nop
 8003d80:	20000010 	.word	0x20000010

08003d84 <__srget_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	460c      	mov	r4, r1
 8003d88:	4605      	mov	r5, r0
 8003d8a:	b118      	cbz	r0, 8003d94 <__srget_r+0x10>
 8003d8c:	6983      	ldr	r3, [r0, #24]
 8003d8e:	b90b      	cbnz	r3, 8003d94 <__srget_r+0x10>
 8003d90:	f001 ff28 	bl	8005be4 <__sinit>
 8003d94:	4b0e      	ldr	r3, [pc, #56]	; (8003dd0 <__srget_r+0x4c>)
 8003d96:	429c      	cmp	r4, r3
 8003d98:	d10d      	bne.n	8003db6 <__srget_r+0x32>
 8003d9a:	686c      	ldr	r4, [r5, #4]
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	4628      	mov	r0, r5
 8003da0:	f003 fa02 	bl	80071a8 <__srefill_r>
 8003da4:	b988      	cbnz	r0, 8003dca <__srget_r+0x46>
 8003da6:	6863      	ldr	r3, [r4, #4]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	6063      	str	r3, [r4, #4]
 8003dac:	6823      	ldr	r3, [r4, #0]
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	6022      	str	r2, [r4, #0]
 8003db2:	7818      	ldrb	r0, [r3, #0]
 8003db4:	bd38      	pop	{r3, r4, r5, pc}
 8003db6:	4b07      	ldr	r3, [pc, #28]	; (8003dd4 <__srget_r+0x50>)
 8003db8:	429c      	cmp	r4, r3
 8003dba:	d101      	bne.n	8003dc0 <__srget_r+0x3c>
 8003dbc:	68ac      	ldr	r4, [r5, #8]
 8003dbe:	e7ed      	b.n	8003d9c <__srget_r+0x18>
 8003dc0:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <__srget_r+0x54>)
 8003dc2:	429c      	cmp	r4, r3
 8003dc4:	bf08      	it	eq
 8003dc6:	68ec      	ldreq	r4, [r5, #12]
 8003dc8:	e7e8      	b.n	8003d9c <__srget_r+0x18>
 8003dca:	f04f 30ff 	mov.w	r0, #4294967295
 8003dce:	bd38      	pop	{r3, r4, r5, pc}
 8003dd0:	080077d0 	.word	0x080077d0
 8003dd4:	080077f0 	.word	0x080077f0
 8003dd8:	080077b0 	.word	0x080077b0

08003ddc <_sbrk_r>:
 8003ddc:	b538      	push	{r3, r4, r5, lr}
 8003dde:	4c06      	ldr	r4, [pc, #24]	; (8003df8 <_sbrk_r+0x1c>)
 8003de0:	2300      	movs	r3, #0
 8003de2:	4605      	mov	r5, r0
 8003de4:	4608      	mov	r0, r1
 8003de6:	6023      	str	r3, [r4, #0]
 8003de8:	f7fe ff9a 	bl	8002d20 <_sbrk>
 8003dec:	1c43      	adds	r3, r0, #1
 8003dee:	d102      	bne.n	8003df6 <_sbrk_r+0x1a>
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	b103      	cbz	r3, 8003df6 <_sbrk_r+0x1a>
 8003df4:	602b      	str	r3, [r5, #0]
 8003df6:	bd38      	pop	{r3, r4, r5, pc}
 8003df8:	200003a8 	.word	0x200003a8

08003dfc <nanf>:
 8003dfc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003e04 <nanf+0x8>
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	7fc00000 	.word	0x7fc00000

08003e08 <siprintf>:
 8003e08:	b40e      	push	{r1, r2, r3}
 8003e0a:	b500      	push	{lr}
 8003e0c:	b09c      	sub	sp, #112	; 0x70
 8003e0e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003e12:	ab1d      	add	r3, sp, #116	; 0x74
 8003e14:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003e18:	9002      	str	r0, [sp, #8]
 8003e1a:	9006      	str	r0, [sp, #24]
 8003e1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003e20:	480a      	ldr	r0, [pc, #40]	; (8003e4c <siprintf+0x44>)
 8003e22:	9104      	str	r1, [sp, #16]
 8003e24:	9107      	str	r1, [sp, #28]
 8003e26:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e2e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003e32:	6800      	ldr	r0, [r0, #0]
 8003e34:	9301      	str	r3, [sp, #4]
 8003e36:	a902      	add	r1, sp, #8
 8003e38:	f002 ff78 	bl	8006d2c <_svfiprintf_r>
 8003e3c:	9b02      	ldr	r3, [sp, #8]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	701a      	strb	r2, [r3, #0]
 8003e42:	b01c      	add	sp, #112	; 0x70
 8003e44:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e48:	b003      	add	sp, #12
 8003e4a:	4770      	bx	lr
 8003e4c:	20000010 	.word	0x20000010

08003e50 <sulp>:
 8003e50:	b570      	push	{r4, r5, r6, lr}
 8003e52:	4604      	mov	r4, r0
 8003e54:	460d      	mov	r5, r1
 8003e56:	ec45 4b10 	vmov	d0, r4, r5
 8003e5a:	4616      	mov	r6, r2
 8003e5c:	f002 fdd0 	bl	8006a00 <__ulp>
 8003e60:	ec51 0b10 	vmov	r0, r1, d0
 8003e64:	b17e      	cbz	r6, 8003e86 <sulp+0x36>
 8003e66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8003e6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	dd09      	ble.n	8003e86 <sulp+0x36>
 8003e72:	051b      	lsls	r3, r3, #20
 8003e74:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003e78:	2400      	movs	r4, #0
 8003e7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003e7e:	4622      	mov	r2, r4
 8003e80:	462b      	mov	r3, r5
 8003e82:	f7fc fbbd 	bl	8000600 <__aeabi_dmul>
 8003e86:	bd70      	pop	{r4, r5, r6, pc}

08003e88 <_strtod_l>:
 8003e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e8c:	b09f      	sub	sp, #124	; 0x7c
 8003e8e:	4698      	mov	r8, r3
 8003e90:	9004      	str	r0, [sp, #16]
 8003e92:	2300      	movs	r3, #0
 8003e94:	4640      	mov	r0, r8
 8003e96:	460c      	mov	r4, r1
 8003e98:	9215      	str	r2, [sp, #84]	; 0x54
 8003e9a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e9c:	f002 fa68 	bl	8006370 <__localeconv_l>
 8003ea0:	4607      	mov	r7, r0
 8003ea2:	6800      	ldr	r0, [r0, #0]
 8003ea4:	f7fc f99c 	bl	80001e0 <strlen>
 8003ea8:	f04f 0a00 	mov.w	sl, #0
 8003eac:	4605      	mov	r5, r0
 8003eae:	f04f 0b00 	mov.w	fp, #0
 8003eb2:	9419      	str	r4, [sp, #100]	; 0x64
 8003eb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003eb6:	781a      	ldrb	r2, [r3, #0]
 8003eb8:	2a0d      	cmp	r2, #13
 8003eba:	d833      	bhi.n	8003f24 <_strtod_l+0x9c>
 8003ebc:	2a09      	cmp	r2, #9
 8003ebe:	d237      	bcs.n	8003f30 <_strtod_l+0xa8>
 8003ec0:	2a00      	cmp	r2, #0
 8003ec2:	d03f      	beq.n	8003f44 <_strtod_l+0xbc>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ec8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003eca:	7833      	ldrb	r3, [r6, #0]
 8003ecc:	2b30      	cmp	r3, #48	; 0x30
 8003ece:	f040 8103 	bne.w	80040d8 <_strtod_l+0x250>
 8003ed2:	7873      	ldrb	r3, [r6, #1]
 8003ed4:	2b58      	cmp	r3, #88	; 0x58
 8003ed6:	d001      	beq.n	8003edc <_strtod_l+0x54>
 8003ed8:	2b78      	cmp	r3, #120	; 0x78
 8003eda:	d16b      	bne.n	8003fb4 <_strtod_l+0x12c>
 8003edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ede:	9301      	str	r3, [sp, #4]
 8003ee0:	ab1a      	add	r3, sp, #104	; 0x68
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	f8cd 8008 	str.w	r8, [sp, #8]
 8003ee8:	ab1b      	add	r3, sp, #108	; 0x6c
 8003eea:	4aad      	ldr	r2, [pc, #692]	; (80041a0 <_strtod_l+0x318>)
 8003eec:	9804      	ldr	r0, [sp, #16]
 8003eee:	a919      	add	r1, sp, #100	; 0x64
 8003ef0:	f001 ff68 	bl	8005dc4 <__gethex>
 8003ef4:	f010 0407 	ands.w	r4, r0, #7
 8003ef8:	4605      	mov	r5, r0
 8003efa:	d005      	beq.n	8003f08 <_strtod_l+0x80>
 8003efc:	2c06      	cmp	r4, #6
 8003efe:	d12b      	bne.n	8003f58 <_strtod_l+0xd0>
 8003f00:	3601      	adds	r6, #1
 8003f02:	2300      	movs	r3, #0
 8003f04:	9619      	str	r6, [sp, #100]	; 0x64
 8003f06:	9309      	str	r3, [sp, #36]	; 0x24
 8003f08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f040 8590 	bne.w	8004a30 <_strtod_l+0xba8>
 8003f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f12:	b1e3      	cbz	r3, 8003f4e <_strtod_l+0xc6>
 8003f14:	4652      	mov	r2, sl
 8003f16:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003f1a:	ec43 2b10 	vmov	d0, r2, r3
 8003f1e:	b01f      	add	sp, #124	; 0x7c
 8003f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f24:	2a2b      	cmp	r2, #43	; 0x2b
 8003f26:	d006      	beq.n	8003f36 <_strtod_l+0xae>
 8003f28:	2a2d      	cmp	r2, #45	; 0x2d
 8003f2a:	d013      	beq.n	8003f54 <_strtod_l+0xcc>
 8003f2c:	2a20      	cmp	r2, #32
 8003f2e:	d1c9      	bne.n	8003ec4 <_strtod_l+0x3c>
 8003f30:	3301      	adds	r3, #1
 8003f32:	9319      	str	r3, [sp, #100]	; 0x64
 8003f34:	e7be      	b.n	8003eb4 <_strtod_l+0x2c>
 8003f36:	2200      	movs	r2, #0
 8003f38:	9209      	str	r2, [sp, #36]	; 0x24
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	9219      	str	r2, [sp, #100]	; 0x64
 8003f3e:	785b      	ldrb	r3, [r3, #1]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1c1      	bne.n	8003ec8 <_strtod_l+0x40>
 8003f44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003f46:	9419      	str	r4, [sp, #100]	; 0x64
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f040 856f 	bne.w	8004a2c <_strtod_l+0xba4>
 8003f4e:	4652      	mov	r2, sl
 8003f50:	465b      	mov	r3, fp
 8003f52:	e7e2      	b.n	8003f1a <_strtod_l+0x92>
 8003f54:	2201      	movs	r2, #1
 8003f56:	e7ef      	b.n	8003f38 <_strtod_l+0xb0>
 8003f58:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8003f5a:	b13a      	cbz	r2, 8003f6c <_strtod_l+0xe4>
 8003f5c:	2135      	movs	r1, #53	; 0x35
 8003f5e:	a81c      	add	r0, sp, #112	; 0x70
 8003f60:	f002 fe3f 	bl	8006be2 <__copybits>
 8003f64:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003f66:	9804      	ldr	r0, [sp, #16]
 8003f68:	f002 fabe 	bl	80064e8 <_Bfree>
 8003f6c:	3c01      	subs	r4, #1
 8003f6e:	2c04      	cmp	r4, #4
 8003f70:	d808      	bhi.n	8003f84 <_strtod_l+0xfc>
 8003f72:	e8df f004 	tbb	[pc, r4]
 8003f76:	030c      	.short	0x030c
 8003f78:	1a17      	.short	0x1a17
 8003f7a:	0c          	.byte	0x0c
 8003f7b:	00          	.byte	0x00
 8003f7c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8003f80:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8003f84:	0729      	lsls	r1, r5, #28
 8003f86:	d5bf      	bpl.n	8003f08 <_strtod_l+0x80>
 8003f88:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8003f8c:	e7bc      	b.n	8003f08 <_strtod_l+0x80>
 8003f8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003f90:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003f92:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8003f96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003f9a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003f9e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8003fa2:	e7ef      	b.n	8003f84 <_strtod_l+0xfc>
 8003fa4:	f8df b204 	ldr.w	fp, [pc, #516]	; 80041ac <_strtod_l+0x324>
 8003fa8:	e7ec      	b.n	8003f84 <_strtod_l+0xfc>
 8003faa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8003fae:	f04f 3aff 	mov.w	sl, #4294967295
 8003fb2:	e7e7      	b.n	8003f84 <_strtod_l+0xfc>
 8003fb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003fb6:	1c5a      	adds	r2, r3, #1
 8003fb8:	9219      	str	r2, [sp, #100]	; 0x64
 8003fba:	785b      	ldrb	r3, [r3, #1]
 8003fbc:	2b30      	cmp	r3, #48	; 0x30
 8003fbe:	d0f9      	beq.n	8003fb4 <_strtod_l+0x12c>
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0a1      	beq.n	8003f08 <_strtod_l+0x80>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f04f 0900 	mov.w	r9, #0
 8003fca:	9308      	str	r3, [sp, #32]
 8003fcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003fce:	930a      	str	r3, [sp, #40]	; 0x28
 8003fd0:	f8cd 901c 	str.w	r9, [sp, #28]
 8003fd4:	f8cd 9018 	str.w	r9, [sp, #24]
 8003fd8:	220a      	movs	r2, #10
 8003fda:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003fdc:	7806      	ldrb	r6, [r0, #0]
 8003fde:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8003fe2:	b2d9      	uxtb	r1, r3
 8003fe4:	2909      	cmp	r1, #9
 8003fe6:	d979      	bls.n	80040dc <_strtod_l+0x254>
 8003fe8:	462a      	mov	r2, r5
 8003fea:	6839      	ldr	r1, [r7, #0]
 8003fec:	f003 f9a9 	bl	8007342 <strncmp>
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	f000 8082 	beq.w	80040fa <_strtod_l+0x272>
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	9d06      	ldr	r5, [sp, #24]
 8003ffa:	4633      	mov	r3, r6
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4601      	mov	r1, r0
 8004000:	2b65      	cmp	r3, #101	; 0x65
 8004002:	d002      	beq.n	800400a <_strtod_l+0x182>
 8004004:	2b45      	cmp	r3, #69	; 0x45
 8004006:	f040 80e8 	bne.w	80041da <_strtod_l+0x352>
 800400a:	b925      	cbnz	r5, 8004016 <_strtod_l+0x18e>
 800400c:	b910      	cbnz	r0, 8004014 <_strtod_l+0x18c>
 800400e:	9b08      	ldr	r3, [sp, #32]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d097      	beq.n	8003f44 <_strtod_l+0xbc>
 8004014:	2500      	movs	r5, #0
 8004016:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8004018:	1c63      	adds	r3, r4, #1
 800401a:	9319      	str	r3, [sp, #100]	; 0x64
 800401c:	7863      	ldrb	r3, [r4, #1]
 800401e:	2b2b      	cmp	r3, #43	; 0x2b
 8004020:	f000 80c8 	beq.w	80041b4 <_strtod_l+0x32c>
 8004024:	2b2d      	cmp	r3, #45	; 0x2d
 8004026:	f000 80cb 	beq.w	80041c0 <_strtod_l+0x338>
 800402a:	2600      	movs	r6, #0
 800402c:	9605      	str	r6, [sp, #20]
 800402e:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004032:	2e09      	cmp	r6, #9
 8004034:	f200 80d0 	bhi.w	80041d8 <_strtod_l+0x350>
 8004038:	2b30      	cmp	r3, #48	; 0x30
 800403a:	f000 80c3 	beq.w	80041c4 <_strtod_l+0x33c>
 800403e:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8004042:	2e08      	cmp	r6, #8
 8004044:	f200 80c9 	bhi.w	80041da <_strtod_l+0x352>
 8004048:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800404c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800404e:	f04f 0c0a 	mov.w	ip, #10
 8004052:	461f      	mov	r7, r3
 8004054:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004056:	1c5e      	adds	r6, r3, #1
 8004058:	9619      	str	r6, [sp, #100]	; 0x64
 800405a:	785b      	ldrb	r3, [r3, #1]
 800405c:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004060:	f1b8 0f09 	cmp.w	r8, #9
 8004064:	f240 80b3 	bls.w	80041ce <_strtod_l+0x346>
 8004068:	1bf6      	subs	r6, r6, r7
 800406a:	2e08      	cmp	r6, #8
 800406c:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8004070:	dc02      	bgt.n	8004078 <_strtod_l+0x1f0>
 8004072:	45f0      	cmp	r8, lr
 8004074:	bfa8      	it	ge
 8004076:	46f0      	movge	r8, lr
 8004078:	9e05      	ldr	r6, [sp, #20]
 800407a:	b10e      	cbz	r6, 8004080 <_strtod_l+0x1f8>
 800407c:	f1c8 0800 	rsb	r8, r8, #0
 8004080:	2d00      	cmp	r5, #0
 8004082:	f040 80d0 	bne.w	8004226 <_strtod_l+0x39e>
 8004086:	2800      	cmp	r0, #0
 8004088:	f47f af3e 	bne.w	8003f08 <_strtod_l+0x80>
 800408c:	9a08      	ldr	r2, [sp, #32]
 800408e:	2a00      	cmp	r2, #0
 8004090:	f47f af3a 	bne.w	8003f08 <_strtod_l+0x80>
 8004094:	2900      	cmp	r1, #0
 8004096:	f47f af55 	bne.w	8003f44 <_strtod_l+0xbc>
 800409a:	2b4e      	cmp	r3, #78	; 0x4e
 800409c:	f000 80a6 	beq.w	80041ec <_strtod_l+0x364>
 80040a0:	f300 809e 	bgt.w	80041e0 <_strtod_l+0x358>
 80040a4:	2b49      	cmp	r3, #73	; 0x49
 80040a6:	f47f af4d 	bne.w	8003f44 <_strtod_l+0xbc>
 80040aa:	493e      	ldr	r1, [pc, #248]	; (80041a4 <_strtod_l+0x31c>)
 80040ac:	a819      	add	r0, sp, #100	; 0x64
 80040ae:	f002 f8b9 	bl	8006224 <__match>
 80040b2:	2800      	cmp	r0, #0
 80040b4:	f43f af46 	beq.w	8003f44 <_strtod_l+0xbc>
 80040b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040ba:	493b      	ldr	r1, [pc, #236]	; (80041a8 <_strtod_l+0x320>)
 80040bc:	3b01      	subs	r3, #1
 80040be:	a819      	add	r0, sp, #100	; 0x64
 80040c0:	9319      	str	r3, [sp, #100]	; 0x64
 80040c2:	f002 f8af 	bl	8006224 <__match>
 80040c6:	b910      	cbnz	r0, 80040ce <_strtod_l+0x246>
 80040c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040ca:	3301      	adds	r3, #1
 80040cc:	9319      	str	r3, [sp, #100]	; 0x64
 80040ce:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 80041ac <_strtod_l+0x324>
 80040d2:	f04f 0a00 	mov.w	sl, #0
 80040d6:	e717      	b.n	8003f08 <_strtod_l+0x80>
 80040d8:	2300      	movs	r3, #0
 80040da:	e774      	b.n	8003fc6 <_strtod_l+0x13e>
 80040dc:	9906      	ldr	r1, [sp, #24]
 80040de:	2908      	cmp	r1, #8
 80040e0:	bfdd      	ittte	le
 80040e2:	9907      	ldrle	r1, [sp, #28]
 80040e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80040e8:	9307      	strle	r3, [sp, #28]
 80040ea:	fb02 3909 	mlagt	r9, r2, r9, r3
 80040ee:	9b06      	ldr	r3, [sp, #24]
 80040f0:	3001      	adds	r0, #1
 80040f2:	3301      	adds	r3, #1
 80040f4:	9306      	str	r3, [sp, #24]
 80040f6:	9019      	str	r0, [sp, #100]	; 0x64
 80040f8:	e76f      	b.n	8003fda <_strtod_l+0x152>
 80040fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040fc:	195a      	adds	r2, r3, r5
 80040fe:	9219      	str	r2, [sp, #100]	; 0x64
 8004100:	9a06      	ldr	r2, [sp, #24]
 8004102:	5d5b      	ldrb	r3, [r3, r5]
 8004104:	2a00      	cmp	r2, #0
 8004106:	d148      	bne.n	800419a <_strtod_l+0x312>
 8004108:	4610      	mov	r0, r2
 800410a:	2b30      	cmp	r3, #48	; 0x30
 800410c:	d02a      	beq.n	8004164 <_strtod_l+0x2dc>
 800410e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004112:	2a08      	cmp	r2, #8
 8004114:	f200 8491 	bhi.w	8004a3a <_strtod_l+0xbb2>
 8004118:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800411a:	920a      	str	r2, [sp, #40]	; 0x28
 800411c:	4602      	mov	r2, r0
 800411e:	2000      	movs	r0, #0
 8004120:	4605      	mov	r5, r0
 8004122:	3b30      	subs	r3, #48	; 0x30
 8004124:	f100 0101 	add.w	r1, r0, #1
 8004128:	d011      	beq.n	800414e <_strtod_l+0x2c6>
 800412a:	440a      	add	r2, r1
 800412c:	eb00 0c05 	add.w	ip, r0, r5
 8004130:	4629      	mov	r1, r5
 8004132:	260a      	movs	r6, #10
 8004134:	4561      	cmp	r1, ip
 8004136:	d11b      	bne.n	8004170 <_strtod_l+0x2e8>
 8004138:	4428      	add	r0, r5
 800413a:	2808      	cmp	r0, #8
 800413c:	f100 0501 	add.w	r5, r0, #1
 8004140:	dc25      	bgt.n	800418e <_strtod_l+0x306>
 8004142:	9807      	ldr	r0, [sp, #28]
 8004144:	210a      	movs	r1, #10
 8004146:	fb01 3300 	mla	r3, r1, r0, r3
 800414a:	9307      	str	r3, [sp, #28]
 800414c:	2100      	movs	r1, #0
 800414e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004150:	1c58      	adds	r0, r3, #1
 8004152:	9019      	str	r0, [sp, #100]	; 0x64
 8004154:	785b      	ldrb	r3, [r3, #1]
 8004156:	4608      	mov	r0, r1
 8004158:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800415c:	2909      	cmp	r1, #9
 800415e:	d9e0      	bls.n	8004122 <_strtod_l+0x29a>
 8004160:	2101      	movs	r1, #1
 8004162:	e74d      	b.n	8004000 <_strtod_l+0x178>
 8004164:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	9219      	str	r2, [sp, #100]	; 0x64
 800416a:	3001      	adds	r0, #1
 800416c:	785b      	ldrb	r3, [r3, #1]
 800416e:	e7cc      	b.n	800410a <_strtod_l+0x282>
 8004170:	3101      	adds	r1, #1
 8004172:	f101 3eff 	add.w	lr, r1, #4294967295
 8004176:	f1be 0f08 	cmp.w	lr, #8
 800417a:	dc03      	bgt.n	8004184 <_strtod_l+0x2fc>
 800417c:	9f07      	ldr	r7, [sp, #28]
 800417e:	4377      	muls	r7, r6
 8004180:	9707      	str	r7, [sp, #28]
 8004182:	e7d7      	b.n	8004134 <_strtod_l+0x2ac>
 8004184:	2910      	cmp	r1, #16
 8004186:	bfd8      	it	le
 8004188:	fb06 f909 	mulle.w	r9, r6, r9
 800418c:	e7d2      	b.n	8004134 <_strtod_l+0x2ac>
 800418e:	2d10      	cmp	r5, #16
 8004190:	bfdc      	itt	le
 8004192:	210a      	movle	r1, #10
 8004194:	fb01 3909 	mlale	r9, r1, r9, r3
 8004198:	e7d8      	b.n	800414c <_strtod_l+0x2c4>
 800419a:	4602      	mov	r2, r0
 800419c:	9d06      	ldr	r5, [sp, #24]
 800419e:	e7db      	b.n	8004158 <_strtod_l+0x2d0>
 80041a0:	08007750 	.word	0x08007750
 80041a4:	08007719 	.word	0x08007719
 80041a8:	080077a3 	.word	0x080077a3
 80041ac:	7ff00000 	.word	0x7ff00000
 80041b0:	2101      	movs	r1, #1
 80041b2:	e72b      	b.n	800400c <_strtod_l+0x184>
 80041b4:	2300      	movs	r3, #0
 80041b6:	9305      	str	r3, [sp, #20]
 80041b8:	1ca3      	adds	r3, r4, #2
 80041ba:	9319      	str	r3, [sp, #100]	; 0x64
 80041bc:	78a3      	ldrb	r3, [r4, #2]
 80041be:	e736      	b.n	800402e <_strtod_l+0x1a6>
 80041c0:	2301      	movs	r3, #1
 80041c2:	e7f8      	b.n	80041b6 <_strtod_l+0x32e>
 80041c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041c6:	1c5e      	adds	r6, r3, #1
 80041c8:	9619      	str	r6, [sp, #100]	; 0x64
 80041ca:	785b      	ldrb	r3, [r3, #1]
 80041cc:	e734      	b.n	8004038 <_strtod_l+0x1b0>
 80041ce:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80041d2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80041d6:	e73d      	b.n	8004054 <_strtod_l+0x1cc>
 80041d8:	9419      	str	r4, [sp, #100]	; 0x64
 80041da:	f04f 0800 	mov.w	r8, #0
 80041de:	e74f      	b.n	8004080 <_strtod_l+0x1f8>
 80041e0:	2b69      	cmp	r3, #105	; 0x69
 80041e2:	f43f af62 	beq.w	80040aa <_strtod_l+0x222>
 80041e6:	2b6e      	cmp	r3, #110	; 0x6e
 80041e8:	f47f aeac 	bne.w	8003f44 <_strtod_l+0xbc>
 80041ec:	4988      	ldr	r1, [pc, #544]	; (8004410 <_strtod_l+0x588>)
 80041ee:	a819      	add	r0, sp, #100	; 0x64
 80041f0:	f002 f818 	bl	8006224 <__match>
 80041f4:	2800      	cmp	r0, #0
 80041f6:	f43f aea5 	beq.w	8003f44 <_strtod_l+0xbc>
 80041fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b28      	cmp	r3, #40	; 0x28
 8004200:	d10e      	bne.n	8004220 <_strtod_l+0x398>
 8004202:	aa1c      	add	r2, sp, #112	; 0x70
 8004204:	4983      	ldr	r1, [pc, #524]	; (8004414 <_strtod_l+0x58c>)
 8004206:	a819      	add	r0, sp, #100	; 0x64
 8004208:	f002 f81f 	bl	800624a <__hexnan>
 800420c:	2805      	cmp	r0, #5
 800420e:	d107      	bne.n	8004220 <_strtod_l+0x398>
 8004210:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004212:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004216:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800421a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800421e:	e673      	b.n	8003f08 <_strtod_l+0x80>
 8004220:	f8df b200 	ldr.w	fp, [pc, #512]	; 8004424 <_strtod_l+0x59c>
 8004224:	e755      	b.n	80040d2 <_strtod_l+0x24a>
 8004226:	9b06      	ldr	r3, [sp, #24]
 8004228:	9807      	ldr	r0, [sp, #28]
 800422a:	2b00      	cmp	r3, #0
 800422c:	bf08      	it	eq
 800422e:	462b      	moveq	r3, r5
 8004230:	2d10      	cmp	r5, #16
 8004232:	462c      	mov	r4, r5
 8004234:	eba8 0802 	sub.w	r8, r8, r2
 8004238:	bfa8      	it	ge
 800423a:	2410      	movge	r4, #16
 800423c:	9306      	str	r3, [sp, #24]
 800423e:	f7fc f969 	bl	8000514 <__aeabi_ui2d>
 8004242:	2c09      	cmp	r4, #9
 8004244:	4682      	mov	sl, r0
 8004246:	468b      	mov	fp, r1
 8004248:	dd13      	ble.n	8004272 <_strtod_l+0x3ea>
 800424a:	4b73      	ldr	r3, [pc, #460]	; (8004418 <_strtod_l+0x590>)
 800424c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004250:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004254:	f7fc f9d4 	bl	8000600 <__aeabi_dmul>
 8004258:	4606      	mov	r6, r0
 800425a:	4648      	mov	r0, r9
 800425c:	460f      	mov	r7, r1
 800425e:	f7fc f959 	bl	8000514 <__aeabi_ui2d>
 8004262:	4602      	mov	r2, r0
 8004264:	460b      	mov	r3, r1
 8004266:	4630      	mov	r0, r6
 8004268:	4639      	mov	r1, r7
 800426a:	f7fc f817 	bl	800029c <__adddf3>
 800426e:	4682      	mov	sl, r0
 8004270:	468b      	mov	fp, r1
 8004272:	2d0f      	cmp	r5, #15
 8004274:	dc36      	bgt.n	80042e4 <_strtod_l+0x45c>
 8004276:	f1b8 0f00 	cmp.w	r8, #0
 800427a:	f43f ae45 	beq.w	8003f08 <_strtod_l+0x80>
 800427e:	dd24      	ble.n	80042ca <_strtod_l+0x442>
 8004280:	f1b8 0f16 	cmp.w	r8, #22
 8004284:	dc0b      	bgt.n	800429e <_strtod_l+0x416>
 8004286:	4d64      	ldr	r5, [pc, #400]	; (8004418 <_strtod_l+0x590>)
 8004288:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 800428c:	e9d8 0100 	ldrd	r0, r1, [r8]
 8004290:	4652      	mov	r2, sl
 8004292:	465b      	mov	r3, fp
 8004294:	f7fc f9b4 	bl	8000600 <__aeabi_dmul>
 8004298:	4682      	mov	sl, r0
 800429a:	468b      	mov	fp, r1
 800429c:	e634      	b.n	8003f08 <_strtod_l+0x80>
 800429e:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80042a2:	4598      	cmp	r8, r3
 80042a4:	dc1e      	bgt.n	80042e4 <_strtod_l+0x45c>
 80042a6:	4c5c      	ldr	r4, [pc, #368]	; (8004418 <_strtod_l+0x590>)
 80042a8:	f1c5 050f 	rsb	r5, r5, #15
 80042ac:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80042b0:	eba8 0505 	sub.w	r5, r8, r5
 80042b4:	4652      	mov	r2, sl
 80042b6:	465b      	mov	r3, fp
 80042b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042bc:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80042c0:	f7fc f99e 	bl	8000600 <__aeabi_dmul>
 80042c4:	e9d4 2300 	ldrd	r2, r3, [r4]
 80042c8:	e7e4      	b.n	8004294 <_strtod_l+0x40c>
 80042ca:	f118 0f16 	cmn.w	r8, #22
 80042ce:	db09      	blt.n	80042e4 <_strtod_l+0x45c>
 80042d0:	4d51      	ldr	r5, [pc, #324]	; (8004418 <_strtod_l+0x590>)
 80042d2:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 80042d6:	e9d8 2300 	ldrd	r2, r3, [r8]
 80042da:	4650      	mov	r0, sl
 80042dc:	4659      	mov	r1, fp
 80042de:	f7fc fab9 	bl	8000854 <__aeabi_ddiv>
 80042e2:	e7d9      	b.n	8004298 <_strtod_l+0x410>
 80042e4:	1b2c      	subs	r4, r5, r4
 80042e6:	4444      	add	r4, r8
 80042e8:	2c00      	cmp	r4, #0
 80042ea:	dd70      	ble.n	80043ce <_strtod_l+0x546>
 80042ec:	f014 030f 	ands.w	r3, r4, #15
 80042f0:	d00a      	beq.n	8004308 <_strtod_l+0x480>
 80042f2:	4949      	ldr	r1, [pc, #292]	; (8004418 <_strtod_l+0x590>)
 80042f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80042f8:	4652      	mov	r2, sl
 80042fa:	465b      	mov	r3, fp
 80042fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004300:	f7fc f97e 	bl	8000600 <__aeabi_dmul>
 8004304:	4682      	mov	sl, r0
 8004306:	468b      	mov	fp, r1
 8004308:	f034 040f 	bics.w	r4, r4, #15
 800430c:	d050      	beq.n	80043b0 <_strtod_l+0x528>
 800430e:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8004312:	dd23      	ble.n	800435c <_strtod_l+0x4d4>
 8004314:	2400      	movs	r4, #0
 8004316:	4625      	mov	r5, r4
 8004318:	9407      	str	r4, [sp, #28]
 800431a:	9406      	str	r4, [sp, #24]
 800431c:	9a04      	ldr	r2, [sp, #16]
 800431e:	f8df b108 	ldr.w	fp, [pc, #264]	; 8004428 <_strtod_l+0x5a0>
 8004322:	2322      	movs	r3, #34	; 0x22
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	f04f 0a00 	mov.w	sl, #0
 800432a:	9b07      	ldr	r3, [sp, #28]
 800432c:	2b00      	cmp	r3, #0
 800432e:	f43f adeb 	beq.w	8003f08 <_strtod_l+0x80>
 8004332:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004334:	9804      	ldr	r0, [sp, #16]
 8004336:	f002 f8d7 	bl	80064e8 <_Bfree>
 800433a:	9906      	ldr	r1, [sp, #24]
 800433c:	9804      	ldr	r0, [sp, #16]
 800433e:	f002 f8d3 	bl	80064e8 <_Bfree>
 8004342:	4629      	mov	r1, r5
 8004344:	9804      	ldr	r0, [sp, #16]
 8004346:	f002 f8cf 	bl	80064e8 <_Bfree>
 800434a:	9907      	ldr	r1, [sp, #28]
 800434c:	9804      	ldr	r0, [sp, #16]
 800434e:	f002 f8cb 	bl	80064e8 <_Bfree>
 8004352:	4621      	mov	r1, r4
 8004354:	9804      	ldr	r0, [sp, #16]
 8004356:	f002 f8c7 	bl	80064e8 <_Bfree>
 800435a:	e5d5      	b.n	8003f08 <_strtod_l+0x80>
 800435c:	4e2f      	ldr	r6, [pc, #188]	; (800441c <_strtod_l+0x594>)
 800435e:	2300      	movs	r3, #0
 8004360:	1124      	asrs	r4, r4, #4
 8004362:	4650      	mov	r0, sl
 8004364:	4659      	mov	r1, fp
 8004366:	4699      	mov	r9, r3
 8004368:	4637      	mov	r7, r6
 800436a:	2c01      	cmp	r4, #1
 800436c:	dc23      	bgt.n	80043b6 <_strtod_l+0x52e>
 800436e:	b10b      	cbz	r3, 8004374 <_strtod_l+0x4ec>
 8004370:	4682      	mov	sl, r0
 8004372:	468b      	mov	fp, r1
 8004374:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004378:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 800437c:	4652      	mov	r2, sl
 800437e:	465b      	mov	r3, fp
 8004380:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004384:	f7fc f93c 	bl	8000600 <__aeabi_dmul>
 8004388:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800438c:	468b      	mov	fp, r1
 800438e:	460a      	mov	r2, r1
 8004390:	0d1b      	lsrs	r3, r3, #20
 8004392:	4923      	ldr	r1, [pc, #140]	; (8004420 <_strtod_l+0x598>)
 8004394:	051b      	lsls	r3, r3, #20
 8004396:	428b      	cmp	r3, r1
 8004398:	4682      	mov	sl, r0
 800439a:	d8bb      	bhi.n	8004314 <_strtod_l+0x48c>
 800439c:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80043a0:	428b      	cmp	r3, r1
 80043a2:	bf86      	itte	hi
 80043a4:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 800442c <_strtod_l+0x5a4>
 80043a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80043ac:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80043b0:	2300      	movs	r3, #0
 80043b2:	9305      	str	r3, [sp, #20]
 80043b4:	e06d      	b.n	8004492 <_strtod_l+0x60a>
 80043b6:	07e2      	lsls	r2, r4, #31
 80043b8:	d504      	bpl.n	80043c4 <_strtod_l+0x53c>
 80043ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80043be:	f7fc f91f 	bl	8000600 <__aeabi_dmul>
 80043c2:	2301      	movs	r3, #1
 80043c4:	f109 0901 	add.w	r9, r9, #1
 80043c8:	1064      	asrs	r4, r4, #1
 80043ca:	3608      	adds	r6, #8
 80043cc:	e7cd      	b.n	800436a <_strtod_l+0x4e2>
 80043ce:	d0ef      	beq.n	80043b0 <_strtod_l+0x528>
 80043d0:	4264      	negs	r4, r4
 80043d2:	f014 020f 	ands.w	r2, r4, #15
 80043d6:	d00a      	beq.n	80043ee <_strtod_l+0x566>
 80043d8:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <_strtod_l+0x590>)
 80043da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043de:	4650      	mov	r0, sl
 80043e0:	4659      	mov	r1, fp
 80043e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e6:	f7fc fa35 	bl	8000854 <__aeabi_ddiv>
 80043ea:	4682      	mov	sl, r0
 80043ec:	468b      	mov	fp, r1
 80043ee:	1124      	asrs	r4, r4, #4
 80043f0:	d0de      	beq.n	80043b0 <_strtod_l+0x528>
 80043f2:	2c1f      	cmp	r4, #31
 80043f4:	dd1c      	ble.n	8004430 <_strtod_l+0x5a8>
 80043f6:	2400      	movs	r4, #0
 80043f8:	4625      	mov	r5, r4
 80043fa:	9407      	str	r4, [sp, #28]
 80043fc:	9406      	str	r4, [sp, #24]
 80043fe:	9a04      	ldr	r2, [sp, #16]
 8004400:	2322      	movs	r3, #34	; 0x22
 8004402:	f04f 0a00 	mov.w	sl, #0
 8004406:	f04f 0b00 	mov.w	fp, #0
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	e78d      	b.n	800432a <_strtod_l+0x4a2>
 800440e:	bf00      	nop
 8004410:	08007721 	.word	0x08007721
 8004414:	08007764 	.word	0x08007764
 8004418:	08007848 	.word	0x08007848
 800441c:	08007820 	.word	0x08007820
 8004420:	7ca00000 	.word	0x7ca00000
 8004424:	fff80000 	.word	0xfff80000
 8004428:	7ff00000 	.word	0x7ff00000
 800442c:	7fefffff 	.word	0x7fefffff
 8004430:	f014 0310 	ands.w	r3, r4, #16
 8004434:	bf18      	it	ne
 8004436:	236a      	movne	r3, #106	; 0x6a
 8004438:	4ea0      	ldr	r6, [pc, #640]	; (80046bc <_strtod_l+0x834>)
 800443a:	9305      	str	r3, [sp, #20]
 800443c:	4650      	mov	r0, sl
 800443e:	4659      	mov	r1, fp
 8004440:	2300      	movs	r3, #0
 8004442:	2c00      	cmp	r4, #0
 8004444:	f300 8106 	bgt.w	8004654 <_strtod_l+0x7cc>
 8004448:	b10b      	cbz	r3, 800444e <_strtod_l+0x5c6>
 800444a:	4682      	mov	sl, r0
 800444c:	468b      	mov	fp, r1
 800444e:	9b05      	ldr	r3, [sp, #20]
 8004450:	b1bb      	cbz	r3, 8004482 <_strtod_l+0x5fa>
 8004452:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8004456:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800445a:	2b00      	cmp	r3, #0
 800445c:	4659      	mov	r1, fp
 800445e:	dd10      	ble.n	8004482 <_strtod_l+0x5fa>
 8004460:	2b1f      	cmp	r3, #31
 8004462:	f340 8101 	ble.w	8004668 <_strtod_l+0x7e0>
 8004466:	2b34      	cmp	r3, #52	; 0x34
 8004468:	bfde      	ittt	le
 800446a:	3b20      	suble	r3, #32
 800446c:	f04f 32ff 	movle.w	r2, #4294967295
 8004470:	fa02 f303 	lslle.w	r3, r2, r3
 8004474:	f04f 0a00 	mov.w	sl, #0
 8004478:	bfcc      	ite	gt
 800447a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800447e:	ea03 0b01 	andle.w	fp, r3, r1
 8004482:	2200      	movs	r2, #0
 8004484:	2300      	movs	r3, #0
 8004486:	4650      	mov	r0, sl
 8004488:	4659      	mov	r1, fp
 800448a:	f7fc fb21 	bl	8000ad0 <__aeabi_dcmpeq>
 800448e:	2800      	cmp	r0, #0
 8004490:	d1b1      	bne.n	80043f6 <_strtod_l+0x56e>
 8004492:	9b07      	ldr	r3, [sp, #28]
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	9a06      	ldr	r2, [sp, #24]
 8004498:	990a      	ldr	r1, [sp, #40]	; 0x28
 800449a:	9804      	ldr	r0, [sp, #16]
 800449c:	462b      	mov	r3, r5
 800449e:	f002 f875 	bl	800658c <__s2b>
 80044a2:	9007      	str	r0, [sp, #28]
 80044a4:	2800      	cmp	r0, #0
 80044a6:	f43f af35 	beq.w	8004314 <_strtod_l+0x48c>
 80044aa:	f1b8 0f00 	cmp.w	r8, #0
 80044ae:	f1c8 0300 	rsb	r3, r8, #0
 80044b2:	bfa8      	it	ge
 80044b4:	2300      	movge	r3, #0
 80044b6:	930e      	str	r3, [sp, #56]	; 0x38
 80044b8:	2400      	movs	r4, #0
 80044ba:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 80044be:	930f      	str	r3, [sp, #60]	; 0x3c
 80044c0:	4625      	mov	r5, r4
 80044c2:	9b07      	ldr	r3, [sp, #28]
 80044c4:	9804      	ldr	r0, [sp, #16]
 80044c6:	6859      	ldr	r1, [r3, #4]
 80044c8:	f001 ffda 	bl	8006480 <_Balloc>
 80044cc:	9006      	str	r0, [sp, #24]
 80044ce:	2800      	cmp	r0, #0
 80044d0:	f43f af24 	beq.w	800431c <_strtod_l+0x494>
 80044d4:	9b07      	ldr	r3, [sp, #28]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	3202      	adds	r2, #2
 80044da:	f103 010c 	add.w	r1, r3, #12
 80044de:	0092      	lsls	r2, r2, #2
 80044e0:	300c      	adds	r0, #12
 80044e2:	f7fe fcc4 	bl	8002e6e <memcpy>
 80044e6:	aa1c      	add	r2, sp, #112	; 0x70
 80044e8:	a91b      	add	r1, sp, #108	; 0x6c
 80044ea:	ec4b ab10 	vmov	d0, sl, fp
 80044ee:	9804      	ldr	r0, [sp, #16]
 80044f0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80044f4:	f002 fafa 	bl	8006aec <__d2b>
 80044f8:	901a      	str	r0, [sp, #104]	; 0x68
 80044fa:	2800      	cmp	r0, #0
 80044fc:	f43f af0e 	beq.w	800431c <_strtod_l+0x494>
 8004500:	2101      	movs	r1, #1
 8004502:	9804      	ldr	r0, [sp, #16]
 8004504:	f002 f8ce 	bl	80066a4 <__i2b>
 8004508:	4605      	mov	r5, r0
 800450a:	2800      	cmp	r0, #0
 800450c:	f43f af06 	beq.w	800431c <_strtod_l+0x494>
 8004510:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004512:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004514:	2e00      	cmp	r6, #0
 8004516:	bfab      	itete	ge
 8004518:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800451a:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800451c:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 800451e:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 8004522:	bfac      	ite	ge
 8004524:	eb03 0806 	addge.w	r8, r3, r6
 8004528:	1b9f      	sublt	r7, r3, r6
 800452a:	9b05      	ldr	r3, [sp, #20]
 800452c:	1af6      	subs	r6, r6, r3
 800452e:	4416      	add	r6, r2
 8004530:	4b63      	ldr	r3, [pc, #396]	; (80046c0 <_strtod_l+0x838>)
 8004532:	3e01      	subs	r6, #1
 8004534:	429e      	cmp	r6, r3
 8004536:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800453a:	f280 80a8 	bge.w	800468e <_strtod_l+0x806>
 800453e:	1b9b      	subs	r3, r3, r6
 8004540:	2b1f      	cmp	r3, #31
 8004542:	eba2 0203 	sub.w	r2, r2, r3
 8004546:	f04f 0901 	mov.w	r9, #1
 800454a:	f300 8094 	bgt.w	8004676 <_strtod_l+0x7ee>
 800454e:	fa09 f303 	lsl.w	r3, r9, r3
 8004552:	9314      	str	r3, [sp, #80]	; 0x50
 8004554:	2600      	movs	r6, #0
 8004556:	eb08 0902 	add.w	r9, r8, r2
 800455a:	9b05      	ldr	r3, [sp, #20]
 800455c:	45c8      	cmp	r8, r9
 800455e:	4417      	add	r7, r2
 8004560:	441f      	add	r7, r3
 8004562:	4643      	mov	r3, r8
 8004564:	bfa8      	it	ge
 8004566:	464b      	movge	r3, r9
 8004568:	42bb      	cmp	r3, r7
 800456a:	bfa8      	it	ge
 800456c:	463b      	movge	r3, r7
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfc2      	ittt	gt
 8004572:	eba9 0903 	subgt.w	r9, r9, r3
 8004576:	1aff      	subgt	r7, r7, r3
 8004578:	eba8 0803 	subgt.w	r8, r8, r3
 800457c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800457e:	b1bb      	cbz	r3, 80045b0 <_strtod_l+0x728>
 8004580:	4629      	mov	r1, r5
 8004582:	461a      	mov	r2, r3
 8004584:	9804      	ldr	r0, [sp, #16]
 8004586:	f002 f923 	bl	80067d0 <__pow5mult>
 800458a:	4605      	mov	r5, r0
 800458c:	2800      	cmp	r0, #0
 800458e:	f43f aec5 	beq.w	800431c <_strtod_l+0x494>
 8004592:	4601      	mov	r1, r0
 8004594:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004596:	9804      	ldr	r0, [sp, #16]
 8004598:	f002 f88d 	bl	80066b6 <__multiply>
 800459c:	9008      	str	r0, [sp, #32]
 800459e:	2800      	cmp	r0, #0
 80045a0:	f43f aebc 	beq.w	800431c <_strtod_l+0x494>
 80045a4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80045a6:	9804      	ldr	r0, [sp, #16]
 80045a8:	f001 ff9e 	bl	80064e8 <_Bfree>
 80045ac:	9b08      	ldr	r3, [sp, #32]
 80045ae:	931a      	str	r3, [sp, #104]	; 0x68
 80045b0:	f1b9 0f00 	cmp.w	r9, #0
 80045b4:	dc6f      	bgt.n	8004696 <_strtod_l+0x80e>
 80045b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d175      	bne.n	80046a8 <_strtod_l+0x820>
 80045bc:	2f00      	cmp	r7, #0
 80045be:	dd08      	ble.n	80045d2 <_strtod_l+0x74a>
 80045c0:	463a      	mov	r2, r7
 80045c2:	9906      	ldr	r1, [sp, #24]
 80045c4:	9804      	ldr	r0, [sp, #16]
 80045c6:	f002 f951 	bl	800686c <__lshift>
 80045ca:	9006      	str	r0, [sp, #24]
 80045cc:	2800      	cmp	r0, #0
 80045ce:	f43f aea5 	beq.w	800431c <_strtod_l+0x494>
 80045d2:	f1b8 0f00 	cmp.w	r8, #0
 80045d6:	dd08      	ble.n	80045ea <_strtod_l+0x762>
 80045d8:	4629      	mov	r1, r5
 80045da:	4642      	mov	r2, r8
 80045dc:	9804      	ldr	r0, [sp, #16]
 80045de:	f002 f945 	bl	800686c <__lshift>
 80045e2:	4605      	mov	r5, r0
 80045e4:	2800      	cmp	r0, #0
 80045e6:	f43f ae99 	beq.w	800431c <_strtod_l+0x494>
 80045ea:	9a06      	ldr	r2, [sp, #24]
 80045ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 80045ee:	9804      	ldr	r0, [sp, #16]
 80045f0:	f002 f9a7 	bl	8006942 <__mdiff>
 80045f4:	4604      	mov	r4, r0
 80045f6:	2800      	cmp	r0, #0
 80045f8:	f43f ae90 	beq.w	800431c <_strtod_l+0x494>
 80045fc:	68c3      	ldr	r3, [r0, #12]
 80045fe:	9308      	str	r3, [sp, #32]
 8004600:	2300      	movs	r3, #0
 8004602:	60c3      	str	r3, [r0, #12]
 8004604:	4629      	mov	r1, r5
 8004606:	f002 f982 	bl	800690e <__mcmp>
 800460a:	2800      	cmp	r0, #0
 800460c:	da5a      	bge.n	80046c4 <_strtod_l+0x83c>
 800460e:	9b08      	ldr	r3, [sp, #32]
 8004610:	b9e3      	cbnz	r3, 800464c <_strtod_l+0x7c4>
 8004612:	f1ba 0f00 	cmp.w	sl, #0
 8004616:	d119      	bne.n	800464c <_strtod_l+0x7c4>
 8004618:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800461c:	b9b3      	cbnz	r3, 800464c <_strtod_l+0x7c4>
 800461e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004622:	0d1b      	lsrs	r3, r3, #20
 8004624:	051b      	lsls	r3, r3, #20
 8004626:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800462a:	d90f      	bls.n	800464c <_strtod_l+0x7c4>
 800462c:	6963      	ldr	r3, [r4, #20]
 800462e:	b913      	cbnz	r3, 8004636 <_strtod_l+0x7ae>
 8004630:	6923      	ldr	r3, [r4, #16]
 8004632:	2b01      	cmp	r3, #1
 8004634:	dd0a      	ble.n	800464c <_strtod_l+0x7c4>
 8004636:	4621      	mov	r1, r4
 8004638:	2201      	movs	r2, #1
 800463a:	9804      	ldr	r0, [sp, #16]
 800463c:	f002 f916 	bl	800686c <__lshift>
 8004640:	4629      	mov	r1, r5
 8004642:	4604      	mov	r4, r0
 8004644:	f002 f963 	bl	800690e <__mcmp>
 8004648:	2800      	cmp	r0, #0
 800464a:	dc6c      	bgt.n	8004726 <_strtod_l+0x89e>
 800464c:	9b05      	ldr	r3, [sp, #20]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d176      	bne.n	8004740 <_strtod_l+0x8b8>
 8004652:	e66e      	b.n	8004332 <_strtod_l+0x4aa>
 8004654:	07e2      	lsls	r2, r4, #31
 8004656:	d504      	bpl.n	8004662 <_strtod_l+0x7da>
 8004658:	e9d6 2300 	ldrd	r2, r3, [r6]
 800465c:	f7fb ffd0 	bl	8000600 <__aeabi_dmul>
 8004660:	2301      	movs	r3, #1
 8004662:	1064      	asrs	r4, r4, #1
 8004664:	3608      	adds	r6, #8
 8004666:	e6ec      	b.n	8004442 <_strtod_l+0x5ba>
 8004668:	f04f 32ff 	mov.w	r2, #4294967295
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	ea03 0a0a 	and.w	sl, r3, sl
 8004674:	e705      	b.n	8004482 <_strtod_l+0x5fa>
 8004676:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800467a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800467e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8004682:	36e2      	adds	r6, #226	; 0xe2
 8004684:	fa09 f606 	lsl.w	r6, r9, r6
 8004688:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 800468c:	e763      	b.n	8004556 <_strtod_l+0x6ce>
 800468e:	2301      	movs	r3, #1
 8004690:	2600      	movs	r6, #0
 8004692:	9314      	str	r3, [sp, #80]	; 0x50
 8004694:	e75f      	b.n	8004556 <_strtod_l+0x6ce>
 8004696:	464a      	mov	r2, r9
 8004698:	991a      	ldr	r1, [sp, #104]	; 0x68
 800469a:	9804      	ldr	r0, [sp, #16]
 800469c:	f002 f8e6 	bl	800686c <__lshift>
 80046a0:	901a      	str	r0, [sp, #104]	; 0x68
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d187      	bne.n	80045b6 <_strtod_l+0x72e>
 80046a6:	e639      	b.n	800431c <_strtod_l+0x494>
 80046a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80046aa:	9906      	ldr	r1, [sp, #24]
 80046ac:	9804      	ldr	r0, [sp, #16]
 80046ae:	f002 f88f 	bl	80067d0 <__pow5mult>
 80046b2:	9006      	str	r0, [sp, #24]
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d181      	bne.n	80045bc <_strtod_l+0x734>
 80046b8:	e630      	b.n	800431c <_strtod_l+0x494>
 80046ba:	bf00      	nop
 80046bc:	08007778 	.word	0x08007778
 80046c0:	fffffc02 	.word	0xfffffc02
 80046c4:	f040 8086 	bne.w	80047d4 <_strtod_l+0x94c>
 80046c8:	9a08      	ldr	r2, [sp, #32]
 80046ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80046ce:	b332      	cbz	r2, 800471e <_strtod_l+0x896>
 80046d0:	4aad      	ldr	r2, [pc, #692]	; (8004988 <_strtod_l+0xb00>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	4659      	mov	r1, fp
 80046d6:	d152      	bne.n	800477e <_strtod_l+0x8f6>
 80046d8:	9b05      	ldr	r3, [sp, #20]
 80046da:	4650      	mov	r0, sl
 80046dc:	b1d3      	cbz	r3, 8004714 <_strtod_l+0x88c>
 80046de:	4aab      	ldr	r2, [pc, #684]	; (800498c <_strtod_l+0xb04>)
 80046e0:	400a      	ands	r2, r1
 80046e2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80046e6:	f04f 37ff 	mov.w	r7, #4294967295
 80046ea:	d816      	bhi.n	800471a <_strtod_l+0x892>
 80046ec:	0d12      	lsrs	r2, r2, #20
 80046ee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80046f2:	fa07 f303 	lsl.w	r3, r7, r3
 80046f6:	4283      	cmp	r3, r0
 80046f8:	d141      	bne.n	800477e <_strtod_l+0x8f6>
 80046fa:	4aa5      	ldr	r2, [pc, #660]	; (8004990 <_strtod_l+0xb08>)
 80046fc:	4291      	cmp	r1, r2
 80046fe:	d102      	bne.n	8004706 <_strtod_l+0x87e>
 8004700:	3301      	adds	r3, #1
 8004702:	f43f ae0b 	beq.w	800431c <_strtod_l+0x494>
 8004706:	4ba1      	ldr	r3, [pc, #644]	; (800498c <_strtod_l+0xb04>)
 8004708:	400b      	ands	r3, r1
 800470a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800470e:	f04f 0a00 	mov.w	sl, #0
 8004712:	e79b      	b.n	800464c <_strtod_l+0x7c4>
 8004714:	f04f 33ff 	mov.w	r3, #4294967295
 8004718:	e7ed      	b.n	80046f6 <_strtod_l+0x86e>
 800471a:	463b      	mov	r3, r7
 800471c:	e7eb      	b.n	80046f6 <_strtod_l+0x86e>
 800471e:	bb73      	cbnz	r3, 800477e <_strtod_l+0x8f6>
 8004720:	f1ba 0f00 	cmp.w	sl, #0
 8004724:	d12b      	bne.n	800477e <_strtod_l+0x8f6>
 8004726:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800472a:	9a05      	ldr	r2, [sp, #20]
 800472c:	0d1b      	lsrs	r3, r3, #20
 800472e:	051b      	lsls	r3, r3, #20
 8004730:	b1e2      	cbz	r2, 800476c <_strtod_l+0x8e4>
 8004732:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004736:	dc19      	bgt.n	800476c <_strtod_l+0x8e4>
 8004738:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800473c:	f77f ae5f 	ble.w	80043fe <_strtod_l+0x576>
 8004740:	4b94      	ldr	r3, [pc, #592]	; (8004994 <_strtod_l+0xb0c>)
 8004742:	930d      	str	r3, [sp, #52]	; 0x34
 8004744:	2300      	movs	r3, #0
 8004746:	930c      	str	r3, [sp, #48]	; 0x30
 8004748:	4650      	mov	r0, sl
 800474a:	4659      	mov	r1, fp
 800474c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004750:	f7fb ff56 	bl	8000600 <__aeabi_dmul>
 8004754:	4682      	mov	sl, r0
 8004756:	468b      	mov	fp, r1
 8004758:	2900      	cmp	r1, #0
 800475a:	f47f adea 	bne.w	8004332 <_strtod_l+0x4aa>
 800475e:	2800      	cmp	r0, #0
 8004760:	f47f ade7 	bne.w	8004332 <_strtod_l+0x4aa>
 8004764:	9a04      	ldr	r2, [sp, #16]
 8004766:	2322      	movs	r3, #34	; 0x22
 8004768:	6013      	str	r3, [r2, #0]
 800476a:	e5e2      	b.n	8004332 <_strtod_l+0x4aa>
 800476c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004770:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004774:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004778:	f04f 3aff 	mov.w	sl, #4294967295
 800477c:	e766      	b.n	800464c <_strtod_l+0x7c4>
 800477e:	b19e      	cbz	r6, 80047a8 <_strtod_l+0x920>
 8004780:	ea16 0f0b 	tst.w	r6, fp
 8004784:	f43f af62 	beq.w	800464c <_strtod_l+0x7c4>
 8004788:	9b08      	ldr	r3, [sp, #32]
 800478a:	9a05      	ldr	r2, [sp, #20]
 800478c:	4650      	mov	r0, sl
 800478e:	4659      	mov	r1, fp
 8004790:	b173      	cbz	r3, 80047b0 <_strtod_l+0x928>
 8004792:	f7ff fb5d 	bl	8003e50 <sulp>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800479e:	f7fb fd7d 	bl	800029c <__adddf3>
 80047a2:	4682      	mov	sl, r0
 80047a4:	468b      	mov	fp, r1
 80047a6:	e751      	b.n	800464c <_strtod_l+0x7c4>
 80047a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80047aa:	ea13 0f0a 	tst.w	r3, sl
 80047ae:	e7e9      	b.n	8004784 <_strtod_l+0x8fc>
 80047b0:	f7ff fb4e 	bl	8003e50 <sulp>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80047bc:	f7fb fd6c 	bl	8000298 <__aeabi_dsub>
 80047c0:	2200      	movs	r2, #0
 80047c2:	2300      	movs	r3, #0
 80047c4:	4682      	mov	sl, r0
 80047c6:	468b      	mov	fp, r1
 80047c8:	f7fc f982 	bl	8000ad0 <__aeabi_dcmpeq>
 80047cc:	2800      	cmp	r0, #0
 80047ce:	f47f ae16 	bne.w	80043fe <_strtod_l+0x576>
 80047d2:	e73b      	b.n	800464c <_strtod_l+0x7c4>
 80047d4:	4629      	mov	r1, r5
 80047d6:	4620      	mov	r0, r4
 80047d8:	f002 f9d7 	bl	8006b8a <__ratio>
 80047dc:	ec57 6b10 	vmov	r6, r7, d0
 80047e0:	2200      	movs	r2, #0
 80047e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80047e6:	ee10 0a10 	vmov	r0, s0
 80047ea:	4639      	mov	r1, r7
 80047ec:	f7fc f984 	bl	8000af8 <__aeabi_dcmple>
 80047f0:	2800      	cmp	r0, #0
 80047f2:	d074      	beq.n	80048de <_strtod_l+0xa56>
 80047f4:	9b08      	ldr	r3, [sp, #32]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d046      	beq.n	8004888 <_strtod_l+0xa00>
 80047fa:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8004998 <_strtod_l+0xb10>
 80047fe:	f04f 0800 	mov.w	r8, #0
 8004802:	4f65      	ldr	r7, [pc, #404]	; (8004998 <_strtod_l+0xb10>)
 8004804:	2600      	movs	r6, #0
 8004806:	4b61      	ldr	r3, [pc, #388]	; (800498c <_strtod_l+0xb04>)
 8004808:	ea0b 0303 	and.w	r3, fp, r3
 800480c:	9314      	str	r3, [sp, #80]	; 0x50
 800480e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004810:	4b62      	ldr	r3, [pc, #392]	; (800499c <_strtod_l+0xb14>)
 8004812:	429a      	cmp	r2, r3
 8004814:	f040 80ca 	bne.w	80049ac <_strtod_l+0xb24>
 8004818:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800481c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004820:	ec4b ab10 	vmov	d0, sl, fp
 8004824:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004828:	f002 f8ea 	bl	8006a00 <__ulp>
 800482c:	4640      	mov	r0, r8
 800482e:	ec53 2b10 	vmov	r2, r3, d0
 8004832:	4649      	mov	r1, r9
 8004834:	f7fb fee4 	bl	8000600 <__aeabi_dmul>
 8004838:	4652      	mov	r2, sl
 800483a:	465b      	mov	r3, fp
 800483c:	f7fb fd2e 	bl	800029c <__adddf3>
 8004840:	4a52      	ldr	r2, [pc, #328]	; (800498c <_strtod_l+0xb04>)
 8004842:	4b57      	ldr	r3, [pc, #348]	; (80049a0 <_strtod_l+0xb18>)
 8004844:	400a      	ands	r2, r1
 8004846:	429a      	cmp	r2, r3
 8004848:	4682      	mov	sl, r0
 800484a:	d95c      	bls.n	8004906 <_strtod_l+0xa7e>
 800484c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800484e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8004852:	429a      	cmp	r2, r3
 8004854:	d103      	bne.n	800485e <_strtod_l+0x9d6>
 8004856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004858:	3301      	adds	r3, #1
 800485a:	f43f ad5f 	beq.w	800431c <_strtod_l+0x494>
 800485e:	f8df b130 	ldr.w	fp, [pc, #304]	; 8004990 <_strtod_l+0xb08>
 8004862:	f04f 3aff 	mov.w	sl, #4294967295
 8004866:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004868:	9804      	ldr	r0, [sp, #16]
 800486a:	f001 fe3d 	bl	80064e8 <_Bfree>
 800486e:	9906      	ldr	r1, [sp, #24]
 8004870:	9804      	ldr	r0, [sp, #16]
 8004872:	f001 fe39 	bl	80064e8 <_Bfree>
 8004876:	4629      	mov	r1, r5
 8004878:	9804      	ldr	r0, [sp, #16]
 800487a:	f001 fe35 	bl	80064e8 <_Bfree>
 800487e:	4621      	mov	r1, r4
 8004880:	9804      	ldr	r0, [sp, #16]
 8004882:	f001 fe31 	bl	80064e8 <_Bfree>
 8004886:	e61c      	b.n	80044c2 <_strtod_l+0x63a>
 8004888:	f1ba 0f00 	cmp.w	sl, #0
 800488c:	d118      	bne.n	80048c0 <_strtod_l+0xa38>
 800488e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004892:	b9e3      	cbnz	r3, 80048ce <_strtod_l+0xa46>
 8004894:	2200      	movs	r2, #0
 8004896:	4b40      	ldr	r3, [pc, #256]	; (8004998 <_strtod_l+0xb10>)
 8004898:	4630      	mov	r0, r6
 800489a:	4639      	mov	r1, r7
 800489c:	f7fc f922 	bl	8000ae4 <__aeabi_dcmplt>
 80048a0:	b9d0      	cbnz	r0, 80048d8 <_strtod_l+0xa50>
 80048a2:	4630      	mov	r0, r6
 80048a4:	4639      	mov	r1, r7
 80048a6:	2200      	movs	r2, #0
 80048a8:	4b3e      	ldr	r3, [pc, #248]	; (80049a4 <_strtod_l+0xb1c>)
 80048aa:	f7fb fea9 	bl	8000600 <__aeabi_dmul>
 80048ae:	4606      	mov	r6, r0
 80048b0:	460f      	mov	r7, r1
 80048b2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80048b6:	9616      	str	r6, [sp, #88]	; 0x58
 80048b8:	9317      	str	r3, [sp, #92]	; 0x5c
 80048ba:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 80048be:	e7a2      	b.n	8004806 <_strtod_l+0x97e>
 80048c0:	f1ba 0f01 	cmp.w	sl, #1
 80048c4:	d103      	bne.n	80048ce <_strtod_l+0xa46>
 80048c6:	f1bb 0f00 	cmp.w	fp, #0
 80048ca:	f43f ad98 	beq.w	80043fe <_strtod_l+0x576>
 80048ce:	f04f 0800 	mov.w	r8, #0
 80048d2:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 80049a8 <_strtod_l+0xb20>
 80048d6:	e794      	b.n	8004802 <_strtod_l+0x97a>
 80048d8:	2600      	movs	r6, #0
 80048da:	4f32      	ldr	r7, [pc, #200]	; (80049a4 <_strtod_l+0xb1c>)
 80048dc:	e7e9      	b.n	80048b2 <_strtod_l+0xa2a>
 80048de:	4b31      	ldr	r3, [pc, #196]	; (80049a4 <_strtod_l+0xb1c>)
 80048e0:	4630      	mov	r0, r6
 80048e2:	4639      	mov	r1, r7
 80048e4:	2200      	movs	r2, #0
 80048e6:	f7fb fe8b 	bl	8000600 <__aeabi_dmul>
 80048ea:	9b08      	ldr	r3, [sp, #32]
 80048ec:	4606      	mov	r6, r0
 80048ee:	460f      	mov	r7, r1
 80048f0:	b933      	cbnz	r3, 8004900 <_strtod_l+0xa78>
 80048f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80048f6:	9010      	str	r0, [sp, #64]	; 0x40
 80048f8:	9311      	str	r3, [sp, #68]	; 0x44
 80048fa:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 80048fe:	e782      	b.n	8004806 <_strtod_l+0x97e>
 8004900:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8004904:	e7f9      	b.n	80048fa <_strtod_l+0xa72>
 8004906:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800490a:	9b05      	ldr	r3, [sp, #20]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1aa      	bne.n	8004866 <_strtod_l+0x9de>
 8004910:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004914:	0d1b      	lsrs	r3, r3, #20
 8004916:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004918:	051b      	lsls	r3, r3, #20
 800491a:	429a      	cmp	r2, r3
 800491c:	46d8      	mov	r8, fp
 800491e:	d1a2      	bne.n	8004866 <_strtod_l+0x9de>
 8004920:	4639      	mov	r1, r7
 8004922:	4630      	mov	r0, r6
 8004924:	f7fc f91c 	bl	8000b60 <__aeabi_d2iz>
 8004928:	f7fb fe04 	bl	8000534 <__aeabi_i2d>
 800492c:	460b      	mov	r3, r1
 800492e:	4602      	mov	r2, r0
 8004930:	4639      	mov	r1, r7
 8004932:	4630      	mov	r0, r6
 8004934:	f7fb fcb0 	bl	8000298 <__aeabi_dsub>
 8004938:	9b08      	ldr	r3, [sp, #32]
 800493a:	4606      	mov	r6, r0
 800493c:	460f      	mov	r7, r1
 800493e:	b933      	cbnz	r3, 800494e <_strtod_l+0xac6>
 8004940:	f1ba 0f00 	cmp.w	sl, #0
 8004944:	d103      	bne.n	800494e <_strtod_l+0xac6>
 8004946:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800494a:	2b00      	cmp	r3, #0
 800494c:	d068      	beq.n	8004a20 <_strtod_l+0xb98>
 800494e:	a30a      	add	r3, pc, #40	; (adr r3, 8004978 <_strtod_l+0xaf0>)
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	4630      	mov	r0, r6
 8004956:	4639      	mov	r1, r7
 8004958:	f7fc f8c4 	bl	8000ae4 <__aeabi_dcmplt>
 800495c:	2800      	cmp	r0, #0
 800495e:	f47f ace8 	bne.w	8004332 <_strtod_l+0x4aa>
 8004962:	a307      	add	r3, pc, #28	; (adr r3, 8004980 <_strtod_l+0xaf8>)
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	4630      	mov	r0, r6
 800496a:	4639      	mov	r1, r7
 800496c:	f7fc f8d8 	bl	8000b20 <__aeabi_dcmpgt>
 8004970:	2800      	cmp	r0, #0
 8004972:	f43f af78 	beq.w	8004866 <_strtod_l+0x9de>
 8004976:	e4dc      	b.n	8004332 <_strtod_l+0x4aa>
 8004978:	94a03595 	.word	0x94a03595
 800497c:	3fdfffff 	.word	0x3fdfffff
 8004980:	35afe535 	.word	0x35afe535
 8004984:	3fe00000 	.word	0x3fe00000
 8004988:	000fffff 	.word	0x000fffff
 800498c:	7ff00000 	.word	0x7ff00000
 8004990:	7fefffff 	.word	0x7fefffff
 8004994:	39500000 	.word	0x39500000
 8004998:	3ff00000 	.word	0x3ff00000
 800499c:	7fe00000 	.word	0x7fe00000
 80049a0:	7c9fffff 	.word	0x7c9fffff
 80049a4:	3fe00000 	.word	0x3fe00000
 80049a8:	bff00000 	.word	0xbff00000
 80049ac:	9b05      	ldr	r3, [sp, #20]
 80049ae:	b31b      	cbz	r3, 80049f8 <_strtod_l+0xb70>
 80049b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80049b2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80049b6:	d81f      	bhi.n	80049f8 <_strtod_l+0xb70>
 80049b8:	a325      	add	r3, pc, #148	; (adr r3, 8004a50 <_strtod_l+0xbc8>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	4630      	mov	r0, r6
 80049c0:	4639      	mov	r1, r7
 80049c2:	f7fc f899 	bl	8000af8 <__aeabi_dcmple>
 80049c6:	b190      	cbz	r0, 80049ee <_strtod_l+0xb66>
 80049c8:	4639      	mov	r1, r7
 80049ca:	4630      	mov	r0, r6
 80049cc:	f7fc f8f0 	bl	8000bb0 <__aeabi_d2uiz>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	bf08      	it	eq
 80049d4:	2001      	moveq	r0, #1
 80049d6:	f7fb fd9d 	bl	8000514 <__aeabi_ui2d>
 80049da:	9b08      	ldr	r3, [sp, #32]
 80049dc:	4606      	mov	r6, r0
 80049de:	460f      	mov	r7, r1
 80049e0:	b9db      	cbnz	r3, 8004a1a <_strtod_l+0xb92>
 80049e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80049e6:	9012      	str	r0, [sp, #72]	; 0x48
 80049e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80049ea:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 80049ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80049f0:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 80049f4:	eba3 0902 	sub.w	r9, r3, r2
 80049f8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80049fc:	f002 f800 	bl	8006a00 <__ulp>
 8004a00:	4640      	mov	r0, r8
 8004a02:	ec53 2b10 	vmov	r2, r3, d0
 8004a06:	4649      	mov	r1, r9
 8004a08:	f7fb fdfa 	bl	8000600 <__aeabi_dmul>
 8004a0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a10:	f7fb fc44 	bl	800029c <__adddf3>
 8004a14:	4682      	mov	sl, r0
 8004a16:	468b      	mov	fp, r1
 8004a18:	e777      	b.n	800490a <_strtod_l+0xa82>
 8004a1a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8004a1e:	e7e4      	b.n	80049ea <_strtod_l+0xb62>
 8004a20:	a30d      	add	r3, pc, #52	; (adr r3, 8004a58 <_strtod_l+0xbd0>)
 8004a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a26:	f7fc f85d 	bl	8000ae4 <__aeabi_dcmplt>
 8004a2a:	e7a1      	b.n	8004970 <_strtod_l+0xae8>
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a30:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004a32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	f7ff ba6b 	b.w	8003f10 <_strtod_l+0x88>
 8004a3a:	2b65      	cmp	r3, #101	; 0x65
 8004a3c:	f04f 0200 	mov.w	r2, #0
 8004a40:	f43f abb6 	beq.w	80041b0 <_strtod_l+0x328>
 8004a44:	4615      	mov	r5, r2
 8004a46:	2101      	movs	r1, #1
 8004a48:	f7ff badc 	b.w	8004004 <_strtod_l+0x17c>
 8004a4c:	f3af 8000 	nop.w
 8004a50:	ffc00000 	.word	0xffc00000
 8004a54:	41dfffff 	.word	0x41dfffff
 8004a58:	94a03595 	.word	0x94a03595
 8004a5c:	3fcfffff 	.word	0x3fcfffff

08004a60 <_strtod_r>:
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <_strtod_r+0x18>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	b410      	push	{r4}
 8004a66:	6a1b      	ldr	r3, [r3, #32]
 8004a68:	4c04      	ldr	r4, [pc, #16]	; (8004a7c <_strtod_r+0x1c>)
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	bf08      	it	eq
 8004a6e:	4623      	moveq	r3, r4
 8004a70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a74:	f7ff ba08 	b.w	8003e88 <_strtod_l>
 8004a78:	20000010 	.word	0x20000010
 8004a7c:	20000074 	.word	0x20000074

08004a80 <_strtol_l.isra.0>:
 8004a80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a84:	4680      	mov	r8, r0
 8004a86:	4689      	mov	r9, r1
 8004a88:	4692      	mov	sl, r2
 8004a8a:	461f      	mov	r7, r3
 8004a8c:	468b      	mov	fp, r1
 8004a8e:	465d      	mov	r5, fp
 8004a90:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a96:	f001 fc68 	bl	800636a <__locale_ctype_ptr_l>
 8004a9a:	4420      	add	r0, r4
 8004a9c:	7846      	ldrb	r6, [r0, #1]
 8004a9e:	f016 0608 	ands.w	r6, r6, #8
 8004aa2:	d10b      	bne.n	8004abc <_strtol_l.isra.0+0x3c>
 8004aa4:	2c2d      	cmp	r4, #45	; 0x2d
 8004aa6:	d10b      	bne.n	8004ac0 <_strtol_l.isra.0+0x40>
 8004aa8:	782c      	ldrb	r4, [r5, #0]
 8004aaa:	2601      	movs	r6, #1
 8004aac:	f10b 0502 	add.w	r5, fp, #2
 8004ab0:	b167      	cbz	r7, 8004acc <_strtol_l.isra.0+0x4c>
 8004ab2:	2f10      	cmp	r7, #16
 8004ab4:	d114      	bne.n	8004ae0 <_strtol_l.isra.0+0x60>
 8004ab6:	2c30      	cmp	r4, #48	; 0x30
 8004ab8:	d00a      	beq.n	8004ad0 <_strtol_l.isra.0+0x50>
 8004aba:	e011      	b.n	8004ae0 <_strtol_l.isra.0+0x60>
 8004abc:	46ab      	mov	fp, r5
 8004abe:	e7e6      	b.n	8004a8e <_strtol_l.isra.0+0xe>
 8004ac0:	2c2b      	cmp	r4, #43	; 0x2b
 8004ac2:	bf04      	itt	eq
 8004ac4:	782c      	ldrbeq	r4, [r5, #0]
 8004ac6:	f10b 0502 	addeq.w	r5, fp, #2
 8004aca:	e7f1      	b.n	8004ab0 <_strtol_l.isra.0+0x30>
 8004acc:	2c30      	cmp	r4, #48	; 0x30
 8004ace:	d127      	bne.n	8004b20 <_strtol_l.isra.0+0xa0>
 8004ad0:	782b      	ldrb	r3, [r5, #0]
 8004ad2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004ad6:	2b58      	cmp	r3, #88	; 0x58
 8004ad8:	d14b      	bne.n	8004b72 <_strtol_l.isra.0+0xf2>
 8004ada:	786c      	ldrb	r4, [r5, #1]
 8004adc:	2710      	movs	r7, #16
 8004ade:	3502      	adds	r5, #2
 8004ae0:	2e00      	cmp	r6, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004ae8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004aec:	2200      	movs	r2, #0
 8004aee:	fbb1 fef7 	udiv	lr, r1, r7
 8004af2:	4610      	mov	r0, r2
 8004af4:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004af8:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004afc:	2b09      	cmp	r3, #9
 8004afe:	d811      	bhi.n	8004b24 <_strtol_l.isra.0+0xa4>
 8004b00:	461c      	mov	r4, r3
 8004b02:	42a7      	cmp	r7, r4
 8004b04:	dd1d      	ble.n	8004b42 <_strtol_l.isra.0+0xc2>
 8004b06:	1c53      	adds	r3, r2, #1
 8004b08:	d007      	beq.n	8004b1a <_strtol_l.isra.0+0x9a>
 8004b0a:	4586      	cmp	lr, r0
 8004b0c:	d316      	bcc.n	8004b3c <_strtol_l.isra.0+0xbc>
 8004b0e:	d101      	bne.n	8004b14 <_strtol_l.isra.0+0x94>
 8004b10:	45a4      	cmp	ip, r4
 8004b12:	db13      	blt.n	8004b3c <_strtol_l.isra.0+0xbc>
 8004b14:	fb00 4007 	mla	r0, r0, r7, r4
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004b1e:	e7eb      	b.n	8004af8 <_strtol_l.isra.0+0x78>
 8004b20:	270a      	movs	r7, #10
 8004b22:	e7dd      	b.n	8004ae0 <_strtol_l.isra.0+0x60>
 8004b24:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004b28:	2b19      	cmp	r3, #25
 8004b2a:	d801      	bhi.n	8004b30 <_strtol_l.isra.0+0xb0>
 8004b2c:	3c37      	subs	r4, #55	; 0x37
 8004b2e:	e7e8      	b.n	8004b02 <_strtol_l.isra.0+0x82>
 8004b30:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004b34:	2b19      	cmp	r3, #25
 8004b36:	d804      	bhi.n	8004b42 <_strtol_l.isra.0+0xc2>
 8004b38:	3c57      	subs	r4, #87	; 0x57
 8004b3a:	e7e2      	b.n	8004b02 <_strtol_l.isra.0+0x82>
 8004b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b40:	e7eb      	b.n	8004b1a <_strtol_l.isra.0+0x9a>
 8004b42:	1c53      	adds	r3, r2, #1
 8004b44:	d108      	bne.n	8004b58 <_strtol_l.isra.0+0xd8>
 8004b46:	2322      	movs	r3, #34	; 0x22
 8004b48:	f8c8 3000 	str.w	r3, [r8]
 8004b4c:	4608      	mov	r0, r1
 8004b4e:	f1ba 0f00 	cmp.w	sl, #0
 8004b52:	d107      	bne.n	8004b64 <_strtol_l.isra.0+0xe4>
 8004b54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b58:	b106      	cbz	r6, 8004b5c <_strtol_l.isra.0+0xdc>
 8004b5a:	4240      	negs	r0, r0
 8004b5c:	f1ba 0f00 	cmp.w	sl, #0
 8004b60:	d00c      	beq.n	8004b7c <_strtol_l.isra.0+0xfc>
 8004b62:	b122      	cbz	r2, 8004b6e <_strtol_l.isra.0+0xee>
 8004b64:	3d01      	subs	r5, #1
 8004b66:	f8ca 5000 	str.w	r5, [sl]
 8004b6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b6e:	464d      	mov	r5, r9
 8004b70:	e7f9      	b.n	8004b66 <_strtol_l.isra.0+0xe6>
 8004b72:	2430      	movs	r4, #48	; 0x30
 8004b74:	2f00      	cmp	r7, #0
 8004b76:	d1b3      	bne.n	8004ae0 <_strtol_l.isra.0+0x60>
 8004b78:	2708      	movs	r7, #8
 8004b7a:	e7b1      	b.n	8004ae0 <_strtol_l.isra.0+0x60>
 8004b7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004b80 <_strtol_r>:
 8004b80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b82:	4c06      	ldr	r4, [pc, #24]	; (8004b9c <_strtol_r+0x1c>)
 8004b84:	4d06      	ldr	r5, [pc, #24]	; (8004ba0 <_strtol_r+0x20>)
 8004b86:	6824      	ldr	r4, [r4, #0]
 8004b88:	6a24      	ldr	r4, [r4, #32]
 8004b8a:	2c00      	cmp	r4, #0
 8004b8c:	bf08      	it	eq
 8004b8e:	462c      	moveq	r4, r5
 8004b90:	9400      	str	r4, [sp, #0]
 8004b92:	f7ff ff75 	bl	8004a80 <_strtol_l.isra.0>
 8004b96:	b003      	add	sp, #12
 8004b98:	bd30      	pop	{r4, r5, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000010 	.word	0x20000010
 8004ba0:	20000074 	.word	0x20000074

08004ba4 <__swbuf_r>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	460e      	mov	r6, r1
 8004ba8:	4614      	mov	r4, r2
 8004baa:	4605      	mov	r5, r0
 8004bac:	b118      	cbz	r0, 8004bb6 <__swbuf_r+0x12>
 8004bae:	6983      	ldr	r3, [r0, #24]
 8004bb0:	b90b      	cbnz	r3, 8004bb6 <__swbuf_r+0x12>
 8004bb2:	f001 f817 	bl	8005be4 <__sinit>
 8004bb6:	4b21      	ldr	r3, [pc, #132]	; (8004c3c <__swbuf_r+0x98>)
 8004bb8:	429c      	cmp	r4, r3
 8004bba:	d12a      	bne.n	8004c12 <__swbuf_r+0x6e>
 8004bbc:	686c      	ldr	r4, [r5, #4]
 8004bbe:	69a3      	ldr	r3, [r4, #24]
 8004bc0:	60a3      	str	r3, [r4, #8]
 8004bc2:	89a3      	ldrh	r3, [r4, #12]
 8004bc4:	071a      	lsls	r2, r3, #28
 8004bc6:	d52e      	bpl.n	8004c26 <__swbuf_r+0x82>
 8004bc8:	6923      	ldr	r3, [r4, #16]
 8004bca:	b363      	cbz	r3, 8004c26 <__swbuf_r+0x82>
 8004bcc:	6923      	ldr	r3, [r4, #16]
 8004bce:	6820      	ldr	r0, [r4, #0]
 8004bd0:	1ac0      	subs	r0, r0, r3
 8004bd2:	6963      	ldr	r3, [r4, #20]
 8004bd4:	b2f6      	uxtb	r6, r6
 8004bd6:	4298      	cmp	r0, r3
 8004bd8:	4637      	mov	r7, r6
 8004bda:	db04      	blt.n	8004be6 <__swbuf_r+0x42>
 8004bdc:	4621      	mov	r1, r4
 8004bde:	4628      	mov	r0, r5
 8004be0:	f000 ff84 	bl	8005aec <_fflush_r>
 8004be4:	bb28      	cbnz	r0, 8004c32 <__swbuf_r+0x8e>
 8004be6:	68a3      	ldr	r3, [r4, #8]
 8004be8:	3b01      	subs	r3, #1
 8004bea:	60a3      	str	r3, [r4, #8]
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	6022      	str	r2, [r4, #0]
 8004bf2:	701e      	strb	r6, [r3, #0]
 8004bf4:	6963      	ldr	r3, [r4, #20]
 8004bf6:	3001      	adds	r0, #1
 8004bf8:	4298      	cmp	r0, r3
 8004bfa:	d004      	beq.n	8004c06 <__swbuf_r+0x62>
 8004bfc:	89a3      	ldrh	r3, [r4, #12]
 8004bfe:	07db      	lsls	r3, r3, #31
 8004c00:	d519      	bpl.n	8004c36 <__swbuf_r+0x92>
 8004c02:	2e0a      	cmp	r6, #10
 8004c04:	d117      	bne.n	8004c36 <__swbuf_r+0x92>
 8004c06:	4621      	mov	r1, r4
 8004c08:	4628      	mov	r0, r5
 8004c0a:	f000 ff6f 	bl	8005aec <_fflush_r>
 8004c0e:	b190      	cbz	r0, 8004c36 <__swbuf_r+0x92>
 8004c10:	e00f      	b.n	8004c32 <__swbuf_r+0x8e>
 8004c12:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <__swbuf_r+0x9c>)
 8004c14:	429c      	cmp	r4, r3
 8004c16:	d101      	bne.n	8004c1c <__swbuf_r+0x78>
 8004c18:	68ac      	ldr	r4, [r5, #8]
 8004c1a:	e7d0      	b.n	8004bbe <__swbuf_r+0x1a>
 8004c1c:	4b09      	ldr	r3, [pc, #36]	; (8004c44 <__swbuf_r+0xa0>)
 8004c1e:	429c      	cmp	r4, r3
 8004c20:	bf08      	it	eq
 8004c22:	68ec      	ldreq	r4, [r5, #12]
 8004c24:	e7cb      	b.n	8004bbe <__swbuf_r+0x1a>
 8004c26:	4621      	mov	r1, r4
 8004c28:	4628      	mov	r0, r5
 8004c2a:	f000 f80d 	bl	8004c48 <__swsetup_r>
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	d0cc      	beq.n	8004bcc <__swbuf_r+0x28>
 8004c32:	f04f 37ff 	mov.w	r7, #4294967295
 8004c36:	4638      	mov	r0, r7
 8004c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	080077d0 	.word	0x080077d0
 8004c40:	080077f0 	.word	0x080077f0
 8004c44:	080077b0 	.word	0x080077b0

08004c48 <__swsetup_r>:
 8004c48:	4b32      	ldr	r3, [pc, #200]	; (8004d14 <__swsetup_r+0xcc>)
 8004c4a:	b570      	push	{r4, r5, r6, lr}
 8004c4c:	681d      	ldr	r5, [r3, #0]
 8004c4e:	4606      	mov	r6, r0
 8004c50:	460c      	mov	r4, r1
 8004c52:	b125      	cbz	r5, 8004c5e <__swsetup_r+0x16>
 8004c54:	69ab      	ldr	r3, [r5, #24]
 8004c56:	b913      	cbnz	r3, 8004c5e <__swsetup_r+0x16>
 8004c58:	4628      	mov	r0, r5
 8004c5a:	f000 ffc3 	bl	8005be4 <__sinit>
 8004c5e:	4b2e      	ldr	r3, [pc, #184]	; (8004d18 <__swsetup_r+0xd0>)
 8004c60:	429c      	cmp	r4, r3
 8004c62:	d10f      	bne.n	8004c84 <__swsetup_r+0x3c>
 8004c64:	686c      	ldr	r4, [r5, #4]
 8004c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	0715      	lsls	r5, r2, #28
 8004c6e:	d42c      	bmi.n	8004cca <__swsetup_r+0x82>
 8004c70:	06d0      	lsls	r0, r2, #27
 8004c72:	d411      	bmi.n	8004c98 <__swsetup_r+0x50>
 8004c74:	2209      	movs	r2, #9
 8004c76:	6032      	str	r2, [r6, #0]
 8004c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c7c:	81a3      	strh	r3, [r4, #12]
 8004c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
 8004c84:	4b25      	ldr	r3, [pc, #148]	; (8004d1c <__swsetup_r+0xd4>)
 8004c86:	429c      	cmp	r4, r3
 8004c88:	d101      	bne.n	8004c8e <__swsetup_r+0x46>
 8004c8a:	68ac      	ldr	r4, [r5, #8]
 8004c8c:	e7eb      	b.n	8004c66 <__swsetup_r+0x1e>
 8004c8e:	4b24      	ldr	r3, [pc, #144]	; (8004d20 <__swsetup_r+0xd8>)
 8004c90:	429c      	cmp	r4, r3
 8004c92:	bf08      	it	eq
 8004c94:	68ec      	ldreq	r4, [r5, #12]
 8004c96:	e7e6      	b.n	8004c66 <__swsetup_r+0x1e>
 8004c98:	0751      	lsls	r1, r2, #29
 8004c9a:	d512      	bpl.n	8004cc2 <__swsetup_r+0x7a>
 8004c9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c9e:	b141      	cbz	r1, 8004cb2 <__swsetup_r+0x6a>
 8004ca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ca4:	4299      	cmp	r1, r3
 8004ca6:	d002      	beq.n	8004cae <__swsetup_r+0x66>
 8004ca8:	4630      	mov	r0, r6
 8004caa:	f7fe f8f3 	bl	8002e94 <_free_r>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	6363      	str	r3, [r4, #52]	; 0x34
 8004cb2:	89a3      	ldrh	r3, [r4, #12]
 8004cb4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004cb8:	81a3      	strh	r3, [r4, #12]
 8004cba:	2300      	movs	r3, #0
 8004cbc:	6063      	str	r3, [r4, #4]
 8004cbe:	6923      	ldr	r3, [r4, #16]
 8004cc0:	6023      	str	r3, [r4, #0]
 8004cc2:	89a3      	ldrh	r3, [r4, #12]
 8004cc4:	f043 0308 	orr.w	r3, r3, #8
 8004cc8:	81a3      	strh	r3, [r4, #12]
 8004cca:	6923      	ldr	r3, [r4, #16]
 8004ccc:	b94b      	cbnz	r3, 8004ce2 <__swsetup_r+0x9a>
 8004cce:	89a3      	ldrh	r3, [r4, #12]
 8004cd0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004cd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cd8:	d003      	beq.n	8004ce2 <__swsetup_r+0x9a>
 8004cda:	4621      	mov	r1, r4
 8004cdc:	4630      	mov	r0, r6
 8004cde:	f001 fb7b 	bl	80063d8 <__smakebuf_r>
 8004ce2:	89a2      	ldrh	r2, [r4, #12]
 8004ce4:	f012 0301 	ands.w	r3, r2, #1
 8004ce8:	d00c      	beq.n	8004d04 <__swsetup_r+0xbc>
 8004cea:	2300      	movs	r3, #0
 8004cec:	60a3      	str	r3, [r4, #8]
 8004cee:	6963      	ldr	r3, [r4, #20]
 8004cf0:	425b      	negs	r3, r3
 8004cf2:	61a3      	str	r3, [r4, #24]
 8004cf4:	6923      	ldr	r3, [r4, #16]
 8004cf6:	b953      	cbnz	r3, 8004d0e <__swsetup_r+0xc6>
 8004cf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cfc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004d00:	d1ba      	bne.n	8004c78 <__swsetup_r+0x30>
 8004d02:	bd70      	pop	{r4, r5, r6, pc}
 8004d04:	0792      	lsls	r2, r2, #30
 8004d06:	bf58      	it	pl
 8004d08:	6963      	ldrpl	r3, [r4, #20]
 8004d0a:	60a3      	str	r3, [r4, #8]
 8004d0c:	e7f2      	b.n	8004cf4 <__swsetup_r+0xac>
 8004d0e:	2000      	movs	r0, #0
 8004d10:	e7f7      	b.n	8004d02 <__swsetup_r+0xba>
 8004d12:	bf00      	nop
 8004d14:	20000010 	.word	0x20000010
 8004d18:	080077d0 	.word	0x080077d0
 8004d1c:	080077f0 	.word	0x080077f0
 8004d20:	080077b0 	.word	0x080077b0

08004d24 <quorem>:
 8004d24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d28:	6903      	ldr	r3, [r0, #16]
 8004d2a:	690c      	ldr	r4, [r1, #16]
 8004d2c:	429c      	cmp	r4, r3
 8004d2e:	4680      	mov	r8, r0
 8004d30:	f300 8082 	bgt.w	8004e38 <quorem+0x114>
 8004d34:	3c01      	subs	r4, #1
 8004d36:	f101 0714 	add.w	r7, r1, #20
 8004d3a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004d3e:	f100 0614 	add.w	r6, r0, #20
 8004d42:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004d46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004d4a:	eb06 030e 	add.w	r3, r6, lr
 8004d4e:	3501      	adds	r5, #1
 8004d50:	eb07 090e 	add.w	r9, r7, lr
 8004d54:	9301      	str	r3, [sp, #4]
 8004d56:	fbb0 f5f5 	udiv	r5, r0, r5
 8004d5a:	b395      	cbz	r5, 8004dc2 <quorem+0x9e>
 8004d5c:	f04f 0a00 	mov.w	sl, #0
 8004d60:	4638      	mov	r0, r7
 8004d62:	46b4      	mov	ip, r6
 8004d64:	46d3      	mov	fp, sl
 8004d66:	f850 2b04 	ldr.w	r2, [r0], #4
 8004d6a:	b293      	uxth	r3, r2
 8004d6c:	fb05 a303 	mla	r3, r5, r3, sl
 8004d70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	ebab 0303 	sub.w	r3, fp, r3
 8004d7a:	0c12      	lsrs	r2, r2, #16
 8004d7c:	f8bc b000 	ldrh.w	fp, [ip]
 8004d80:	fb05 a202 	mla	r2, r5, r2, sl
 8004d84:	fa13 f38b 	uxtah	r3, r3, fp
 8004d88:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004d8c:	fa1f fb82 	uxth.w	fp, r2
 8004d90:	f8dc 2000 	ldr.w	r2, [ip]
 8004d94:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004d98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004da2:	4581      	cmp	r9, r0
 8004da4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004da8:	f84c 3b04 	str.w	r3, [ip], #4
 8004dac:	d2db      	bcs.n	8004d66 <quorem+0x42>
 8004dae:	f856 300e 	ldr.w	r3, [r6, lr]
 8004db2:	b933      	cbnz	r3, 8004dc2 <quorem+0x9e>
 8004db4:	9b01      	ldr	r3, [sp, #4]
 8004db6:	3b04      	subs	r3, #4
 8004db8:	429e      	cmp	r6, r3
 8004dba:	461a      	mov	r2, r3
 8004dbc:	d330      	bcc.n	8004e20 <quorem+0xfc>
 8004dbe:	f8c8 4010 	str.w	r4, [r8, #16]
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f001 fda3 	bl	800690e <__mcmp>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	db25      	blt.n	8004e18 <quorem+0xf4>
 8004dcc:	3501      	adds	r5, #1
 8004dce:	4630      	mov	r0, r6
 8004dd0:	f04f 0e00 	mov.w	lr, #0
 8004dd4:	f857 2b04 	ldr.w	r2, [r7], #4
 8004dd8:	f8d0 c000 	ldr.w	ip, [r0]
 8004ddc:	b293      	uxth	r3, r2
 8004dde:	ebae 0303 	sub.w	r3, lr, r3
 8004de2:	0c12      	lsrs	r2, r2, #16
 8004de4:	fa13 f38c 	uxtah	r3, r3, ip
 8004de8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004dec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004df6:	45b9      	cmp	r9, r7
 8004df8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004dfc:	f840 3b04 	str.w	r3, [r0], #4
 8004e00:	d2e8      	bcs.n	8004dd4 <quorem+0xb0>
 8004e02:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004e06:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004e0a:	b92a      	cbnz	r2, 8004e18 <quorem+0xf4>
 8004e0c:	3b04      	subs	r3, #4
 8004e0e:	429e      	cmp	r6, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	d30b      	bcc.n	8004e2c <quorem+0x108>
 8004e14:	f8c8 4010 	str.w	r4, [r8, #16]
 8004e18:	4628      	mov	r0, r5
 8004e1a:	b003      	add	sp, #12
 8004e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e20:	6812      	ldr	r2, [r2, #0]
 8004e22:	3b04      	subs	r3, #4
 8004e24:	2a00      	cmp	r2, #0
 8004e26:	d1ca      	bne.n	8004dbe <quorem+0x9a>
 8004e28:	3c01      	subs	r4, #1
 8004e2a:	e7c5      	b.n	8004db8 <quorem+0x94>
 8004e2c:	6812      	ldr	r2, [r2, #0]
 8004e2e:	3b04      	subs	r3, #4
 8004e30:	2a00      	cmp	r2, #0
 8004e32:	d1ef      	bne.n	8004e14 <quorem+0xf0>
 8004e34:	3c01      	subs	r4, #1
 8004e36:	e7ea      	b.n	8004e0e <quorem+0xea>
 8004e38:	2000      	movs	r0, #0
 8004e3a:	e7ee      	b.n	8004e1a <quorem+0xf6>
 8004e3c:	0000      	movs	r0, r0
	...

08004e40 <_dtoa_r>:
 8004e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e44:	ec57 6b10 	vmov	r6, r7, d0
 8004e48:	b097      	sub	sp, #92	; 0x5c
 8004e4a:	e9cd 6700 	strd	r6, r7, [sp]
 8004e4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004e50:	9107      	str	r1, [sp, #28]
 8004e52:	4604      	mov	r4, r0
 8004e54:	920a      	str	r2, [sp, #40]	; 0x28
 8004e56:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e58:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004e5a:	b93e      	cbnz	r6, 8004e6c <_dtoa_r+0x2c>
 8004e5c:	2010      	movs	r0, #16
 8004e5e:	f7fd ffe7 	bl	8002e30 <malloc>
 8004e62:	6260      	str	r0, [r4, #36]	; 0x24
 8004e64:	6046      	str	r6, [r0, #4]
 8004e66:	6086      	str	r6, [r0, #8]
 8004e68:	6006      	str	r6, [r0, #0]
 8004e6a:	60c6      	str	r6, [r0, #12]
 8004e6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e6e:	6819      	ldr	r1, [r3, #0]
 8004e70:	b151      	cbz	r1, 8004e88 <_dtoa_r+0x48>
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	604a      	str	r2, [r1, #4]
 8004e76:	2301      	movs	r3, #1
 8004e78:	4093      	lsls	r3, r2
 8004e7a:	608b      	str	r3, [r1, #8]
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f001 fb33 	bl	80064e8 <_Bfree>
 8004e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e84:	2200      	movs	r2, #0
 8004e86:	601a      	str	r2, [r3, #0]
 8004e88:	9b01      	ldr	r3, [sp, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	bfbf      	itttt	lt
 8004e8e:	2301      	movlt	r3, #1
 8004e90:	602b      	strlt	r3, [r5, #0]
 8004e92:	9b01      	ldrlt	r3, [sp, #4]
 8004e94:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004e98:	bfb2      	itee	lt
 8004e9a:	9301      	strlt	r3, [sp, #4]
 8004e9c:	2300      	movge	r3, #0
 8004e9e:	602b      	strge	r3, [r5, #0]
 8004ea0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004ea4:	4ba8      	ldr	r3, [pc, #672]	; (8005148 <_dtoa_r+0x308>)
 8004ea6:	ea33 0308 	bics.w	r3, r3, r8
 8004eaa:	d11b      	bne.n	8004ee4 <_dtoa_r+0xa4>
 8004eac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004eae:	f242 730f 	movw	r3, #9999	; 0x270f
 8004eb2:	6013      	str	r3, [r2, #0]
 8004eb4:	9b00      	ldr	r3, [sp, #0]
 8004eb6:	b923      	cbnz	r3, 8004ec2 <_dtoa_r+0x82>
 8004eb8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	f000 8578 	beq.w	80059b2 <_dtoa_r+0xb72>
 8004ec2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ec4:	b953      	cbnz	r3, 8004edc <_dtoa_r+0x9c>
 8004ec6:	4ba1      	ldr	r3, [pc, #644]	; (800514c <_dtoa_r+0x30c>)
 8004ec8:	e021      	b.n	8004f0e <_dtoa_r+0xce>
 8004eca:	4ba1      	ldr	r3, [pc, #644]	; (8005150 <_dtoa_r+0x310>)
 8004ecc:	9302      	str	r3, [sp, #8]
 8004ece:	3308      	adds	r3, #8
 8004ed0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ed2:	6013      	str	r3, [r2, #0]
 8004ed4:	9802      	ldr	r0, [sp, #8]
 8004ed6:	b017      	add	sp, #92	; 0x5c
 8004ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004edc:	4b9b      	ldr	r3, [pc, #620]	; (800514c <_dtoa_r+0x30c>)
 8004ede:	9302      	str	r3, [sp, #8]
 8004ee0:	3303      	adds	r3, #3
 8004ee2:	e7f5      	b.n	8004ed0 <_dtoa_r+0x90>
 8004ee4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2300      	movs	r3, #0
 8004eec:	4630      	mov	r0, r6
 8004eee:	4639      	mov	r1, r7
 8004ef0:	f7fb fdee 	bl	8000ad0 <__aeabi_dcmpeq>
 8004ef4:	4681      	mov	r9, r0
 8004ef6:	b160      	cbz	r0, 8004f12 <_dtoa_r+0xd2>
 8004ef8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004efa:	2301      	movs	r3, #1
 8004efc:	6013      	str	r3, [r2, #0]
 8004efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8553 	beq.w	80059ac <_dtoa_r+0xb6c>
 8004f06:	4b93      	ldr	r3, [pc, #588]	; (8005154 <_dtoa_r+0x314>)
 8004f08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	9302      	str	r3, [sp, #8]
 8004f10:	e7e0      	b.n	8004ed4 <_dtoa_r+0x94>
 8004f12:	aa14      	add	r2, sp, #80	; 0x50
 8004f14:	a915      	add	r1, sp, #84	; 0x54
 8004f16:	ec47 6b10 	vmov	d0, r6, r7
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	f001 fde6 	bl	8006aec <__d2b>
 8004f20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004f24:	4682      	mov	sl, r0
 8004f26:	2d00      	cmp	r5, #0
 8004f28:	d07e      	beq.n	8005028 <_dtoa_r+0x1e8>
 8004f2a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004f2e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004f32:	4630      	mov	r0, r6
 8004f34:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004f38:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004f3c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8004f40:	2200      	movs	r2, #0
 8004f42:	4b85      	ldr	r3, [pc, #532]	; (8005158 <_dtoa_r+0x318>)
 8004f44:	f7fb f9a8 	bl	8000298 <__aeabi_dsub>
 8004f48:	a379      	add	r3, pc, #484	; (adr r3, 8005130 <_dtoa_r+0x2f0>)
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	f7fb fb57 	bl	8000600 <__aeabi_dmul>
 8004f52:	a379      	add	r3, pc, #484	; (adr r3, 8005138 <_dtoa_r+0x2f8>)
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	f7fb f9a0 	bl	800029c <__adddf3>
 8004f5c:	4606      	mov	r6, r0
 8004f5e:	4628      	mov	r0, r5
 8004f60:	460f      	mov	r7, r1
 8004f62:	f7fb fae7 	bl	8000534 <__aeabi_i2d>
 8004f66:	a376      	add	r3, pc, #472	; (adr r3, 8005140 <_dtoa_r+0x300>)
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	f7fb fb48 	bl	8000600 <__aeabi_dmul>
 8004f70:	4602      	mov	r2, r0
 8004f72:	460b      	mov	r3, r1
 8004f74:	4630      	mov	r0, r6
 8004f76:	4639      	mov	r1, r7
 8004f78:	f7fb f990 	bl	800029c <__adddf3>
 8004f7c:	4606      	mov	r6, r0
 8004f7e:	460f      	mov	r7, r1
 8004f80:	f7fb fdee 	bl	8000b60 <__aeabi_d2iz>
 8004f84:	2200      	movs	r2, #0
 8004f86:	4683      	mov	fp, r0
 8004f88:	2300      	movs	r3, #0
 8004f8a:	4630      	mov	r0, r6
 8004f8c:	4639      	mov	r1, r7
 8004f8e:	f7fb fda9 	bl	8000ae4 <__aeabi_dcmplt>
 8004f92:	b158      	cbz	r0, 8004fac <_dtoa_r+0x16c>
 8004f94:	4658      	mov	r0, fp
 8004f96:	f7fb facd 	bl	8000534 <__aeabi_i2d>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	f7fb fd95 	bl	8000ad0 <__aeabi_dcmpeq>
 8004fa6:	b908      	cbnz	r0, 8004fac <_dtoa_r+0x16c>
 8004fa8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004fac:	f1bb 0f16 	cmp.w	fp, #22
 8004fb0:	d859      	bhi.n	8005066 <_dtoa_r+0x226>
 8004fb2:	496a      	ldr	r1, [pc, #424]	; (800515c <_dtoa_r+0x31c>)
 8004fb4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004fb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fc0:	f7fb fdae 	bl	8000b20 <__aeabi_dcmpgt>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d050      	beq.n	800506a <_dtoa_r+0x22a>
 8004fc8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004fcc:	2300      	movs	r3, #0
 8004fce:	930e      	str	r3, [sp, #56]	; 0x38
 8004fd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004fd2:	1b5d      	subs	r5, r3, r5
 8004fd4:	1e6b      	subs	r3, r5, #1
 8004fd6:	9306      	str	r3, [sp, #24]
 8004fd8:	bf45      	ittet	mi
 8004fda:	f1c5 0301 	rsbmi	r3, r5, #1
 8004fde:	9305      	strmi	r3, [sp, #20]
 8004fe0:	2300      	movpl	r3, #0
 8004fe2:	2300      	movmi	r3, #0
 8004fe4:	bf4c      	ite	mi
 8004fe6:	9306      	strmi	r3, [sp, #24]
 8004fe8:	9305      	strpl	r3, [sp, #20]
 8004fea:	f1bb 0f00 	cmp.w	fp, #0
 8004fee:	db3e      	blt.n	800506e <_dtoa_r+0x22e>
 8004ff0:	9b06      	ldr	r3, [sp, #24]
 8004ff2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004ff6:	445b      	add	r3, fp
 8004ff8:	9306      	str	r3, [sp, #24]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	9308      	str	r3, [sp, #32]
 8004ffe:	9b07      	ldr	r3, [sp, #28]
 8005000:	2b09      	cmp	r3, #9
 8005002:	f200 80af 	bhi.w	8005164 <_dtoa_r+0x324>
 8005006:	2b05      	cmp	r3, #5
 8005008:	bfc4      	itt	gt
 800500a:	3b04      	subgt	r3, #4
 800500c:	9307      	strgt	r3, [sp, #28]
 800500e:	9b07      	ldr	r3, [sp, #28]
 8005010:	f1a3 0302 	sub.w	r3, r3, #2
 8005014:	bfcc      	ite	gt
 8005016:	2600      	movgt	r6, #0
 8005018:	2601      	movle	r6, #1
 800501a:	2b03      	cmp	r3, #3
 800501c:	f200 80ae 	bhi.w	800517c <_dtoa_r+0x33c>
 8005020:	e8df f003 	tbb	[pc, r3]
 8005024:	772f8482 	.word	0x772f8482
 8005028:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800502a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800502c:	441d      	add	r5, r3
 800502e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005032:	2b20      	cmp	r3, #32
 8005034:	dd11      	ble.n	800505a <_dtoa_r+0x21a>
 8005036:	9a00      	ldr	r2, [sp, #0]
 8005038:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800503c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005040:	fa22 f000 	lsr.w	r0, r2, r0
 8005044:	fa08 f303 	lsl.w	r3, r8, r3
 8005048:	4318      	orrs	r0, r3
 800504a:	f7fb fa63 	bl	8000514 <__aeabi_ui2d>
 800504e:	2301      	movs	r3, #1
 8005050:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005054:	3d01      	subs	r5, #1
 8005056:	9312      	str	r3, [sp, #72]	; 0x48
 8005058:	e772      	b.n	8004f40 <_dtoa_r+0x100>
 800505a:	f1c3 0020 	rsb	r0, r3, #32
 800505e:	9b00      	ldr	r3, [sp, #0]
 8005060:	fa03 f000 	lsl.w	r0, r3, r0
 8005064:	e7f1      	b.n	800504a <_dtoa_r+0x20a>
 8005066:	2301      	movs	r3, #1
 8005068:	e7b1      	b.n	8004fce <_dtoa_r+0x18e>
 800506a:	900e      	str	r0, [sp, #56]	; 0x38
 800506c:	e7b0      	b.n	8004fd0 <_dtoa_r+0x190>
 800506e:	9b05      	ldr	r3, [sp, #20]
 8005070:	eba3 030b 	sub.w	r3, r3, fp
 8005074:	9305      	str	r3, [sp, #20]
 8005076:	f1cb 0300 	rsb	r3, fp, #0
 800507a:	9308      	str	r3, [sp, #32]
 800507c:	2300      	movs	r3, #0
 800507e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005080:	e7bd      	b.n	8004ffe <_dtoa_r+0x1be>
 8005082:	2301      	movs	r3, #1
 8005084:	9309      	str	r3, [sp, #36]	; 0x24
 8005086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005088:	2b00      	cmp	r3, #0
 800508a:	dd7a      	ble.n	8005182 <_dtoa_r+0x342>
 800508c:	9304      	str	r3, [sp, #16]
 800508e:	9303      	str	r3, [sp, #12]
 8005090:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005092:	2200      	movs	r2, #0
 8005094:	606a      	str	r2, [r5, #4]
 8005096:	2104      	movs	r1, #4
 8005098:	f101 0214 	add.w	r2, r1, #20
 800509c:	429a      	cmp	r2, r3
 800509e:	d975      	bls.n	800518c <_dtoa_r+0x34c>
 80050a0:	6869      	ldr	r1, [r5, #4]
 80050a2:	4620      	mov	r0, r4
 80050a4:	f001 f9ec 	bl	8006480 <_Balloc>
 80050a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050aa:	6028      	str	r0, [r5, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	9302      	str	r3, [sp, #8]
 80050b0:	9b03      	ldr	r3, [sp, #12]
 80050b2:	2b0e      	cmp	r3, #14
 80050b4:	f200 80e5 	bhi.w	8005282 <_dtoa_r+0x442>
 80050b8:	2e00      	cmp	r6, #0
 80050ba:	f000 80e2 	beq.w	8005282 <_dtoa_r+0x442>
 80050be:	ed9d 7b00 	vldr	d7, [sp]
 80050c2:	f1bb 0f00 	cmp.w	fp, #0
 80050c6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80050ca:	dd74      	ble.n	80051b6 <_dtoa_r+0x376>
 80050cc:	4a23      	ldr	r2, [pc, #140]	; (800515c <_dtoa_r+0x31c>)
 80050ce:	f00b 030f 	and.w	r3, fp, #15
 80050d2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80050d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80050da:	06f0      	lsls	r0, r6, #27
 80050dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050e0:	d559      	bpl.n	8005196 <_dtoa_r+0x356>
 80050e2:	4b1f      	ldr	r3, [pc, #124]	; (8005160 <_dtoa_r+0x320>)
 80050e4:	ec51 0b17 	vmov	r0, r1, d7
 80050e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80050ec:	f7fb fbb2 	bl	8000854 <__aeabi_ddiv>
 80050f0:	e9cd 0100 	strd	r0, r1, [sp]
 80050f4:	f006 060f 	and.w	r6, r6, #15
 80050f8:	2503      	movs	r5, #3
 80050fa:	4f19      	ldr	r7, [pc, #100]	; (8005160 <_dtoa_r+0x320>)
 80050fc:	2e00      	cmp	r6, #0
 80050fe:	d14c      	bne.n	800519a <_dtoa_r+0x35a>
 8005100:	4642      	mov	r2, r8
 8005102:	464b      	mov	r3, r9
 8005104:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005108:	f7fb fba4 	bl	8000854 <__aeabi_ddiv>
 800510c:	e9cd 0100 	strd	r0, r1, [sp]
 8005110:	e06a      	b.n	80051e8 <_dtoa_r+0x3a8>
 8005112:	2301      	movs	r3, #1
 8005114:	9309      	str	r3, [sp, #36]	; 0x24
 8005116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005118:	445b      	add	r3, fp
 800511a:	9304      	str	r3, [sp, #16]
 800511c:	3301      	adds	r3, #1
 800511e:	2b01      	cmp	r3, #1
 8005120:	9303      	str	r3, [sp, #12]
 8005122:	bfb8      	it	lt
 8005124:	2301      	movlt	r3, #1
 8005126:	e7b3      	b.n	8005090 <_dtoa_r+0x250>
 8005128:	2300      	movs	r3, #0
 800512a:	e7ab      	b.n	8005084 <_dtoa_r+0x244>
 800512c:	2300      	movs	r3, #0
 800512e:	e7f1      	b.n	8005114 <_dtoa_r+0x2d4>
 8005130:	636f4361 	.word	0x636f4361
 8005134:	3fd287a7 	.word	0x3fd287a7
 8005138:	8b60c8b3 	.word	0x8b60c8b3
 800513c:	3fc68a28 	.word	0x3fc68a28
 8005140:	509f79fb 	.word	0x509f79fb
 8005144:	3fd34413 	.word	0x3fd34413
 8005148:	7ff00000 	.word	0x7ff00000
 800514c:	080077a9 	.word	0x080077a9
 8005150:	080077a0 	.word	0x080077a0
 8005154:	08007725 	.word	0x08007725
 8005158:	3ff80000 	.word	0x3ff80000
 800515c:	08007848 	.word	0x08007848
 8005160:	08007820 	.word	0x08007820
 8005164:	2601      	movs	r6, #1
 8005166:	2300      	movs	r3, #0
 8005168:	9307      	str	r3, [sp, #28]
 800516a:	9609      	str	r6, [sp, #36]	; 0x24
 800516c:	f04f 33ff 	mov.w	r3, #4294967295
 8005170:	9304      	str	r3, [sp, #16]
 8005172:	9303      	str	r3, [sp, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	2312      	movs	r3, #18
 8005178:	920a      	str	r2, [sp, #40]	; 0x28
 800517a:	e789      	b.n	8005090 <_dtoa_r+0x250>
 800517c:	2301      	movs	r3, #1
 800517e:	9309      	str	r3, [sp, #36]	; 0x24
 8005180:	e7f4      	b.n	800516c <_dtoa_r+0x32c>
 8005182:	2301      	movs	r3, #1
 8005184:	9304      	str	r3, [sp, #16]
 8005186:	9303      	str	r3, [sp, #12]
 8005188:	461a      	mov	r2, r3
 800518a:	e7f5      	b.n	8005178 <_dtoa_r+0x338>
 800518c:	686a      	ldr	r2, [r5, #4]
 800518e:	3201      	adds	r2, #1
 8005190:	606a      	str	r2, [r5, #4]
 8005192:	0049      	lsls	r1, r1, #1
 8005194:	e780      	b.n	8005098 <_dtoa_r+0x258>
 8005196:	2502      	movs	r5, #2
 8005198:	e7af      	b.n	80050fa <_dtoa_r+0x2ba>
 800519a:	07f1      	lsls	r1, r6, #31
 800519c:	d508      	bpl.n	80051b0 <_dtoa_r+0x370>
 800519e:	4640      	mov	r0, r8
 80051a0:	4649      	mov	r1, r9
 80051a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051a6:	f7fb fa2b 	bl	8000600 <__aeabi_dmul>
 80051aa:	3501      	adds	r5, #1
 80051ac:	4680      	mov	r8, r0
 80051ae:	4689      	mov	r9, r1
 80051b0:	1076      	asrs	r6, r6, #1
 80051b2:	3708      	adds	r7, #8
 80051b4:	e7a2      	b.n	80050fc <_dtoa_r+0x2bc>
 80051b6:	f000 809d 	beq.w	80052f4 <_dtoa_r+0x4b4>
 80051ba:	f1cb 0600 	rsb	r6, fp, #0
 80051be:	4b9f      	ldr	r3, [pc, #636]	; (800543c <_dtoa_r+0x5fc>)
 80051c0:	4f9f      	ldr	r7, [pc, #636]	; (8005440 <_dtoa_r+0x600>)
 80051c2:	f006 020f 	and.w	r2, r6, #15
 80051c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051d2:	f7fb fa15 	bl	8000600 <__aeabi_dmul>
 80051d6:	e9cd 0100 	strd	r0, r1, [sp]
 80051da:	1136      	asrs	r6, r6, #4
 80051dc:	2300      	movs	r3, #0
 80051de:	2502      	movs	r5, #2
 80051e0:	2e00      	cmp	r6, #0
 80051e2:	d17c      	bne.n	80052de <_dtoa_r+0x49e>
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d191      	bne.n	800510c <_dtoa_r+0x2cc>
 80051e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 8084 	beq.w	80052f8 <_dtoa_r+0x4b8>
 80051f0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80051f4:	2200      	movs	r2, #0
 80051f6:	4b93      	ldr	r3, [pc, #588]	; (8005444 <_dtoa_r+0x604>)
 80051f8:	4640      	mov	r0, r8
 80051fa:	4649      	mov	r1, r9
 80051fc:	f7fb fc72 	bl	8000ae4 <__aeabi_dcmplt>
 8005200:	2800      	cmp	r0, #0
 8005202:	d079      	beq.n	80052f8 <_dtoa_r+0x4b8>
 8005204:	9b03      	ldr	r3, [sp, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d076      	beq.n	80052f8 <_dtoa_r+0x4b8>
 800520a:	9b04      	ldr	r3, [sp, #16]
 800520c:	2b00      	cmp	r3, #0
 800520e:	dd34      	ble.n	800527a <_dtoa_r+0x43a>
 8005210:	2200      	movs	r2, #0
 8005212:	4b8d      	ldr	r3, [pc, #564]	; (8005448 <_dtoa_r+0x608>)
 8005214:	4640      	mov	r0, r8
 8005216:	4649      	mov	r1, r9
 8005218:	f7fb f9f2 	bl	8000600 <__aeabi_dmul>
 800521c:	e9cd 0100 	strd	r0, r1, [sp]
 8005220:	9e04      	ldr	r6, [sp, #16]
 8005222:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005226:	3501      	adds	r5, #1
 8005228:	4628      	mov	r0, r5
 800522a:	f7fb f983 	bl	8000534 <__aeabi_i2d>
 800522e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005232:	f7fb f9e5 	bl	8000600 <__aeabi_dmul>
 8005236:	2200      	movs	r2, #0
 8005238:	4b84      	ldr	r3, [pc, #528]	; (800544c <_dtoa_r+0x60c>)
 800523a:	f7fb f82f 	bl	800029c <__adddf3>
 800523e:	4680      	mov	r8, r0
 8005240:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005244:	2e00      	cmp	r6, #0
 8005246:	d15a      	bne.n	80052fe <_dtoa_r+0x4be>
 8005248:	2200      	movs	r2, #0
 800524a:	4b81      	ldr	r3, [pc, #516]	; (8005450 <_dtoa_r+0x610>)
 800524c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005250:	f7fb f822 	bl	8000298 <__aeabi_dsub>
 8005254:	4642      	mov	r2, r8
 8005256:	464b      	mov	r3, r9
 8005258:	e9cd 0100 	strd	r0, r1, [sp]
 800525c:	f7fb fc60 	bl	8000b20 <__aeabi_dcmpgt>
 8005260:	2800      	cmp	r0, #0
 8005262:	f040 829b 	bne.w	800579c <_dtoa_r+0x95c>
 8005266:	4642      	mov	r2, r8
 8005268:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800526c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005270:	f7fb fc38 	bl	8000ae4 <__aeabi_dcmplt>
 8005274:	2800      	cmp	r0, #0
 8005276:	f040 828f 	bne.w	8005798 <_dtoa_r+0x958>
 800527a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800527e:	e9cd 2300 	strd	r2, r3, [sp]
 8005282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005284:	2b00      	cmp	r3, #0
 8005286:	f2c0 8150 	blt.w	800552a <_dtoa_r+0x6ea>
 800528a:	f1bb 0f0e 	cmp.w	fp, #14
 800528e:	f300 814c 	bgt.w	800552a <_dtoa_r+0x6ea>
 8005292:	4b6a      	ldr	r3, [pc, #424]	; (800543c <_dtoa_r+0x5fc>)
 8005294:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005298:	e9d3 8900 	ldrd	r8, r9, [r3]
 800529c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f280 80da 	bge.w	8005458 <_dtoa_r+0x618>
 80052a4:	9b03      	ldr	r3, [sp, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f300 80d6 	bgt.w	8005458 <_dtoa_r+0x618>
 80052ac:	f040 8273 	bne.w	8005796 <_dtoa_r+0x956>
 80052b0:	2200      	movs	r2, #0
 80052b2:	4b67      	ldr	r3, [pc, #412]	; (8005450 <_dtoa_r+0x610>)
 80052b4:	4640      	mov	r0, r8
 80052b6:	4649      	mov	r1, r9
 80052b8:	f7fb f9a2 	bl	8000600 <__aeabi_dmul>
 80052bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052c0:	f7fb fc24 	bl	8000b0c <__aeabi_dcmpge>
 80052c4:	9e03      	ldr	r6, [sp, #12]
 80052c6:	4637      	mov	r7, r6
 80052c8:	2800      	cmp	r0, #0
 80052ca:	f040 824a 	bne.w	8005762 <_dtoa_r+0x922>
 80052ce:	9b02      	ldr	r3, [sp, #8]
 80052d0:	9a02      	ldr	r2, [sp, #8]
 80052d2:	1c5d      	adds	r5, r3, #1
 80052d4:	2331      	movs	r3, #49	; 0x31
 80052d6:	7013      	strb	r3, [r2, #0]
 80052d8:	f10b 0b01 	add.w	fp, fp, #1
 80052dc:	e245      	b.n	800576a <_dtoa_r+0x92a>
 80052de:	07f2      	lsls	r2, r6, #31
 80052e0:	d505      	bpl.n	80052ee <_dtoa_r+0x4ae>
 80052e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052e6:	f7fb f98b 	bl	8000600 <__aeabi_dmul>
 80052ea:	3501      	adds	r5, #1
 80052ec:	2301      	movs	r3, #1
 80052ee:	1076      	asrs	r6, r6, #1
 80052f0:	3708      	adds	r7, #8
 80052f2:	e775      	b.n	80051e0 <_dtoa_r+0x3a0>
 80052f4:	2502      	movs	r5, #2
 80052f6:	e777      	b.n	80051e8 <_dtoa_r+0x3a8>
 80052f8:	465f      	mov	r7, fp
 80052fa:	9e03      	ldr	r6, [sp, #12]
 80052fc:	e794      	b.n	8005228 <_dtoa_r+0x3e8>
 80052fe:	9a02      	ldr	r2, [sp, #8]
 8005300:	4b4e      	ldr	r3, [pc, #312]	; (800543c <_dtoa_r+0x5fc>)
 8005302:	4432      	add	r2, r6
 8005304:	9213      	str	r2, [sp, #76]	; 0x4c
 8005306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005308:	1e71      	subs	r1, r6, #1
 800530a:	2a00      	cmp	r2, #0
 800530c:	d048      	beq.n	80053a0 <_dtoa_r+0x560>
 800530e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005316:	2000      	movs	r0, #0
 8005318:	494e      	ldr	r1, [pc, #312]	; (8005454 <_dtoa_r+0x614>)
 800531a:	f7fb fa9b 	bl	8000854 <__aeabi_ddiv>
 800531e:	4642      	mov	r2, r8
 8005320:	464b      	mov	r3, r9
 8005322:	f7fa ffb9 	bl	8000298 <__aeabi_dsub>
 8005326:	9d02      	ldr	r5, [sp, #8]
 8005328:	4680      	mov	r8, r0
 800532a:	4689      	mov	r9, r1
 800532c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005330:	f7fb fc16 	bl	8000b60 <__aeabi_d2iz>
 8005334:	4606      	mov	r6, r0
 8005336:	f7fb f8fd 	bl	8000534 <__aeabi_i2d>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005342:	f7fa ffa9 	bl	8000298 <__aeabi_dsub>
 8005346:	3630      	adds	r6, #48	; 0x30
 8005348:	f805 6b01 	strb.w	r6, [r5], #1
 800534c:	4642      	mov	r2, r8
 800534e:	464b      	mov	r3, r9
 8005350:	e9cd 0100 	strd	r0, r1, [sp]
 8005354:	f7fb fbc6 	bl	8000ae4 <__aeabi_dcmplt>
 8005358:	2800      	cmp	r0, #0
 800535a:	d165      	bne.n	8005428 <_dtoa_r+0x5e8>
 800535c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005360:	2000      	movs	r0, #0
 8005362:	4938      	ldr	r1, [pc, #224]	; (8005444 <_dtoa_r+0x604>)
 8005364:	f7fa ff98 	bl	8000298 <__aeabi_dsub>
 8005368:	4642      	mov	r2, r8
 800536a:	464b      	mov	r3, r9
 800536c:	f7fb fbba 	bl	8000ae4 <__aeabi_dcmplt>
 8005370:	2800      	cmp	r0, #0
 8005372:	f040 80ba 	bne.w	80054ea <_dtoa_r+0x6aa>
 8005376:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005378:	429d      	cmp	r5, r3
 800537a:	f43f af7e 	beq.w	800527a <_dtoa_r+0x43a>
 800537e:	2200      	movs	r2, #0
 8005380:	4b31      	ldr	r3, [pc, #196]	; (8005448 <_dtoa_r+0x608>)
 8005382:	4640      	mov	r0, r8
 8005384:	4649      	mov	r1, r9
 8005386:	f7fb f93b 	bl	8000600 <__aeabi_dmul>
 800538a:	2200      	movs	r2, #0
 800538c:	4680      	mov	r8, r0
 800538e:	4689      	mov	r9, r1
 8005390:	4b2d      	ldr	r3, [pc, #180]	; (8005448 <_dtoa_r+0x608>)
 8005392:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005396:	f7fb f933 	bl	8000600 <__aeabi_dmul>
 800539a:	e9cd 0100 	strd	r0, r1, [sp]
 800539e:	e7c5      	b.n	800532c <_dtoa_r+0x4ec>
 80053a0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80053a4:	4642      	mov	r2, r8
 80053a6:	464b      	mov	r3, r9
 80053a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053ac:	f7fb f928 	bl	8000600 <__aeabi_dmul>
 80053b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80053b4:	9d02      	ldr	r5, [sp, #8]
 80053b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053ba:	f7fb fbd1 	bl	8000b60 <__aeabi_d2iz>
 80053be:	4606      	mov	r6, r0
 80053c0:	f7fb f8b8 	bl	8000534 <__aeabi_i2d>
 80053c4:	3630      	adds	r6, #48	; 0x30
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053ce:	f7fa ff63 	bl	8000298 <__aeabi_dsub>
 80053d2:	f805 6b01 	strb.w	r6, [r5], #1
 80053d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053d8:	42ab      	cmp	r3, r5
 80053da:	4680      	mov	r8, r0
 80053dc:	4689      	mov	r9, r1
 80053de:	f04f 0200 	mov.w	r2, #0
 80053e2:	d125      	bne.n	8005430 <_dtoa_r+0x5f0>
 80053e4:	4b1b      	ldr	r3, [pc, #108]	; (8005454 <_dtoa_r+0x614>)
 80053e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80053ea:	f7fa ff57 	bl	800029c <__adddf3>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4640      	mov	r0, r8
 80053f4:	4649      	mov	r1, r9
 80053f6:	f7fb fb93 	bl	8000b20 <__aeabi_dcmpgt>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d175      	bne.n	80054ea <_dtoa_r+0x6aa>
 80053fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005402:	2000      	movs	r0, #0
 8005404:	4913      	ldr	r1, [pc, #76]	; (8005454 <_dtoa_r+0x614>)
 8005406:	f7fa ff47 	bl	8000298 <__aeabi_dsub>
 800540a:	4602      	mov	r2, r0
 800540c:	460b      	mov	r3, r1
 800540e:	4640      	mov	r0, r8
 8005410:	4649      	mov	r1, r9
 8005412:	f7fb fb67 	bl	8000ae4 <__aeabi_dcmplt>
 8005416:	2800      	cmp	r0, #0
 8005418:	f43f af2f 	beq.w	800527a <_dtoa_r+0x43a>
 800541c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005420:	2b30      	cmp	r3, #48	; 0x30
 8005422:	f105 32ff 	add.w	r2, r5, #4294967295
 8005426:	d001      	beq.n	800542c <_dtoa_r+0x5ec>
 8005428:	46bb      	mov	fp, r7
 800542a:	e04d      	b.n	80054c8 <_dtoa_r+0x688>
 800542c:	4615      	mov	r5, r2
 800542e:	e7f5      	b.n	800541c <_dtoa_r+0x5dc>
 8005430:	4b05      	ldr	r3, [pc, #20]	; (8005448 <_dtoa_r+0x608>)
 8005432:	f7fb f8e5 	bl	8000600 <__aeabi_dmul>
 8005436:	e9cd 0100 	strd	r0, r1, [sp]
 800543a:	e7bc      	b.n	80053b6 <_dtoa_r+0x576>
 800543c:	08007848 	.word	0x08007848
 8005440:	08007820 	.word	0x08007820
 8005444:	3ff00000 	.word	0x3ff00000
 8005448:	40240000 	.word	0x40240000
 800544c:	401c0000 	.word	0x401c0000
 8005450:	40140000 	.word	0x40140000
 8005454:	3fe00000 	.word	0x3fe00000
 8005458:	e9dd 6700 	ldrd	r6, r7, [sp]
 800545c:	9d02      	ldr	r5, [sp, #8]
 800545e:	4642      	mov	r2, r8
 8005460:	464b      	mov	r3, r9
 8005462:	4630      	mov	r0, r6
 8005464:	4639      	mov	r1, r7
 8005466:	f7fb f9f5 	bl	8000854 <__aeabi_ddiv>
 800546a:	f7fb fb79 	bl	8000b60 <__aeabi_d2iz>
 800546e:	9000      	str	r0, [sp, #0]
 8005470:	f7fb f860 	bl	8000534 <__aeabi_i2d>
 8005474:	4642      	mov	r2, r8
 8005476:	464b      	mov	r3, r9
 8005478:	f7fb f8c2 	bl	8000600 <__aeabi_dmul>
 800547c:	4602      	mov	r2, r0
 800547e:	460b      	mov	r3, r1
 8005480:	4630      	mov	r0, r6
 8005482:	4639      	mov	r1, r7
 8005484:	f7fa ff08 	bl	8000298 <__aeabi_dsub>
 8005488:	9e00      	ldr	r6, [sp, #0]
 800548a:	9f03      	ldr	r7, [sp, #12]
 800548c:	3630      	adds	r6, #48	; 0x30
 800548e:	f805 6b01 	strb.w	r6, [r5], #1
 8005492:	9e02      	ldr	r6, [sp, #8]
 8005494:	1bae      	subs	r6, r5, r6
 8005496:	42b7      	cmp	r7, r6
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	d138      	bne.n	8005510 <_dtoa_r+0x6d0>
 800549e:	f7fa fefd 	bl	800029c <__adddf3>
 80054a2:	4606      	mov	r6, r0
 80054a4:	460f      	mov	r7, r1
 80054a6:	4602      	mov	r2, r0
 80054a8:	460b      	mov	r3, r1
 80054aa:	4640      	mov	r0, r8
 80054ac:	4649      	mov	r1, r9
 80054ae:	f7fb fb19 	bl	8000ae4 <__aeabi_dcmplt>
 80054b2:	b9c8      	cbnz	r0, 80054e8 <_dtoa_r+0x6a8>
 80054b4:	4632      	mov	r2, r6
 80054b6:	463b      	mov	r3, r7
 80054b8:	4640      	mov	r0, r8
 80054ba:	4649      	mov	r1, r9
 80054bc:	f7fb fb08 	bl	8000ad0 <__aeabi_dcmpeq>
 80054c0:	b110      	cbz	r0, 80054c8 <_dtoa_r+0x688>
 80054c2:	9b00      	ldr	r3, [sp, #0]
 80054c4:	07db      	lsls	r3, r3, #31
 80054c6:	d40f      	bmi.n	80054e8 <_dtoa_r+0x6a8>
 80054c8:	4651      	mov	r1, sl
 80054ca:	4620      	mov	r0, r4
 80054cc:	f001 f80c 	bl	80064e8 <_Bfree>
 80054d0:	2300      	movs	r3, #0
 80054d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80054d4:	702b      	strb	r3, [r5, #0]
 80054d6:	f10b 0301 	add.w	r3, fp, #1
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f43f acf8 	beq.w	8004ed4 <_dtoa_r+0x94>
 80054e4:	601d      	str	r5, [r3, #0]
 80054e6:	e4f5      	b.n	8004ed4 <_dtoa_r+0x94>
 80054e8:	465f      	mov	r7, fp
 80054ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80054ee:	2a39      	cmp	r2, #57	; 0x39
 80054f0:	f105 33ff 	add.w	r3, r5, #4294967295
 80054f4:	d106      	bne.n	8005504 <_dtoa_r+0x6c4>
 80054f6:	9a02      	ldr	r2, [sp, #8]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d107      	bne.n	800550c <_dtoa_r+0x6cc>
 80054fc:	2330      	movs	r3, #48	; 0x30
 80054fe:	7013      	strb	r3, [r2, #0]
 8005500:	3701      	adds	r7, #1
 8005502:	4613      	mov	r3, r2
 8005504:	781a      	ldrb	r2, [r3, #0]
 8005506:	3201      	adds	r2, #1
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e78d      	b.n	8005428 <_dtoa_r+0x5e8>
 800550c:	461d      	mov	r5, r3
 800550e:	e7ec      	b.n	80054ea <_dtoa_r+0x6aa>
 8005510:	2200      	movs	r2, #0
 8005512:	4ba4      	ldr	r3, [pc, #656]	; (80057a4 <_dtoa_r+0x964>)
 8005514:	f7fb f874 	bl	8000600 <__aeabi_dmul>
 8005518:	2200      	movs	r2, #0
 800551a:	2300      	movs	r3, #0
 800551c:	4606      	mov	r6, r0
 800551e:	460f      	mov	r7, r1
 8005520:	f7fb fad6 	bl	8000ad0 <__aeabi_dcmpeq>
 8005524:	2800      	cmp	r0, #0
 8005526:	d09a      	beq.n	800545e <_dtoa_r+0x61e>
 8005528:	e7ce      	b.n	80054c8 <_dtoa_r+0x688>
 800552a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800552c:	2a00      	cmp	r2, #0
 800552e:	f000 80cd 	beq.w	80056cc <_dtoa_r+0x88c>
 8005532:	9a07      	ldr	r2, [sp, #28]
 8005534:	2a01      	cmp	r2, #1
 8005536:	f300 80af 	bgt.w	8005698 <_dtoa_r+0x858>
 800553a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800553c:	2a00      	cmp	r2, #0
 800553e:	f000 80a7 	beq.w	8005690 <_dtoa_r+0x850>
 8005542:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005546:	9e08      	ldr	r6, [sp, #32]
 8005548:	9d05      	ldr	r5, [sp, #20]
 800554a:	9a05      	ldr	r2, [sp, #20]
 800554c:	441a      	add	r2, r3
 800554e:	9205      	str	r2, [sp, #20]
 8005550:	9a06      	ldr	r2, [sp, #24]
 8005552:	2101      	movs	r1, #1
 8005554:	441a      	add	r2, r3
 8005556:	4620      	mov	r0, r4
 8005558:	9206      	str	r2, [sp, #24]
 800555a:	f001 f8a3 	bl	80066a4 <__i2b>
 800555e:	4607      	mov	r7, r0
 8005560:	2d00      	cmp	r5, #0
 8005562:	dd0c      	ble.n	800557e <_dtoa_r+0x73e>
 8005564:	9b06      	ldr	r3, [sp, #24]
 8005566:	2b00      	cmp	r3, #0
 8005568:	dd09      	ble.n	800557e <_dtoa_r+0x73e>
 800556a:	42ab      	cmp	r3, r5
 800556c:	9a05      	ldr	r2, [sp, #20]
 800556e:	bfa8      	it	ge
 8005570:	462b      	movge	r3, r5
 8005572:	1ad2      	subs	r2, r2, r3
 8005574:	9205      	str	r2, [sp, #20]
 8005576:	9a06      	ldr	r2, [sp, #24]
 8005578:	1aed      	subs	r5, r5, r3
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	9306      	str	r3, [sp, #24]
 800557e:	9b08      	ldr	r3, [sp, #32]
 8005580:	b1f3      	cbz	r3, 80055c0 <_dtoa_r+0x780>
 8005582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 80a5 	beq.w	80056d4 <_dtoa_r+0x894>
 800558a:	2e00      	cmp	r6, #0
 800558c:	dd10      	ble.n	80055b0 <_dtoa_r+0x770>
 800558e:	4639      	mov	r1, r7
 8005590:	4632      	mov	r2, r6
 8005592:	4620      	mov	r0, r4
 8005594:	f001 f91c 	bl	80067d0 <__pow5mult>
 8005598:	4652      	mov	r2, sl
 800559a:	4601      	mov	r1, r0
 800559c:	4607      	mov	r7, r0
 800559e:	4620      	mov	r0, r4
 80055a0:	f001 f889 	bl	80066b6 <__multiply>
 80055a4:	4651      	mov	r1, sl
 80055a6:	4680      	mov	r8, r0
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 ff9d 	bl	80064e8 <_Bfree>
 80055ae:	46c2      	mov	sl, r8
 80055b0:	9b08      	ldr	r3, [sp, #32]
 80055b2:	1b9a      	subs	r2, r3, r6
 80055b4:	d004      	beq.n	80055c0 <_dtoa_r+0x780>
 80055b6:	4651      	mov	r1, sl
 80055b8:	4620      	mov	r0, r4
 80055ba:	f001 f909 	bl	80067d0 <__pow5mult>
 80055be:	4682      	mov	sl, r0
 80055c0:	2101      	movs	r1, #1
 80055c2:	4620      	mov	r0, r4
 80055c4:	f001 f86e 	bl	80066a4 <__i2b>
 80055c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	4606      	mov	r6, r0
 80055ce:	f340 8083 	ble.w	80056d8 <_dtoa_r+0x898>
 80055d2:	461a      	mov	r2, r3
 80055d4:	4601      	mov	r1, r0
 80055d6:	4620      	mov	r0, r4
 80055d8:	f001 f8fa 	bl	80067d0 <__pow5mult>
 80055dc:	9b07      	ldr	r3, [sp, #28]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	4606      	mov	r6, r0
 80055e2:	dd7c      	ble.n	80056de <_dtoa_r+0x89e>
 80055e4:	f04f 0800 	mov.w	r8, #0
 80055e8:	6933      	ldr	r3, [r6, #16]
 80055ea:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80055ee:	6918      	ldr	r0, [r3, #16]
 80055f0:	f001 f80a 	bl	8006608 <__hi0bits>
 80055f4:	f1c0 0020 	rsb	r0, r0, #32
 80055f8:	9b06      	ldr	r3, [sp, #24]
 80055fa:	4418      	add	r0, r3
 80055fc:	f010 001f 	ands.w	r0, r0, #31
 8005600:	f000 8096 	beq.w	8005730 <_dtoa_r+0x8f0>
 8005604:	f1c0 0320 	rsb	r3, r0, #32
 8005608:	2b04      	cmp	r3, #4
 800560a:	f340 8087 	ble.w	800571c <_dtoa_r+0x8dc>
 800560e:	9b05      	ldr	r3, [sp, #20]
 8005610:	f1c0 001c 	rsb	r0, r0, #28
 8005614:	4403      	add	r3, r0
 8005616:	9305      	str	r3, [sp, #20]
 8005618:	9b06      	ldr	r3, [sp, #24]
 800561a:	4405      	add	r5, r0
 800561c:	4403      	add	r3, r0
 800561e:	9306      	str	r3, [sp, #24]
 8005620:	9b05      	ldr	r3, [sp, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	dd05      	ble.n	8005632 <_dtoa_r+0x7f2>
 8005626:	4651      	mov	r1, sl
 8005628:	461a      	mov	r2, r3
 800562a:	4620      	mov	r0, r4
 800562c:	f001 f91e 	bl	800686c <__lshift>
 8005630:	4682      	mov	sl, r0
 8005632:	9b06      	ldr	r3, [sp, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	dd05      	ble.n	8005644 <_dtoa_r+0x804>
 8005638:	4631      	mov	r1, r6
 800563a:	461a      	mov	r2, r3
 800563c:	4620      	mov	r0, r4
 800563e:	f001 f915 	bl	800686c <__lshift>
 8005642:	4606      	mov	r6, r0
 8005644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005646:	2b00      	cmp	r3, #0
 8005648:	d074      	beq.n	8005734 <_dtoa_r+0x8f4>
 800564a:	4631      	mov	r1, r6
 800564c:	4650      	mov	r0, sl
 800564e:	f001 f95e 	bl	800690e <__mcmp>
 8005652:	2800      	cmp	r0, #0
 8005654:	da6e      	bge.n	8005734 <_dtoa_r+0x8f4>
 8005656:	2300      	movs	r3, #0
 8005658:	4651      	mov	r1, sl
 800565a:	220a      	movs	r2, #10
 800565c:	4620      	mov	r0, r4
 800565e:	f000 ff5a 	bl	8006516 <__multadd>
 8005662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005664:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005668:	4682      	mov	sl, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	f000 81a8 	beq.w	80059c0 <_dtoa_r+0xb80>
 8005670:	2300      	movs	r3, #0
 8005672:	4639      	mov	r1, r7
 8005674:	220a      	movs	r2, #10
 8005676:	4620      	mov	r0, r4
 8005678:	f000 ff4d 	bl	8006516 <__multadd>
 800567c:	9b04      	ldr	r3, [sp, #16]
 800567e:	2b00      	cmp	r3, #0
 8005680:	4607      	mov	r7, r0
 8005682:	f300 80c8 	bgt.w	8005816 <_dtoa_r+0x9d6>
 8005686:	9b07      	ldr	r3, [sp, #28]
 8005688:	2b02      	cmp	r3, #2
 800568a:	f340 80c4 	ble.w	8005816 <_dtoa_r+0x9d6>
 800568e:	e059      	b.n	8005744 <_dtoa_r+0x904>
 8005690:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005692:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005696:	e756      	b.n	8005546 <_dtoa_r+0x706>
 8005698:	9b03      	ldr	r3, [sp, #12]
 800569a:	1e5e      	subs	r6, r3, #1
 800569c:	9b08      	ldr	r3, [sp, #32]
 800569e:	42b3      	cmp	r3, r6
 80056a0:	bfbf      	itttt	lt
 80056a2:	9b08      	ldrlt	r3, [sp, #32]
 80056a4:	9608      	strlt	r6, [sp, #32]
 80056a6:	1af2      	sublt	r2, r6, r3
 80056a8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80056aa:	bfb6      	itet	lt
 80056ac:	189b      	addlt	r3, r3, r2
 80056ae:	1b9e      	subge	r6, r3, r6
 80056b0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80056b2:	9b03      	ldr	r3, [sp, #12]
 80056b4:	bfb8      	it	lt
 80056b6:	2600      	movlt	r6, #0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	bfb9      	ittee	lt
 80056bc:	9b05      	ldrlt	r3, [sp, #20]
 80056be:	9a03      	ldrlt	r2, [sp, #12]
 80056c0:	9d05      	ldrge	r5, [sp, #20]
 80056c2:	9b03      	ldrge	r3, [sp, #12]
 80056c4:	bfbc      	itt	lt
 80056c6:	1a9d      	sublt	r5, r3, r2
 80056c8:	2300      	movlt	r3, #0
 80056ca:	e73e      	b.n	800554a <_dtoa_r+0x70a>
 80056cc:	9e08      	ldr	r6, [sp, #32]
 80056ce:	9d05      	ldr	r5, [sp, #20]
 80056d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80056d2:	e745      	b.n	8005560 <_dtoa_r+0x720>
 80056d4:	9a08      	ldr	r2, [sp, #32]
 80056d6:	e76e      	b.n	80055b6 <_dtoa_r+0x776>
 80056d8:	9b07      	ldr	r3, [sp, #28]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	dc19      	bgt.n	8005712 <_dtoa_r+0x8d2>
 80056de:	9b00      	ldr	r3, [sp, #0]
 80056e0:	b9bb      	cbnz	r3, 8005712 <_dtoa_r+0x8d2>
 80056e2:	9b01      	ldr	r3, [sp, #4]
 80056e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056e8:	b99b      	cbnz	r3, 8005712 <_dtoa_r+0x8d2>
 80056ea:	9b01      	ldr	r3, [sp, #4]
 80056ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056f0:	0d1b      	lsrs	r3, r3, #20
 80056f2:	051b      	lsls	r3, r3, #20
 80056f4:	b183      	cbz	r3, 8005718 <_dtoa_r+0x8d8>
 80056f6:	9b05      	ldr	r3, [sp, #20]
 80056f8:	3301      	adds	r3, #1
 80056fa:	9305      	str	r3, [sp, #20]
 80056fc:	9b06      	ldr	r3, [sp, #24]
 80056fe:	3301      	adds	r3, #1
 8005700:	9306      	str	r3, [sp, #24]
 8005702:	f04f 0801 	mov.w	r8, #1
 8005706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005708:	2b00      	cmp	r3, #0
 800570a:	f47f af6d 	bne.w	80055e8 <_dtoa_r+0x7a8>
 800570e:	2001      	movs	r0, #1
 8005710:	e772      	b.n	80055f8 <_dtoa_r+0x7b8>
 8005712:	f04f 0800 	mov.w	r8, #0
 8005716:	e7f6      	b.n	8005706 <_dtoa_r+0x8c6>
 8005718:	4698      	mov	r8, r3
 800571a:	e7f4      	b.n	8005706 <_dtoa_r+0x8c6>
 800571c:	d080      	beq.n	8005620 <_dtoa_r+0x7e0>
 800571e:	9a05      	ldr	r2, [sp, #20]
 8005720:	331c      	adds	r3, #28
 8005722:	441a      	add	r2, r3
 8005724:	9205      	str	r2, [sp, #20]
 8005726:	9a06      	ldr	r2, [sp, #24]
 8005728:	441a      	add	r2, r3
 800572a:	441d      	add	r5, r3
 800572c:	4613      	mov	r3, r2
 800572e:	e776      	b.n	800561e <_dtoa_r+0x7de>
 8005730:	4603      	mov	r3, r0
 8005732:	e7f4      	b.n	800571e <_dtoa_r+0x8de>
 8005734:	9b03      	ldr	r3, [sp, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	dc36      	bgt.n	80057a8 <_dtoa_r+0x968>
 800573a:	9b07      	ldr	r3, [sp, #28]
 800573c:	2b02      	cmp	r3, #2
 800573e:	dd33      	ble.n	80057a8 <_dtoa_r+0x968>
 8005740:	9b03      	ldr	r3, [sp, #12]
 8005742:	9304      	str	r3, [sp, #16]
 8005744:	9b04      	ldr	r3, [sp, #16]
 8005746:	b963      	cbnz	r3, 8005762 <_dtoa_r+0x922>
 8005748:	4631      	mov	r1, r6
 800574a:	2205      	movs	r2, #5
 800574c:	4620      	mov	r0, r4
 800574e:	f000 fee2 	bl	8006516 <__multadd>
 8005752:	4601      	mov	r1, r0
 8005754:	4606      	mov	r6, r0
 8005756:	4650      	mov	r0, sl
 8005758:	f001 f8d9 	bl	800690e <__mcmp>
 800575c:	2800      	cmp	r0, #0
 800575e:	f73f adb6 	bgt.w	80052ce <_dtoa_r+0x48e>
 8005762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005764:	9d02      	ldr	r5, [sp, #8]
 8005766:	ea6f 0b03 	mvn.w	fp, r3
 800576a:	2300      	movs	r3, #0
 800576c:	9303      	str	r3, [sp, #12]
 800576e:	4631      	mov	r1, r6
 8005770:	4620      	mov	r0, r4
 8005772:	f000 feb9 	bl	80064e8 <_Bfree>
 8005776:	2f00      	cmp	r7, #0
 8005778:	f43f aea6 	beq.w	80054c8 <_dtoa_r+0x688>
 800577c:	9b03      	ldr	r3, [sp, #12]
 800577e:	b12b      	cbz	r3, 800578c <_dtoa_r+0x94c>
 8005780:	42bb      	cmp	r3, r7
 8005782:	d003      	beq.n	800578c <_dtoa_r+0x94c>
 8005784:	4619      	mov	r1, r3
 8005786:	4620      	mov	r0, r4
 8005788:	f000 feae 	bl	80064e8 <_Bfree>
 800578c:	4639      	mov	r1, r7
 800578e:	4620      	mov	r0, r4
 8005790:	f000 feaa 	bl	80064e8 <_Bfree>
 8005794:	e698      	b.n	80054c8 <_dtoa_r+0x688>
 8005796:	2600      	movs	r6, #0
 8005798:	4637      	mov	r7, r6
 800579a:	e7e2      	b.n	8005762 <_dtoa_r+0x922>
 800579c:	46bb      	mov	fp, r7
 800579e:	4637      	mov	r7, r6
 80057a0:	e595      	b.n	80052ce <_dtoa_r+0x48e>
 80057a2:	bf00      	nop
 80057a4:	40240000 	.word	0x40240000
 80057a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057aa:	bb93      	cbnz	r3, 8005812 <_dtoa_r+0x9d2>
 80057ac:	9b03      	ldr	r3, [sp, #12]
 80057ae:	9304      	str	r3, [sp, #16]
 80057b0:	9d02      	ldr	r5, [sp, #8]
 80057b2:	4631      	mov	r1, r6
 80057b4:	4650      	mov	r0, sl
 80057b6:	f7ff fab5 	bl	8004d24 <quorem>
 80057ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80057be:	f805 9b01 	strb.w	r9, [r5], #1
 80057c2:	9b02      	ldr	r3, [sp, #8]
 80057c4:	9a04      	ldr	r2, [sp, #16]
 80057c6:	1aeb      	subs	r3, r5, r3
 80057c8:	429a      	cmp	r2, r3
 80057ca:	f300 80dc 	bgt.w	8005986 <_dtoa_r+0xb46>
 80057ce:	9b02      	ldr	r3, [sp, #8]
 80057d0:	2a01      	cmp	r2, #1
 80057d2:	bfac      	ite	ge
 80057d4:	189b      	addge	r3, r3, r2
 80057d6:	3301      	addlt	r3, #1
 80057d8:	4698      	mov	r8, r3
 80057da:	2300      	movs	r3, #0
 80057dc:	9303      	str	r3, [sp, #12]
 80057de:	4651      	mov	r1, sl
 80057e0:	2201      	movs	r2, #1
 80057e2:	4620      	mov	r0, r4
 80057e4:	f001 f842 	bl	800686c <__lshift>
 80057e8:	4631      	mov	r1, r6
 80057ea:	4682      	mov	sl, r0
 80057ec:	f001 f88f 	bl	800690e <__mcmp>
 80057f0:	2800      	cmp	r0, #0
 80057f2:	f300 808d 	bgt.w	8005910 <_dtoa_r+0xad0>
 80057f6:	d103      	bne.n	8005800 <_dtoa_r+0x9c0>
 80057f8:	f019 0f01 	tst.w	r9, #1
 80057fc:	f040 8088 	bne.w	8005910 <_dtoa_r+0xad0>
 8005800:	4645      	mov	r5, r8
 8005802:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005806:	2b30      	cmp	r3, #48	; 0x30
 8005808:	f105 32ff 	add.w	r2, r5, #4294967295
 800580c:	d1af      	bne.n	800576e <_dtoa_r+0x92e>
 800580e:	4615      	mov	r5, r2
 8005810:	e7f7      	b.n	8005802 <_dtoa_r+0x9c2>
 8005812:	9b03      	ldr	r3, [sp, #12]
 8005814:	9304      	str	r3, [sp, #16]
 8005816:	2d00      	cmp	r5, #0
 8005818:	dd05      	ble.n	8005826 <_dtoa_r+0x9e6>
 800581a:	4639      	mov	r1, r7
 800581c:	462a      	mov	r2, r5
 800581e:	4620      	mov	r0, r4
 8005820:	f001 f824 	bl	800686c <__lshift>
 8005824:	4607      	mov	r7, r0
 8005826:	f1b8 0f00 	cmp.w	r8, #0
 800582a:	d04c      	beq.n	80058c6 <_dtoa_r+0xa86>
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4620      	mov	r0, r4
 8005830:	f000 fe26 	bl	8006480 <_Balloc>
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	3202      	adds	r2, #2
 8005838:	4605      	mov	r5, r0
 800583a:	0092      	lsls	r2, r2, #2
 800583c:	f107 010c 	add.w	r1, r7, #12
 8005840:	300c      	adds	r0, #12
 8005842:	f7fd fb14 	bl	8002e6e <memcpy>
 8005846:	2201      	movs	r2, #1
 8005848:	4629      	mov	r1, r5
 800584a:	4620      	mov	r0, r4
 800584c:	f001 f80e 	bl	800686c <__lshift>
 8005850:	9b00      	ldr	r3, [sp, #0]
 8005852:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005856:	9703      	str	r7, [sp, #12]
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	4607      	mov	r7, r0
 800585e:	9305      	str	r3, [sp, #20]
 8005860:	4631      	mov	r1, r6
 8005862:	4650      	mov	r0, sl
 8005864:	f7ff fa5e 	bl	8004d24 <quorem>
 8005868:	9903      	ldr	r1, [sp, #12]
 800586a:	4605      	mov	r5, r0
 800586c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005870:	4650      	mov	r0, sl
 8005872:	f001 f84c 	bl	800690e <__mcmp>
 8005876:	463a      	mov	r2, r7
 8005878:	9000      	str	r0, [sp, #0]
 800587a:	4631      	mov	r1, r6
 800587c:	4620      	mov	r0, r4
 800587e:	f001 f860 	bl	8006942 <__mdiff>
 8005882:	68c3      	ldr	r3, [r0, #12]
 8005884:	4602      	mov	r2, r0
 8005886:	bb03      	cbnz	r3, 80058ca <_dtoa_r+0xa8a>
 8005888:	4601      	mov	r1, r0
 800588a:	9006      	str	r0, [sp, #24]
 800588c:	4650      	mov	r0, sl
 800588e:	f001 f83e 	bl	800690e <__mcmp>
 8005892:	9a06      	ldr	r2, [sp, #24]
 8005894:	4603      	mov	r3, r0
 8005896:	4611      	mov	r1, r2
 8005898:	4620      	mov	r0, r4
 800589a:	9306      	str	r3, [sp, #24]
 800589c:	f000 fe24 	bl	80064e8 <_Bfree>
 80058a0:	9b06      	ldr	r3, [sp, #24]
 80058a2:	b9a3      	cbnz	r3, 80058ce <_dtoa_r+0xa8e>
 80058a4:	9a07      	ldr	r2, [sp, #28]
 80058a6:	b992      	cbnz	r2, 80058ce <_dtoa_r+0xa8e>
 80058a8:	9a05      	ldr	r2, [sp, #20]
 80058aa:	b982      	cbnz	r2, 80058ce <_dtoa_r+0xa8e>
 80058ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80058b0:	d029      	beq.n	8005906 <_dtoa_r+0xac6>
 80058b2:	9b00      	ldr	r3, [sp, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dd01      	ble.n	80058bc <_dtoa_r+0xa7c>
 80058b8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80058bc:	f108 0501 	add.w	r5, r8, #1
 80058c0:	f888 9000 	strb.w	r9, [r8]
 80058c4:	e753      	b.n	800576e <_dtoa_r+0x92e>
 80058c6:	4638      	mov	r0, r7
 80058c8:	e7c2      	b.n	8005850 <_dtoa_r+0xa10>
 80058ca:	2301      	movs	r3, #1
 80058cc:	e7e3      	b.n	8005896 <_dtoa_r+0xa56>
 80058ce:	9a00      	ldr	r2, [sp, #0]
 80058d0:	2a00      	cmp	r2, #0
 80058d2:	db04      	blt.n	80058de <_dtoa_r+0xa9e>
 80058d4:	d125      	bne.n	8005922 <_dtoa_r+0xae2>
 80058d6:	9a07      	ldr	r2, [sp, #28]
 80058d8:	bb1a      	cbnz	r2, 8005922 <_dtoa_r+0xae2>
 80058da:	9a05      	ldr	r2, [sp, #20]
 80058dc:	bb0a      	cbnz	r2, 8005922 <_dtoa_r+0xae2>
 80058de:	2b00      	cmp	r3, #0
 80058e0:	ddec      	ble.n	80058bc <_dtoa_r+0xa7c>
 80058e2:	4651      	mov	r1, sl
 80058e4:	2201      	movs	r2, #1
 80058e6:	4620      	mov	r0, r4
 80058e8:	f000 ffc0 	bl	800686c <__lshift>
 80058ec:	4631      	mov	r1, r6
 80058ee:	4682      	mov	sl, r0
 80058f0:	f001 f80d 	bl	800690e <__mcmp>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	dc03      	bgt.n	8005900 <_dtoa_r+0xac0>
 80058f8:	d1e0      	bne.n	80058bc <_dtoa_r+0xa7c>
 80058fa:	f019 0f01 	tst.w	r9, #1
 80058fe:	d0dd      	beq.n	80058bc <_dtoa_r+0xa7c>
 8005900:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005904:	d1d8      	bne.n	80058b8 <_dtoa_r+0xa78>
 8005906:	2339      	movs	r3, #57	; 0x39
 8005908:	f888 3000 	strb.w	r3, [r8]
 800590c:	f108 0801 	add.w	r8, r8, #1
 8005910:	4645      	mov	r5, r8
 8005912:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005916:	2b39      	cmp	r3, #57	; 0x39
 8005918:	f105 32ff 	add.w	r2, r5, #4294967295
 800591c:	d03b      	beq.n	8005996 <_dtoa_r+0xb56>
 800591e:	3301      	adds	r3, #1
 8005920:	e040      	b.n	80059a4 <_dtoa_r+0xb64>
 8005922:	2b00      	cmp	r3, #0
 8005924:	f108 0501 	add.w	r5, r8, #1
 8005928:	dd05      	ble.n	8005936 <_dtoa_r+0xaf6>
 800592a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800592e:	d0ea      	beq.n	8005906 <_dtoa_r+0xac6>
 8005930:	f109 0901 	add.w	r9, r9, #1
 8005934:	e7c4      	b.n	80058c0 <_dtoa_r+0xa80>
 8005936:	9b02      	ldr	r3, [sp, #8]
 8005938:	9a04      	ldr	r2, [sp, #16]
 800593a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800593e:	1aeb      	subs	r3, r5, r3
 8005940:	4293      	cmp	r3, r2
 8005942:	46a8      	mov	r8, r5
 8005944:	f43f af4b 	beq.w	80057de <_dtoa_r+0x99e>
 8005948:	4651      	mov	r1, sl
 800594a:	2300      	movs	r3, #0
 800594c:	220a      	movs	r2, #10
 800594e:	4620      	mov	r0, r4
 8005950:	f000 fde1 	bl	8006516 <__multadd>
 8005954:	9b03      	ldr	r3, [sp, #12]
 8005956:	9903      	ldr	r1, [sp, #12]
 8005958:	42bb      	cmp	r3, r7
 800595a:	4682      	mov	sl, r0
 800595c:	f04f 0300 	mov.w	r3, #0
 8005960:	f04f 020a 	mov.w	r2, #10
 8005964:	4620      	mov	r0, r4
 8005966:	d104      	bne.n	8005972 <_dtoa_r+0xb32>
 8005968:	f000 fdd5 	bl	8006516 <__multadd>
 800596c:	9003      	str	r0, [sp, #12]
 800596e:	4607      	mov	r7, r0
 8005970:	e776      	b.n	8005860 <_dtoa_r+0xa20>
 8005972:	f000 fdd0 	bl	8006516 <__multadd>
 8005976:	2300      	movs	r3, #0
 8005978:	9003      	str	r0, [sp, #12]
 800597a:	220a      	movs	r2, #10
 800597c:	4639      	mov	r1, r7
 800597e:	4620      	mov	r0, r4
 8005980:	f000 fdc9 	bl	8006516 <__multadd>
 8005984:	e7f3      	b.n	800596e <_dtoa_r+0xb2e>
 8005986:	4651      	mov	r1, sl
 8005988:	2300      	movs	r3, #0
 800598a:	220a      	movs	r2, #10
 800598c:	4620      	mov	r0, r4
 800598e:	f000 fdc2 	bl	8006516 <__multadd>
 8005992:	4682      	mov	sl, r0
 8005994:	e70d      	b.n	80057b2 <_dtoa_r+0x972>
 8005996:	9b02      	ldr	r3, [sp, #8]
 8005998:	4293      	cmp	r3, r2
 800599a:	d105      	bne.n	80059a8 <_dtoa_r+0xb68>
 800599c:	9a02      	ldr	r2, [sp, #8]
 800599e:	f10b 0b01 	add.w	fp, fp, #1
 80059a2:	2331      	movs	r3, #49	; 0x31
 80059a4:	7013      	strb	r3, [r2, #0]
 80059a6:	e6e2      	b.n	800576e <_dtoa_r+0x92e>
 80059a8:	4615      	mov	r5, r2
 80059aa:	e7b2      	b.n	8005912 <_dtoa_r+0xad2>
 80059ac:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <_dtoa_r+0xb94>)
 80059ae:	f7ff baae 	b.w	8004f0e <_dtoa_r+0xce>
 80059b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f47f aa88 	bne.w	8004eca <_dtoa_r+0x8a>
 80059ba:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <_dtoa_r+0xb98>)
 80059bc:	f7ff baa7 	b.w	8004f0e <_dtoa_r+0xce>
 80059c0:	9b04      	ldr	r3, [sp, #16]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f73f aef4 	bgt.w	80057b0 <_dtoa_r+0x970>
 80059c8:	9b07      	ldr	r3, [sp, #28]
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	f77f aef0 	ble.w	80057b0 <_dtoa_r+0x970>
 80059d0:	e6b8      	b.n	8005744 <_dtoa_r+0x904>
 80059d2:	bf00      	nop
 80059d4:	08007724 	.word	0x08007724
 80059d8:	080077a0 	.word	0x080077a0

080059dc <__sflush_r>:
 80059dc:	898a      	ldrh	r2, [r1, #12]
 80059de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e2:	4605      	mov	r5, r0
 80059e4:	0710      	lsls	r0, r2, #28
 80059e6:	460c      	mov	r4, r1
 80059e8:	d45a      	bmi.n	8005aa0 <__sflush_r+0xc4>
 80059ea:	684b      	ldr	r3, [r1, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	dc05      	bgt.n	80059fc <__sflush_r+0x20>
 80059f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	dc02      	bgt.n	80059fc <__sflush_r+0x20>
 80059f6:	2000      	movs	r0, #0
 80059f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059fe:	2e00      	cmp	r6, #0
 8005a00:	d0f9      	beq.n	80059f6 <__sflush_r+0x1a>
 8005a02:	2300      	movs	r3, #0
 8005a04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a08:	682f      	ldr	r7, [r5, #0]
 8005a0a:	602b      	str	r3, [r5, #0]
 8005a0c:	d033      	beq.n	8005a76 <__sflush_r+0x9a>
 8005a0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	075a      	lsls	r2, r3, #29
 8005a14:	d505      	bpl.n	8005a22 <__sflush_r+0x46>
 8005a16:	6863      	ldr	r3, [r4, #4]
 8005a18:	1ac0      	subs	r0, r0, r3
 8005a1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a1c:	b10b      	cbz	r3, 8005a22 <__sflush_r+0x46>
 8005a1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a20:	1ac0      	subs	r0, r0, r3
 8005a22:	2300      	movs	r3, #0
 8005a24:	4602      	mov	r2, r0
 8005a26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a28:	6a21      	ldr	r1, [r4, #32]
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	47b0      	blx	r6
 8005a2e:	1c43      	adds	r3, r0, #1
 8005a30:	89a3      	ldrh	r3, [r4, #12]
 8005a32:	d106      	bne.n	8005a42 <__sflush_r+0x66>
 8005a34:	6829      	ldr	r1, [r5, #0]
 8005a36:	291d      	cmp	r1, #29
 8005a38:	d84b      	bhi.n	8005ad2 <__sflush_r+0xf6>
 8005a3a:	4a2b      	ldr	r2, [pc, #172]	; (8005ae8 <__sflush_r+0x10c>)
 8005a3c:	40ca      	lsrs	r2, r1
 8005a3e:	07d6      	lsls	r6, r2, #31
 8005a40:	d547      	bpl.n	8005ad2 <__sflush_r+0xf6>
 8005a42:	2200      	movs	r2, #0
 8005a44:	6062      	str	r2, [r4, #4]
 8005a46:	04d9      	lsls	r1, r3, #19
 8005a48:	6922      	ldr	r2, [r4, #16]
 8005a4a:	6022      	str	r2, [r4, #0]
 8005a4c:	d504      	bpl.n	8005a58 <__sflush_r+0x7c>
 8005a4e:	1c42      	adds	r2, r0, #1
 8005a50:	d101      	bne.n	8005a56 <__sflush_r+0x7a>
 8005a52:	682b      	ldr	r3, [r5, #0]
 8005a54:	b903      	cbnz	r3, 8005a58 <__sflush_r+0x7c>
 8005a56:	6560      	str	r0, [r4, #84]	; 0x54
 8005a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a5a:	602f      	str	r7, [r5, #0]
 8005a5c:	2900      	cmp	r1, #0
 8005a5e:	d0ca      	beq.n	80059f6 <__sflush_r+0x1a>
 8005a60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a64:	4299      	cmp	r1, r3
 8005a66:	d002      	beq.n	8005a6e <__sflush_r+0x92>
 8005a68:	4628      	mov	r0, r5
 8005a6a:	f7fd fa13 	bl	8002e94 <_free_r>
 8005a6e:	2000      	movs	r0, #0
 8005a70:	6360      	str	r0, [r4, #52]	; 0x34
 8005a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a76:	6a21      	ldr	r1, [r4, #32]
 8005a78:	2301      	movs	r3, #1
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	47b0      	blx	r6
 8005a7e:	1c41      	adds	r1, r0, #1
 8005a80:	d1c6      	bne.n	8005a10 <__sflush_r+0x34>
 8005a82:	682b      	ldr	r3, [r5, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0c3      	beq.n	8005a10 <__sflush_r+0x34>
 8005a88:	2b1d      	cmp	r3, #29
 8005a8a:	d001      	beq.n	8005a90 <__sflush_r+0xb4>
 8005a8c:	2b16      	cmp	r3, #22
 8005a8e:	d101      	bne.n	8005a94 <__sflush_r+0xb8>
 8005a90:	602f      	str	r7, [r5, #0]
 8005a92:	e7b0      	b.n	80059f6 <__sflush_r+0x1a>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a9a:	81a3      	strh	r3, [r4, #12]
 8005a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa0:	690f      	ldr	r7, [r1, #16]
 8005aa2:	2f00      	cmp	r7, #0
 8005aa4:	d0a7      	beq.n	80059f6 <__sflush_r+0x1a>
 8005aa6:	0793      	lsls	r3, r2, #30
 8005aa8:	680e      	ldr	r6, [r1, #0]
 8005aaa:	bf08      	it	eq
 8005aac:	694b      	ldreq	r3, [r1, #20]
 8005aae:	600f      	str	r7, [r1, #0]
 8005ab0:	bf18      	it	ne
 8005ab2:	2300      	movne	r3, #0
 8005ab4:	eba6 0807 	sub.w	r8, r6, r7
 8005ab8:	608b      	str	r3, [r1, #8]
 8005aba:	f1b8 0f00 	cmp.w	r8, #0
 8005abe:	dd9a      	ble.n	80059f6 <__sflush_r+0x1a>
 8005ac0:	4643      	mov	r3, r8
 8005ac2:	463a      	mov	r2, r7
 8005ac4:	6a21      	ldr	r1, [r4, #32]
 8005ac6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ac8:	4628      	mov	r0, r5
 8005aca:	47b0      	blx	r6
 8005acc:	2800      	cmp	r0, #0
 8005ace:	dc07      	bgt.n	8005ae0 <__sflush_r+0x104>
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad6:	81a3      	strh	r3, [r4, #12]
 8005ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8005adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ae0:	4407      	add	r7, r0
 8005ae2:	eba8 0800 	sub.w	r8, r8, r0
 8005ae6:	e7e8      	b.n	8005aba <__sflush_r+0xde>
 8005ae8:	20400001 	.word	0x20400001

08005aec <_fflush_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	690b      	ldr	r3, [r1, #16]
 8005af0:	4605      	mov	r5, r0
 8005af2:	460c      	mov	r4, r1
 8005af4:	b1db      	cbz	r3, 8005b2e <_fflush_r+0x42>
 8005af6:	b118      	cbz	r0, 8005b00 <_fflush_r+0x14>
 8005af8:	6983      	ldr	r3, [r0, #24]
 8005afa:	b90b      	cbnz	r3, 8005b00 <_fflush_r+0x14>
 8005afc:	f000 f872 	bl	8005be4 <__sinit>
 8005b00:	4b0c      	ldr	r3, [pc, #48]	; (8005b34 <_fflush_r+0x48>)
 8005b02:	429c      	cmp	r4, r3
 8005b04:	d109      	bne.n	8005b1a <_fflush_r+0x2e>
 8005b06:	686c      	ldr	r4, [r5, #4]
 8005b08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b0c:	b17b      	cbz	r3, 8005b2e <_fflush_r+0x42>
 8005b0e:	4621      	mov	r1, r4
 8005b10:	4628      	mov	r0, r5
 8005b12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b16:	f7ff bf61 	b.w	80059dc <__sflush_r>
 8005b1a:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <_fflush_r+0x4c>)
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	d101      	bne.n	8005b24 <_fflush_r+0x38>
 8005b20:	68ac      	ldr	r4, [r5, #8]
 8005b22:	e7f1      	b.n	8005b08 <_fflush_r+0x1c>
 8005b24:	4b05      	ldr	r3, [pc, #20]	; (8005b3c <_fflush_r+0x50>)
 8005b26:	429c      	cmp	r4, r3
 8005b28:	bf08      	it	eq
 8005b2a:	68ec      	ldreq	r4, [r5, #12]
 8005b2c:	e7ec      	b.n	8005b08 <_fflush_r+0x1c>
 8005b2e:	2000      	movs	r0, #0
 8005b30:	bd38      	pop	{r3, r4, r5, pc}
 8005b32:	bf00      	nop
 8005b34:	080077d0 	.word	0x080077d0
 8005b38:	080077f0 	.word	0x080077f0
 8005b3c:	080077b0 	.word	0x080077b0

08005b40 <fflush>:
 8005b40:	4601      	mov	r1, r0
 8005b42:	b920      	cbnz	r0, 8005b4e <fflush+0xe>
 8005b44:	4b04      	ldr	r3, [pc, #16]	; (8005b58 <fflush+0x18>)
 8005b46:	4905      	ldr	r1, [pc, #20]	; (8005b5c <fflush+0x1c>)
 8005b48:	6818      	ldr	r0, [r3, #0]
 8005b4a:	f000 b8d3 	b.w	8005cf4 <_fwalk_reent>
 8005b4e:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <fflush+0x20>)
 8005b50:	6818      	ldr	r0, [r3, #0]
 8005b52:	f7ff bfcb 	b.w	8005aec <_fflush_r>
 8005b56:	bf00      	nop
 8005b58:	08007710 	.word	0x08007710
 8005b5c:	08005aed 	.word	0x08005aed
 8005b60:	20000010 	.word	0x20000010

08005b64 <_cleanup_r>:
 8005b64:	4901      	ldr	r1, [pc, #4]	; (8005b6c <_cleanup_r+0x8>)
 8005b66:	f000 b8c5 	b.w	8005cf4 <_fwalk_reent>
 8005b6a:	bf00      	nop
 8005b6c:	08005aed 	.word	0x08005aed

08005b70 <std.isra.0>:
 8005b70:	2300      	movs	r3, #0
 8005b72:	b510      	push	{r4, lr}
 8005b74:	4604      	mov	r4, r0
 8005b76:	6003      	str	r3, [r0, #0]
 8005b78:	6043      	str	r3, [r0, #4]
 8005b7a:	6083      	str	r3, [r0, #8]
 8005b7c:	8181      	strh	r1, [r0, #12]
 8005b7e:	6643      	str	r3, [r0, #100]	; 0x64
 8005b80:	81c2      	strh	r2, [r0, #14]
 8005b82:	6103      	str	r3, [r0, #16]
 8005b84:	6143      	str	r3, [r0, #20]
 8005b86:	6183      	str	r3, [r0, #24]
 8005b88:	4619      	mov	r1, r3
 8005b8a:	2208      	movs	r2, #8
 8005b8c:	305c      	adds	r0, #92	; 0x5c
 8005b8e:	f7fd f979 	bl	8002e84 <memset>
 8005b92:	4b05      	ldr	r3, [pc, #20]	; (8005ba8 <std.isra.0+0x38>)
 8005b94:	6263      	str	r3, [r4, #36]	; 0x24
 8005b96:	4b05      	ldr	r3, [pc, #20]	; (8005bac <std.isra.0+0x3c>)
 8005b98:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b9a:	4b05      	ldr	r3, [pc, #20]	; (8005bb0 <std.isra.0+0x40>)
 8005b9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b9e:	4b05      	ldr	r3, [pc, #20]	; (8005bb4 <std.isra.0+0x44>)
 8005ba0:	6224      	str	r4, [r4, #32]
 8005ba2:	6323      	str	r3, [r4, #48]	; 0x30
 8005ba4:	bd10      	pop	{r4, pc}
 8005ba6:	bf00      	nop
 8005ba8:	080072bd 	.word	0x080072bd
 8005bac:	080072df 	.word	0x080072df
 8005bb0:	08007317 	.word	0x08007317
 8005bb4:	0800733b 	.word	0x0800733b

08005bb8 <__sfmoreglue>:
 8005bb8:	b570      	push	{r4, r5, r6, lr}
 8005bba:	1e4a      	subs	r2, r1, #1
 8005bbc:	2568      	movs	r5, #104	; 0x68
 8005bbe:	4355      	muls	r5, r2
 8005bc0:	460e      	mov	r6, r1
 8005bc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005bc6:	f7fd f9b3 	bl	8002f30 <_malloc_r>
 8005bca:	4604      	mov	r4, r0
 8005bcc:	b140      	cbz	r0, 8005be0 <__sfmoreglue+0x28>
 8005bce:	2100      	movs	r1, #0
 8005bd0:	e880 0042 	stmia.w	r0, {r1, r6}
 8005bd4:	300c      	adds	r0, #12
 8005bd6:	60a0      	str	r0, [r4, #8]
 8005bd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005bdc:	f7fd f952 	bl	8002e84 <memset>
 8005be0:	4620      	mov	r0, r4
 8005be2:	bd70      	pop	{r4, r5, r6, pc}

08005be4 <__sinit>:
 8005be4:	6983      	ldr	r3, [r0, #24]
 8005be6:	b510      	push	{r4, lr}
 8005be8:	4604      	mov	r4, r0
 8005bea:	bb33      	cbnz	r3, 8005c3a <__sinit+0x56>
 8005bec:	6483      	str	r3, [r0, #72]	; 0x48
 8005bee:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005bf0:	6503      	str	r3, [r0, #80]	; 0x50
 8005bf2:	4b12      	ldr	r3, [pc, #72]	; (8005c3c <__sinit+0x58>)
 8005bf4:	4a12      	ldr	r2, [pc, #72]	; (8005c40 <__sinit+0x5c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6282      	str	r2, [r0, #40]	; 0x28
 8005bfa:	4298      	cmp	r0, r3
 8005bfc:	bf04      	itt	eq
 8005bfe:	2301      	moveq	r3, #1
 8005c00:	6183      	streq	r3, [r0, #24]
 8005c02:	f000 f81f 	bl	8005c44 <__sfp>
 8005c06:	6060      	str	r0, [r4, #4]
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f000 f81b 	bl	8005c44 <__sfp>
 8005c0e:	60a0      	str	r0, [r4, #8]
 8005c10:	4620      	mov	r0, r4
 8005c12:	f000 f817 	bl	8005c44 <__sfp>
 8005c16:	2200      	movs	r2, #0
 8005c18:	60e0      	str	r0, [r4, #12]
 8005c1a:	2104      	movs	r1, #4
 8005c1c:	6860      	ldr	r0, [r4, #4]
 8005c1e:	f7ff ffa7 	bl	8005b70 <std.isra.0>
 8005c22:	2201      	movs	r2, #1
 8005c24:	2109      	movs	r1, #9
 8005c26:	68a0      	ldr	r0, [r4, #8]
 8005c28:	f7ff ffa2 	bl	8005b70 <std.isra.0>
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	2112      	movs	r1, #18
 8005c30:	68e0      	ldr	r0, [r4, #12]
 8005c32:	f7ff ff9d 	bl	8005b70 <std.isra.0>
 8005c36:	2301      	movs	r3, #1
 8005c38:	61a3      	str	r3, [r4, #24]
 8005c3a:	bd10      	pop	{r4, pc}
 8005c3c:	08007710 	.word	0x08007710
 8005c40:	08005b65 	.word	0x08005b65

08005c44 <__sfp>:
 8005c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c46:	4b1c      	ldr	r3, [pc, #112]	; (8005cb8 <__sfp+0x74>)
 8005c48:	681e      	ldr	r6, [r3, #0]
 8005c4a:	69b3      	ldr	r3, [r6, #24]
 8005c4c:	4607      	mov	r7, r0
 8005c4e:	b913      	cbnz	r3, 8005c56 <__sfp+0x12>
 8005c50:	4630      	mov	r0, r6
 8005c52:	f7ff ffc7 	bl	8005be4 <__sinit>
 8005c56:	3648      	adds	r6, #72	; 0x48
 8005c58:	68b4      	ldr	r4, [r6, #8]
 8005c5a:	6873      	ldr	r3, [r6, #4]
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	d503      	bpl.n	8005c68 <__sfp+0x24>
 8005c60:	6833      	ldr	r3, [r6, #0]
 8005c62:	b133      	cbz	r3, 8005c72 <__sfp+0x2e>
 8005c64:	6836      	ldr	r6, [r6, #0]
 8005c66:	e7f7      	b.n	8005c58 <__sfp+0x14>
 8005c68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c6c:	b16d      	cbz	r5, 8005c8a <__sfp+0x46>
 8005c6e:	3468      	adds	r4, #104	; 0x68
 8005c70:	e7f4      	b.n	8005c5c <__sfp+0x18>
 8005c72:	2104      	movs	r1, #4
 8005c74:	4638      	mov	r0, r7
 8005c76:	f7ff ff9f 	bl	8005bb8 <__sfmoreglue>
 8005c7a:	6030      	str	r0, [r6, #0]
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d1f1      	bne.n	8005c64 <__sfp+0x20>
 8005c80:	230c      	movs	r3, #12
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	4604      	mov	r4, r0
 8005c86:	4620      	mov	r0, r4
 8005c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c8e:	81e3      	strh	r3, [r4, #14]
 8005c90:	2301      	movs	r3, #1
 8005c92:	81a3      	strh	r3, [r4, #12]
 8005c94:	6665      	str	r5, [r4, #100]	; 0x64
 8005c96:	6025      	str	r5, [r4, #0]
 8005c98:	60a5      	str	r5, [r4, #8]
 8005c9a:	6065      	str	r5, [r4, #4]
 8005c9c:	6125      	str	r5, [r4, #16]
 8005c9e:	6165      	str	r5, [r4, #20]
 8005ca0:	61a5      	str	r5, [r4, #24]
 8005ca2:	2208      	movs	r2, #8
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005caa:	f7fd f8eb 	bl	8002e84 <memset>
 8005cae:	6365      	str	r5, [r4, #52]	; 0x34
 8005cb0:	63a5      	str	r5, [r4, #56]	; 0x38
 8005cb2:	64a5      	str	r5, [r4, #72]	; 0x48
 8005cb4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005cb6:	e7e6      	b.n	8005c86 <__sfp+0x42>
 8005cb8:	08007710 	.word	0x08007710

08005cbc <_fwalk>:
 8005cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc0:	4688      	mov	r8, r1
 8005cc2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	b914      	cbnz	r4, 8005cd0 <_fwalk+0x14>
 8005cca:	4630      	mov	r0, r6
 8005ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd0:	68a5      	ldr	r5, [r4, #8]
 8005cd2:	6867      	ldr	r7, [r4, #4]
 8005cd4:	3f01      	subs	r7, #1
 8005cd6:	d501      	bpl.n	8005cdc <_fwalk+0x20>
 8005cd8:	6824      	ldr	r4, [r4, #0]
 8005cda:	e7f5      	b.n	8005cc8 <_fwalk+0xc>
 8005cdc:	89ab      	ldrh	r3, [r5, #12]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d906      	bls.n	8005cf0 <_fwalk+0x34>
 8005ce2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	d002      	beq.n	8005cf0 <_fwalk+0x34>
 8005cea:	4628      	mov	r0, r5
 8005cec:	47c0      	blx	r8
 8005cee:	4306      	orrs	r6, r0
 8005cf0:	3568      	adds	r5, #104	; 0x68
 8005cf2:	e7ef      	b.n	8005cd4 <_fwalk+0x18>

08005cf4 <_fwalk_reent>:
 8005cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cf8:	4680      	mov	r8, r0
 8005cfa:	4689      	mov	r9, r1
 8005cfc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d00:	2600      	movs	r6, #0
 8005d02:	b914      	cbnz	r4, 8005d0a <_fwalk_reent+0x16>
 8005d04:	4630      	mov	r0, r6
 8005d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d0a:	68a5      	ldr	r5, [r4, #8]
 8005d0c:	6867      	ldr	r7, [r4, #4]
 8005d0e:	3f01      	subs	r7, #1
 8005d10:	d501      	bpl.n	8005d16 <_fwalk_reent+0x22>
 8005d12:	6824      	ldr	r4, [r4, #0]
 8005d14:	e7f5      	b.n	8005d02 <_fwalk_reent+0xe>
 8005d16:	89ab      	ldrh	r3, [r5, #12]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d907      	bls.n	8005d2c <_fwalk_reent+0x38>
 8005d1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d20:	3301      	adds	r3, #1
 8005d22:	d003      	beq.n	8005d2c <_fwalk_reent+0x38>
 8005d24:	4629      	mov	r1, r5
 8005d26:	4640      	mov	r0, r8
 8005d28:	47c8      	blx	r9
 8005d2a:	4306      	orrs	r6, r0
 8005d2c:	3568      	adds	r5, #104	; 0x68
 8005d2e:	e7ee      	b.n	8005d0e <_fwalk_reent+0x1a>

08005d30 <rshift>:
 8005d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d32:	6906      	ldr	r6, [r0, #16]
 8005d34:	114b      	asrs	r3, r1, #5
 8005d36:	42b3      	cmp	r3, r6
 8005d38:	f100 0514 	add.w	r5, r0, #20
 8005d3c:	da2b      	bge.n	8005d96 <rshift+0x66>
 8005d3e:	f011 011f 	ands.w	r1, r1, #31
 8005d42:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8005d46:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8005d4a:	d108      	bne.n	8005d5e <rshift+0x2e>
 8005d4c:	4629      	mov	r1, r5
 8005d4e:	42b2      	cmp	r2, r6
 8005d50:	460b      	mov	r3, r1
 8005d52:	d210      	bcs.n	8005d76 <rshift+0x46>
 8005d54:	f852 3b04 	ldr.w	r3, [r2], #4
 8005d58:	f841 3b04 	str.w	r3, [r1], #4
 8005d5c:	e7f7      	b.n	8005d4e <rshift+0x1e>
 8005d5e:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8005d62:	f1c1 0e20 	rsb	lr, r1, #32
 8005d66:	3204      	adds	r2, #4
 8005d68:	40cc      	lsrs	r4, r1
 8005d6a:	462b      	mov	r3, r5
 8005d6c:	42b2      	cmp	r2, r6
 8005d6e:	d308      	bcc.n	8005d82 <rshift+0x52>
 8005d70:	601c      	str	r4, [r3, #0]
 8005d72:	b104      	cbz	r4, 8005d76 <rshift+0x46>
 8005d74:	3304      	adds	r3, #4
 8005d76:	1b5b      	subs	r3, r3, r5
 8005d78:	109b      	asrs	r3, r3, #2
 8005d7a:	6103      	str	r3, [r0, #16]
 8005d7c:	b903      	cbnz	r3, 8005d80 <rshift+0x50>
 8005d7e:	6143      	str	r3, [r0, #20]
 8005d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d82:	6817      	ldr	r7, [r2, #0]
 8005d84:	fa07 f70e 	lsl.w	r7, r7, lr
 8005d88:	433c      	orrs	r4, r7
 8005d8a:	f843 4b04 	str.w	r4, [r3], #4
 8005d8e:	f852 4b04 	ldr.w	r4, [r2], #4
 8005d92:	40cc      	lsrs	r4, r1
 8005d94:	e7ea      	b.n	8005d6c <rshift+0x3c>
 8005d96:	462b      	mov	r3, r5
 8005d98:	e7ed      	b.n	8005d76 <rshift+0x46>

08005d9a <__hexdig_fun>:
 8005d9a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005d9e:	2b09      	cmp	r3, #9
 8005da0:	d802      	bhi.n	8005da8 <__hexdig_fun+0xe>
 8005da2:	3820      	subs	r0, #32
 8005da4:	b2c0      	uxtb	r0, r0
 8005da6:	4770      	bx	lr
 8005da8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005dac:	2b05      	cmp	r3, #5
 8005dae:	d801      	bhi.n	8005db4 <__hexdig_fun+0x1a>
 8005db0:	3847      	subs	r0, #71	; 0x47
 8005db2:	e7f7      	b.n	8005da4 <__hexdig_fun+0xa>
 8005db4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005db8:	2b05      	cmp	r3, #5
 8005dba:	d801      	bhi.n	8005dc0 <__hexdig_fun+0x26>
 8005dbc:	3827      	subs	r0, #39	; 0x27
 8005dbe:	e7f1      	b.n	8005da4 <__hexdig_fun+0xa>
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	4770      	bx	lr

08005dc4 <__gethex>:
 8005dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc8:	b08b      	sub	sp, #44	; 0x2c
 8005dca:	468a      	mov	sl, r1
 8005dcc:	9002      	str	r0, [sp, #8]
 8005dce:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005dd0:	9306      	str	r3, [sp, #24]
 8005dd2:	4690      	mov	r8, r2
 8005dd4:	f000 facc 	bl	8006370 <__localeconv_l>
 8005dd8:	6803      	ldr	r3, [r0, #0]
 8005dda:	9303      	str	r3, [sp, #12]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7fa f9ff 	bl	80001e0 <strlen>
 8005de2:	9b03      	ldr	r3, [sp, #12]
 8005de4:	9001      	str	r0, [sp, #4]
 8005de6:	4403      	add	r3, r0
 8005de8:	f04f 0b00 	mov.w	fp, #0
 8005dec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005df0:	9307      	str	r3, [sp, #28]
 8005df2:	f8da 3000 	ldr.w	r3, [sl]
 8005df6:	3302      	adds	r3, #2
 8005df8:	461f      	mov	r7, r3
 8005dfa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005dfe:	2830      	cmp	r0, #48	; 0x30
 8005e00:	d06c      	beq.n	8005edc <__gethex+0x118>
 8005e02:	f7ff ffca 	bl	8005d9a <__hexdig_fun>
 8005e06:	4604      	mov	r4, r0
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d16a      	bne.n	8005ee2 <__gethex+0x11e>
 8005e0c:	9a01      	ldr	r2, [sp, #4]
 8005e0e:	9903      	ldr	r1, [sp, #12]
 8005e10:	4638      	mov	r0, r7
 8005e12:	f001 fa96 	bl	8007342 <strncmp>
 8005e16:	2800      	cmp	r0, #0
 8005e18:	d166      	bne.n	8005ee8 <__gethex+0x124>
 8005e1a:	9b01      	ldr	r3, [sp, #4]
 8005e1c:	5cf8      	ldrb	r0, [r7, r3]
 8005e1e:	18fe      	adds	r6, r7, r3
 8005e20:	f7ff ffbb 	bl	8005d9a <__hexdig_fun>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d062      	beq.n	8005eee <__gethex+0x12a>
 8005e28:	4633      	mov	r3, r6
 8005e2a:	7818      	ldrb	r0, [r3, #0]
 8005e2c:	2830      	cmp	r0, #48	; 0x30
 8005e2e:	461f      	mov	r7, r3
 8005e30:	f103 0301 	add.w	r3, r3, #1
 8005e34:	d0f9      	beq.n	8005e2a <__gethex+0x66>
 8005e36:	f7ff ffb0 	bl	8005d9a <__hexdig_fun>
 8005e3a:	fab0 f580 	clz	r5, r0
 8005e3e:	096d      	lsrs	r5, r5, #5
 8005e40:	4634      	mov	r4, r6
 8005e42:	f04f 0b01 	mov.w	fp, #1
 8005e46:	463a      	mov	r2, r7
 8005e48:	4616      	mov	r6, r2
 8005e4a:	3201      	adds	r2, #1
 8005e4c:	7830      	ldrb	r0, [r6, #0]
 8005e4e:	f7ff ffa4 	bl	8005d9a <__hexdig_fun>
 8005e52:	2800      	cmp	r0, #0
 8005e54:	d1f8      	bne.n	8005e48 <__gethex+0x84>
 8005e56:	9a01      	ldr	r2, [sp, #4]
 8005e58:	9903      	ldr	r1, [sp, #12]
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f001 fa71 	bl	8007342 <strncmp>
 8005e60:	b950      	cbnz	r0, 8005e78 <__gethex+0xb4>
 8005e62:	b954      	cbnz	r4, 8005e7a <__gethex+0xb6>
 8005e64:	9b01      	ldr	r3, [sp, #4]
 8005e66:	18f4      	adds	r4, r6, r3
 8005e68:	4622      	mov	r2, r4
 8005e6a:	4616      	mov	r6, r2
 8005e6c:	3201      	adds	r2, #1
 8005e6e:	7830      	ldrb	r0, [r6, #0]
 8005e70:	f7ff ff93 	bl	8005d9a <__hexdig_fun>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	d1f8      	bne.n	8005e6a <__gethex+0xa6>
 8005e78:	b10c      	cbz	r4, 8005e7e <__gethex+0xba>
 8005e7a:	1ba4      	subs	r4, r4, r6
 8005e7c:	00a4      	lsls	r4, r4, #2
 8005e7e:	7833      	ldrb	r3, [r6, #0]
 8005e80:	2b50      	cmp	r3, #80	; 0x50
 8005e82:	d001      	beq.n	8005e88 <__gethex+0xc4>
 8005e84:	2b70      	cmp	r3, #112	; 0x70
 8005e86:	d140      	bne.n	8005f0a <__gethex+0x146>
 8005e88:	7873      	ldrb	r3, [r6, #1]
 8005e8a:	2b2b      	cmp	r3, #43	; 0x2b
 8005e8c:	d035      	beq.n	8005efa <__gethex+0x136>
 8005e8e:	2b2d      	cmp	r3, #45	; 0x2d
 8005e90:	d02f      	beq.n	8005ef2 <__gethex+0x12e>
 8005e92:	1c71      	adds	r1, r6, #1
 8005e94:	f04f 0900 	mov.w	r9, #0
 8005e98:	7808      	ldrb	r0, [r1, #0]
 8005e9a:	f7ff ff7e 	bl	8005d9a <__hexdig_fun>
 8005e9e:	1e43      	subs	r3, r0, #1
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b18      	cmp	r3, #24
 8005ea4:	d831      	bhi.n	8005f0a <__gethex+0x146>
 8005ea6:	f1a0 0210 	sub.w	r2, r0, #16
 8005eaa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005eae:	f7ff ff74 	bl	8005d9a <__hexdig_fun>
 8005eb2:	1e43      	subs	r3, r0, #1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b18      	cmp	r3, #24
 8005eb8:	d922      	bls.n	8005f00 <__gethex+0x13c>
 8005eba:	f1b9 0f00 	cmp.w	r9, #0
 8005ebe:	d000      	beq.n	8005ec2 <__gethex+0xfe>
 8005ec0:	4252      	negs	r2, r2
 8005ec2:	4414      	add	r4, r2
 8005ec4:	f8ca 1000 	str.w	r1, [sl]
 8005ec8:	b30d      	cbz	r5, 8005f0e <__gethex+0x14a>
 8005eca:	f1bb 0f00 	cmp.w	fp, #0
 8005ece:	bf14      	ite	ne
 8005ed0:	2700      	movne	r7, #0
 8005ed2:	2706      	moveq	r7, #6
 8005ed4:	4638      	mov	r0, r7
 8005ed6:	b00b      	add	sp, #44	; 0x2c
 8005ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005edc:	f10b 0b01 	add.w	fp, fp, #1
 8005ee0:	e78a      	b.n	8005df8 <__gethex+0x34>
 8005ee2:	2500      	movs	r5, #0
 8005ee4:	462c      	mov	r4, r5
 8005ee6:	e7ae      	b.n	8005e46 <__gethex+0x82>
 8005ee8:	463e      	mov	r6, r7
 8005eea:	2501      	movs	r5, #1
 8005eec:	e7c7      	b.n	8005e7e <__gethex+0xba>
 8005eee:	4604      	mov	r4, r0
 8005ef0:	e7fb      	b.n	8005eea <__gethex+0x126>
 8005ef2:	f04f 0901 	mov.w	r9, #1
 8005ef6:	1cb1      	adds	r1, r6, #2
 8005ef8:	e7ce      	b.n	8005e98 <__gethex+0xd4>
 8005efa:	f04f 0900 	mov.w	r9, #0
 8005efe:	e7fa      	b.n	8005ef6 <__gethex+0x132>
 8005f00:	230a      	movs	r3, #10
 8005f02:	fb03 0202 	mla	r2, r3, r2, r0
 8005f06:	3a10      	subs	r2, #16
 8005f08:	e7cf      	b.n	8005eaa <__gethex+0xe6>
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	e7da      	b.n	8005ec4 <__gethex+0x100>
 8005f0e:	1bf3      	subs	r3, r6, r7
 8005f10:	3b01      	subs	r3, #1
 8005f12:	4629      	mov	r1, r5
 8005f14:	2b07      	cmp	r3, #7
 8005f16:	dc49      	bgt.n	8005fac <__gethex+0x1e8>
 8005f18:	9802      	ldr	r0, [sp, #8]
 8005f1a:	f000 fab1 	bl	8006480 <_Balloc>
 8005f1e:	9b01      	ldr	r3, [sp, #4]
 8005f20:	f100 0914 	add.w	r9, r0, #20
 8005f24:	f04f 0b00 	mov.w	fp, #0
 8005f28:	f1c3 0301 	rsb	r3, r3, #1
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	f8cd 9010 	str.w	r9, [sp, #16]
 8005f32:	46da      	mov	sl, fp
 8005f34:	9308      	str	r3, [sp, #32]
 8005f36:	42b7      	cmp	r7, r6
 8005f38:	d33b      	bcc.n	8005fb2 <__gethex+0x1ee>
 8005f3a:	9804      	ldr	r0, [sp, #16]
 8005f3c:	f840 ab04 	str.w	sl, [r0], #4
 8005f40:	eba0 0009 	sub.w	r0, r0, r9
 8005f44:	1080      	asrs	r0, r0, #2
 8005f46:	6128      	str	r0, [r5, #16]
 8005f48:	0147      	lsls	r7, r0, #5
 8005f4a:	4650      	mov	r0, sl
 8005f4c:	f000 fb5c 	bl	8006608 <__hi0bits>
 8005f50:	f8d8 6000 	ldr.w	r6, [r8]
 8005f54:	1a3f      	subs	r7, r7, r0
 8005f56:	42b7      	cmp	r7, r6
 8005f58:	dd64      	ble.n	8006024 <__gethex+0x260>
 8005f5a:	1bbf      	subs	r7, r7, r6
 8005f5c:	4639      	mov	r1, r7
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f000 fe59 	bl	8006c16 <__any_on>
 8005f64:	4682      	mov	sl, r0
 8005f66:	b178      	cbz	r0, 8005f88 <__gethex+0x1c4>
 8005f68:	1e7b      	subs	r3, r7, #1
 8005f6a:	1159      	asrs	r1, r3, #5
 8005f6c:	f003 021f 	and.w	r2, r3, #31
 8005f70:	f04f 0a01 	mov.w	sl, #1
 8005f74:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005f78:	fa0a f202 	lsl.w	r2, sl, r2
 8005f7c:	420a      	tst	r2, r1
 8005f7e:	d003      	beq.n	8005f88 <__gethex+0x1c4>
 8005f80:	4553      	cmp	r3, sl
 8005f82:	dc46      	bgt.n	8006012 <__gethex+0x24e>
 8005f84:	f04f 0a02 	mov.w	sl, #2
 8005f88:	4639      	mov	r1, r7
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f7ff fed0 	bl	8005d30 <rshift>
 8005f90:	443c      	add	r4, r7
 8005f92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f96:	429c      	cmp	r4, r3
 8005f98:	dd52      	ble.n	8006040 <__gethex+0x27c>
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	9802      	ldr	r0, [sp, #8]
 8005f9e:	f000 faa3 	bl	80064e8 <_Bfree>
 8005fa2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	27a3      	movs	r7, #163	; 0xa3
 8005faa:	e793      	b.n	8005ed4 <__gethex+0x110>
 8005fac:	3101      	adds	r1, #1
 8005fae:	105b      	asrs	r3, r3, #1
 8005fb0:	e7b0      	b.n	8005f14 <__gethex+0x150>
 8005fb2:	1e73      	subs	r3, r6, #1
 8005fb4:	9305      	str	r3, [sp, #20]
 8005fb6:	9a07      	ldr	r2, [sp, #28]
 8005fb8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d018      	beq.n	8005ff2 <__gethex+0x22e>
 8005fc0:	f1bb 0f20 	cmp.w	fp, #32
 8005fc4:	d107      	bne.n	8005fd6 <__gethex+0x212>
 8005fc6:	9b04      	ldr	r3, [sp, #16]
 8005fc8:	f8c3 a000 	str.w	sl, [r3]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	f04f 0a00 	mov.w	sl, #0
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	46d3      	mov	fp, sl
 8005fd6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005fda:	f7ff fede 	bl	8005d9a <__hexdig_fun>
 8005fde:	f000 000f 	and.w	r0, r0, #15
 8005fe2:	fa00 f00b 	lsl.w	r0, r0, fp
 8005fe6:	ea4a 0a00 	orr.w	sl, sl, r0
 8005fea:	f10b 0b04 	add.w	fp, fp, #4
 8005fee:	9b05      	ldr	r3, [sp, #20]
 8005ff0:	e00d      	b.n	800600e <__gethex+0x24a>
 8005ff2:	9b05      	ldr	r3, [sp, #20]
 8005ff4:	9a08      	ldr	r2, [sp, #32]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	429f      	cmp	r7, r3
 8005ffa:	d8e1      	bhi.n	8005fc0 <__gethex+0x1fc>
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	9a01      	ldr	r2, [sp, #4]
 8006000:	9903      	ldr	r1, [sp, #12]
 8006002:	9309      	str	r3, [sp, #36]	; 0x24
 8006004:	f001 f99d 	bl	8007342 <strncmp>
 8006008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800600a:	2800      	cmp	r0, #0
 800600c:	d1d8      	bne.n	8005fc0 <__gethex+0x1fc>
 800600e:	461e      	mov	r6, r3
 8006010:	e791      	b.n	8005f36 <__gethex+0x172>
 8006012:	1eb9      	subs	r1, r7, #2
 8006014:	4628      	mov	r0, r5
 8006016:	f000 fdfe 	bl	8006c16 <__any_on>
 800601a:	2800      	cmp	r0, #0
 800601c:	d0b2      	beq.n	8005f84 <__gethex+0x1c0>
 800601e:	f04f 0a03 	mov.w	sl, #3
 8006022:	e7b1      	b.n	8005f88 <__gethex+0x1c4>
 8006024:	da09      	bge.n	800603a <__gethex+0x276>
 8006026:	1bf7      	subs	r7, r6, r7
 8006028:	4629      	mov	r1, r5
 800602a:	463a      	mov	r2, r7
 800602c:	9802      	ldr	r0, [sp, #8]
 800602e:	f000 fc1d 	bl	800686c <__lshift>
 8006032:	1be4      	subs	r4, r4, r7
 8006034:	4605      	mov	r5, r0
 8006036:	f100 0914 	add.w	r9, r0, #20
 800603a:	f04f 0a00 	mov.w	sl, #0
 800603e:	e7a8      	b.n	8005f92 <__gethex+0x1ce>
 8006040:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006044:	4284      	cmp	r4, r0
 8006046:	da6a      	bge.n	800611e <__gethex+0x35a>
 8006048:	1b04      	subs	r4, r0, r4
 800604a:	42a6      	cmp	r6, r4
 800604c:	dc2e      	bgt.n	80060ac <__gethex+0x2e8>
 800604e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006052:	2b02      	cmp	r3, #2
 8006054:	d022      	beq.n	800609c <__gethex+0x2d8>
 8006056:	2b03      	cmp	r3, #3
 8006058:	d024      	beq.n	80060a4 <__gethex+0x2e0>
 800605a:	2b01      	cmp	r3, #1
 800605c:	d115      	bne.n	800608a <__gethex+0x2c6>
 800605e:	42a6      	cmp	r6, r4
 8006060:	d113      	bne.n	800608a <__gethex+0x2c6>
 8006062:	2e01      	cmp	r6, #1
 8006064:	dc0b      	bgt.n	800607e <__gethex+0x2ba>
 8006066:	9a06      	ldr	r2, [sp, #24]
 8006068:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800606c:	6013      	str	r3, [r2, #0]
 800606e:	2301      	movs	r3, #1
 8006070:	612b      	str	r3, [r5, #16]
 8006072:	f8c9 3000 	str.w	r3, [r9]
 8006076:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006078:	2762      	movs	r7, #98	; 0x62
 800607a:	601d      	str	r5, [r3, #0]
 800607c:	e72a      	b.n	8005ed4 <__gethex+0x110>
 800607e:	1e71      	subs	r1, r6, #1
 8006080:	4628      	mov	r0, r5
 8006082:	f000 fdc8 	bl	8006c16 <__any_on>
 8006086:	2800      	cmp	r0, #0
 8006088:	d1ed      	bne.n	8006066 <__gethex+0x2a2>
 800608a:	4629      	mov	r1, r5
 800608c:	9802      	ldr	r0, [sp, #8]
 800608e:	f000 fa2b 	bl	80064e8 <_Bfree>
 8006092:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006094:	2300      	movs	r3, #0
 8006096:	6013      	str	r3, [r2, #0]
 8006098:	2750      	movs	r7, #80	; 0x50
 800609a:	e71b      	b.n	8005ed4 <__gethex+0x110>
 800609c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d0e1      	beq.n	8006066 <__gethex+0x2a2>
 80060a2:	e7f2      	b.n	800608a <__gethex+0x2c6>
 80060a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1dd      	bne.n	8006066 <__gethex+0x2a2>
 80060aa:	e7ee      	b.n	800608a <__gethex+0x2c6>
 80060ac:	1e67      	subs	r7, r4, #1
 80060ae:	f1ba 0f00 	cmp.w	sl, #0
 80060b2:	d131      	bne.n	8006118 <__gethex+0x354>
 80060b4:	b127      	cbz	r7, 80060c0 <__gethex+0x2fc>
 80060b6:	4639      	mov	r1, r7
 80060b8:	4628      	mov	r0, r5
 80060ba:	f000 fdac 	bl	8006c16 <__any_on>
 80060be:	4682      	mov	sl, r0
 80060c0:	117a      	asrs	r2, r7, #5
 80060c2:	2301      	movs	r3, #1
 80060c4:	f007 071f 	and.w	r7, r7, #31
 80060c8:	fa03 f707 	lsl.w	r7, r3, r7
 80060cc:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80060d0:	4621      	mov	r1, r4
 80060d2:	421f      	tst	r7, r3
 80060d4:	4628      	mov	r0, r5
 80060d6:	bf18      	it	ne
 80060d8:	f04a 0a02 	orrne.w	sl, sl, #2
 80060dc:	1b36      	subs	r6, r6, r4
 80060de:	f7ff fe27 	bl	8005d30 <rshift>
 80060e2:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80060e6:	2702      	movs	r7, #2
 80060e8:	f1ba 0f00 	cmp.w	sl, #0
 80060ec:	d045      	beq.n	800617a <__gethex+0x3b6>
 80060ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d015      	beq.n	8006122 <__gethex+0x35e>
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	d017      	beq.n	800612a <__gethex+0x366>
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d109      	bne.n	8006112 <__gethex+0x34e>
 80060fe:	f01a 0f02 	tst.w	sl, #2
 8006102:	d006      	beq.n	8006112 <__gethex+0x34e>
 8006104:	f8d9 3000 	ldr.w	r3, [r9]
 8006108:	ea4a 0a03 	orr.w	sl, sl, r3
 800610c:	f01a 0f01 	tst.w	sl, #1
 8006110:	d10e      	bne.n	8006130 <__gethex+0x36c>
 8006112:	f047 0710 	orr.w	r7, r7, #16
 8006116:	e030      	b.n	800617a <__gethex+0x3b6>
 8006118:	f04f 0a01 	mov.w	sl, #1
 800611c:	e7d0      	b.n	80060c0 <__gethex+0x2fc>
 800611e:	2701      	movs	r7, #1
 8006120:	e7e2      	b.n	80060e8 <__gethex+0x324>
 8006122:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006124:	f1c3 0301 	rsb	r3, r3, #1
 8006128:	9315      	str	r3, [sp, #84]	; 0x54
 800612a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800612c:	2b00      	cmp	r3, #0
 800612e:	d0f0      	beq.n	8006112 <__gethex+0x34e>
 8006130:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006134:	f105 0314 	add.w	r3, r5, #20
 8006138:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800613c:	eb03 010a 	add.w	r1, r3, sl
 8006140:	2000      	movs	r0, #0
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006148:	d01c      	beq.n	8006184 <__gethex+0x3c0>
 800614a:	3201      	adds	r2, #1
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	2f02      	cmp	r7, #2
 8006150:	f105 0314 	add.w	r3, r5, #20
 8006154:	d138      	bne.n	80061c8 <__gethex+0x404>
 8006156:	f8d8 2000 	ldr.w	r2, [r8]
 800615a:	3a01      	subs	r2, #1
 800615c:	4296      	cmp	r6, r2
 800615e:	d10a      	bne.n	8006176 <__gethex+0x3b2>
 8006160:	1171      	asrs	r1, r6, #5
 8006162:	2201      	movs	r2, #1
 8006164:	f006 061f 	and.w	r6, r6, #31
 8006168:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800616c:	fa02 f606 	lsl.w	r6, r2, r6
 8006170:	421e      	tst	r6, r3
 8006172:	bf18      	it	ne
 8006174:	4617      	movne	r7, r2
 8006176:	f047 0720 	orr.w	r7, r7, #32
 800617a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800617c:	601d      	str	r5, [r3, #0]
 800617e:	9b06      	ldr	r3, [sp, #24]
 8006180:	601c      	str	r4, [r3, #0]
 8006182:	e6a7      	b.n	8005ed4 <__gethex+0x110>
 8006184:	f843 0b04 	str.w	r0, [r3], #4
 8006188:	4299      	cmp	r1, r3
 800618a:	d8da      	bhi.n	8006142 <__gethex+0x37e>
 800618c:	68ab      	ldr	r3, [r5, #8]
 800618e:	4599      	cmp	r9, r3
 8006190:	db12      	blt.n	80061b8 <__gethex+0x3f4>
 8006192:	6869      	ldr	r1, [r5, #4]
 8006194:	9802      	ldr	r0, [sp, #8]
 8006196:	3101      	adds	r1, #1
 8006198:	f000 f972 	bl	8006480 <_Balloc>
 800619c:	692a      	ldr	r2, [r5, #16]
 800619e:	3202      	adds	r2, #2
 80061a0:	f105 010c 	add.w	r1, r5, #12
 80061a4:	4683      	mov	fp, r0
 80061a6:	0092      	lsls	r2, r2, #2
 80061a8:	300c      	adds	r0, #12
 80061aa:	f7fc fe60 	bl	8002e6e <memcpy>
 80061ae:	4629      	mov	r1, r5
 80061b0:	9802      	ldr	r0, [sp, #8]
 80061b2:	f000 f999 	bl	80064e8 <_Bfree>
 80061b6:	465d      	mov	r5, fp
 80061b8:	692b      	ldr	r3, [r5, #16]
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80061c0:	612a      	str	r2, [r5, #16]
 80061c2:	2201      	movs	r2, #1
 80061c4:	615a      	str	r2, [r3, #20]
 80061c6:	e7c2      	b.n	800614e <__gethex+0x38a>
 80061c8:	692a      	ldr	r2, [r5, #16]
 80061ca:	4591      	cmp	r9, r2
 80061cc:	da0b      	bge.n	80061e6 <__gethex+0x422>
 80061ce:	2101      	movs	r1, #1
 80061d0:	4628      	mov	r0, r5
 80061d2:	f7ff fdad 	bl	8005d30 <rshift>
 80061d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061da:	3401      	adds	r4, #1
 80061dc:	429c      	cmp	r4, r3
 80061de:	f73f aedc 	bgt.w	8005f9a <__gethex+0x1d6>
 80061e2:	2701      	movs	r7, #1
 80061e4:	e7c7      	b.n	8006176 <__gethex+0x3b2>
 80061e6:	f016 061f 	ands.w	r6, r6, #31
 80061ea:	d0fa      	beq.n	80061e2 <__gethex+0x41e>
 80061ec:	449a      	add	sl, r3
 80061ee:	f1c6 0620 	rsb	r6, r6, #32
 80061f2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80061f6:	f000 fa07 	bl	8006608 <__hi0bits>
 80061fa:	42b0      	cmp	r0, r6
 80061fc:	dbe7      	blt.n	80061ce <__gethex+0x40a>
 80061fe:	e7f0      	b.n	80061e2 <__gethex+0x41e>

08006200 <L_shift>:
 8006200:	f1c2 0208 	rsb	r2, r2, #8
 8006204:	0092      	lsls	r2, r2, #2
 8006206:	b570      	push	{r4, r5, r6, lr}
 8006208:	f1c2 0620 	rsb	r6, r2, #32
 800620c:	6843      	ldr	r3, [r0, #4]
 800620e:	6804      	ldr	r4, [r0, #0]
 8006210:	fa03 f506 	lsl.w	r5, r3, r6
 8006214:	432c      	orrs	r4, r5
 8006216:	40d3      	lsrs	r3, r2
 8006218:	6004      	str	r4, [r0, #0]
 800621a:	f840 3f04 	str.w	r3, [r0, #4]!
 800621e:	4288      	cmp	r0, r1
 8006220:	d3f4      	bcc.n	800620c <L_shift+0xc>
 8006222:	bd70      	pop	{r4, r5, r6, pc}

08006224 <__match>:
 8006224:	b530      	push	{r4, r5, lr}
 8006226:	6803      	ldr	r3, [r0, #0]
 8006228:	f811 4b01 	ldrb.w	r4, [r1], #1
 800622c:	3301      	adds	r3, #1
 800622e:	b914      	cbnz	r4, 8006236 <__match+0x12>
 8006230:	6003      	str	r3, [r0, #0]
 8006232:	2001      	movs	r0, #1
 8006234:	bd30      	pop	{r4, r5, pc}
 8006236:	781a      	ldrb	r2, [r3, #0]
 8006238:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800623c:	2d19      	cmp	r5, #25
 800623e:	bf98      	it	ls
 8006240:	3220      	addls	r2, #32
 8006242:	42a2      	cmp	r2, r4
 8006244:	d0f0      	beq.n	8006228 <__match+0x4>
 8006246:	2000      	movs	r0, #0
 8006248:	bd30      	pop	{r4, r5, pc}

0800624a <__hexnan>:
 800624a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624e:	680b      	ldr	r3, [r1, #0]
 8006250:	6801      	ldr	r1, [r0, #0]
 8006252:	115f      	asrs	r7, r3, #5
 8006254:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006258:	f013 031f 	ands.w	r3, r3, #31
 800625c:	b087      	sub	sp, #28
 800625e:	bf18      	it	ne
 8006260:	3704      	addne	r7, #4
 8006262:	2500      	movs	r5, #0
 8006264:	1f3e      	subs	r6, r7, #4
 8006266:	4682      	mov	sl, r0
 8006268:	4690      	mov	r8, r2
 800626a:	9302      	str	r3, [sp, #8]
 800626c:	f847 5c04 	str.w	r5, [r7, #-4]
 8006270:	46b1      	mov	r9, r6
 8006272:	4634      	mov	r4, r6
 8006274:	9501      	str	r5, [sp, #4]
 8006276:	46ab      	mov	fp, r5
 8006278:	784a      	ldrb	r2, [r1, #1]
 800627a:	1c4b      	adds	r3, r1, #1
 800627c:	9303      	str	r3, [sp, #12]
 800627e:	b342      	cbz	r2, 80062d2 <__hexnan+0x88>
 8006280:	4610      	mov	r0, r2
 8006282:	9105      	str	r1, [sp, #20]
 8006284:	9204      	str	r2, [sp, #16]
 8006286:	f7ff fd88 	bl	8005d9a <__hexdig_fun>
 800628a:	2800      	cmp	r0, #0
 800628c:	d143      	bne.n	8006316 <__hexnan+0xcc>
 800628e:	9a04      	ldr	r2, [sp, #16]
 8006290:	9905      	ldr	r1, [sp, #20]
 8006292:	2a20      	cmp	r2, #32
 8006294:	d818      	bhi.n	80062c8 <__hexnan+0x7e>
 8006296:	9b01      	ldr	r3, [sp, #4]
 8006298:	459b      	cmp	fp, r3
 800629a:	dd13      	ble.n	80062c4 <__hexnan+0x7a>
 800629c:	454c      	cmp	r4, r9
 800629e:	d206      	bcs.n	80062ae <__hexnan+0x64>
 80062a0:	2d07      	cmp	r5, #7
 80062a2:	dc04      	bgt.n	80062ae <__hexnan+0x64>
 80062a4:	462a      	mov	r2, r5
 80062a6:	4649      	mov	r1, r9
 80062a8:	4620      	mov	r0, r4
 80062aa:	f7ff ffa9 	bl	8006200 <L_shift>
 80062ae:	4544      	cmp	r4, r8
 80062b0:	d944      	bls.n	800633c <__hexnan+0xf2>
 80062b2:	2300      	movs	r3, #0
 80062b4:	f1a4 0904 	sub.w	r9, r4, #4
 80062b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80062bc:	f8cd b004 	str.w	fp, [sp, #4]
 80062c0:	464c      	mov	r4, r9
 80062c2:	461d      	mov	r5, r3
 80062c4:	9903      	ldr	r1, [sp, #12]
 80062c6:	e7d7      	b.n	8006278 <__hexnan+0x2e>
 80062c8:	2a29      	cmp	r2, #41	; 0x29
 80062ca:	d14a      	bne.n	8006362 <__hexnan+0x118>
 80062cc:	3102      	adds	r1, #2
 80062ce:	f8ca 1000 	str.w	r1, [sl]
 80062d2:	f1bb 0f00 	cmp.w	fp, #0
 80062d6:	d044      	beq.n	8006362 <__hexnan+0x118>
 80062d8:	454c      	cmp	r4, r9
 80062da:	d206      	bcs.n	80062ea <__hexnan+0xa0>
 80062dc:	2d07      	cmp	r5, #7
 80062de:	dc04      	bgt.n	80062ea <__hexnan+0xa0>
 80062e0:	462a      	mov	r2, r5
 80062e2:	4649      	mov	r1, r9
 80062e4:	4620      	mov	r0, r4
 80062e6:	f7ff ff8b 	bl	8006200 <L_shift>
 80062ea:	4544      	cmp	r4, r8
 80062ec:	d928      	bls.n	8006340 <__hexnan+0xf6>
 80062ee:	4643      	mov	r3, r8
 80062f0:	f854 2b04 	ldr.w	r2, [r4], #4
 80062f4:	f843 2b04 	str.w	r2, [r3], #4
 80062f8:	42a6      	cmp	r6, r4
 80062fa:	d2f9      	bcs.n	80062f0 <__hexnan+0xa6>
 80062fc:	2200      	movs	r2, #0
 80062fe:	f843 2b04 	str.w	r2, [r3], #4
 8006302:	429e      	cmp	r6, r3
 8006304:	d2fb      	bcs.n	80062fe <__hexnan+0xb4>
 8006306:	6833      	ldr	r3, [r6, #0]
 8006308:	b91b      	cbnz	r3, 8006312 <__hexnan+0xc8>
 800630a:	4546      	cmp	r6, r8
 800630c:	d127      	bne.n	800635e <__hexnan+0x114>
 800630e:	2301      	movs	r3, #1
 8006310:	6033      	str	r3, [r6, #0]
 8006312:	2005      	movs	r0, #5
 8006314:	e026      	b.n	8006364 <__hexnan+0x11a>
 8006316:	3501      	adds	r5, #1
 8006318:	2d08      	cmp	r5, #8
 800631a:	f10b 0b01 	add.w	fp, fp, #1
 800631e:	dd06      	ble.n	800632e <__hexnan+0xe4>
 8006320:	4544      	cmp	r4, r8
 8006322:	d9cf      	bls.n	80062c4 <__hexnan+0x7a>
 8006324:	2300      	movs	r3, #0
 8006326:	f844 3c04 	str.w	r3, [r4, #-4]
 800632a:	2501      	movs	r5, #1
 800632c:	3c04      	subs	r4, #4
 800632e:	6822      	ldr	r2, [r4, #0]
 8006330:	f000 000f 	and.w	r0, r0, #15
 8006334:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006338:	6020      	str	r0, [r4, #0]
 800633a:	e7c3      	b.n	80062c4 <__hexnan+0x7a>
 800633c:	2508      	movs	r5, #8
 800633e:	e7c1      	b.n	80062c4 <__hexnan+0x7a>
 8006340:	9b02      	ldr	r3, [sp, #8]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0df      	beq.n	8006306 <__hexnan+0xbc>
 8006346:	f04f 32ff 	mov.w	r2, #4294967295
 800634a:	f1c3 0320 	rsb	r3, r3, #32
 800634e:	fa22 f303 	lsr.w	r3, r2, r3
 8006352:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006356:	401a      	ands	r2, r3
 8006358:	f847 2c04 	str.w	r2, [r7, #-4]
 800635c:	e7d3      	b.n	8006306 <__hexnan+0xbc>
 800635e:	3e04      	subs	r6, #4
 8006360:	e7d1      	b.n	8006306 <__hexnan+0xbc>
 8006362:	2004      	movs	r0, #4
 8006364:	b007      	add	sp, #28
 8006366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800636a <__locale_ctype_ptr_l>:
 800636a:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800636e:	4770      	bx	lr

08006370 <__localeconv_l>:
 8006370:	30f0      	adds	r0, #240	; 0xf0
 8006372:	4770      	bx	lr

08006374 <_localeconv_r>:
 8006374:	4b04      	ldr	r3, [pc, #16]	; (8006388 <_localeconv_r+0x14>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6a18      	ldr	r0, [r3, #32]
 800637a:	4b04      	ldr	r3, [pc, #16]	; (800638c <_localeconv_r+0x18>)
 800637c:	2800      	cmp	r0, #0
 800637e:	bf08      	it	eq
 8006380:	4618      	moveq	r0, r3
 8006382:	30f0      	adds	r0, #240	; 0xf0
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20000010 	.word	0x20000010
 800638c:	20000074 	.word	0x20000074

08006390 <__swhatbuf_r>:
 8006390:	b570      	push	{r4, r5, r6, lr}
 8006392:	460e      	mov	r6, r1
 8006394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006398:	2900      	cmp	r1, #0
 800639a:	b090      	sub	sp, #64	; 0x40
 800639c:	4614      	mov	r4, r2
 800639e:	461d      	mov	r5, r3
 80063a0:	da07      	bge.n	80063b2 <__swhatbuf_r+0x22>
 80063a2:	2300      	movs	r3, #0
 80063a4:	602b      	str	r3, [r5, #0]
 80063a6:	89b3      	ldrh	r3, [r6, #12]
 80063a8:	061a      	lsls	r2, r3, #24
 80063aa:	d410      	bmi.n	80063ce <__swhatbuf_r+0x3e>
 80063ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063b0:	e00e      	b.n	80063d0 <__swhatbuf_r+0x40>
 80063b2:	aa01      	add	r2, sp, #4
 80063b4:	f001 f806 	bl	80073c4 <_fstat_r>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	dbf2      	blt.n	80063a2 <__swhatbuf_r+0x12>
 80063bc:	9a02      	ldr	r2, [sp, #8]
 80063be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063c6:	425a      	negs	r2, r3
 80063c8:	415a      	adcs	r2, r3
 80063ca:	602a      	str	r2, [r5, #0]
 80063cc:	e7ee      	b.n	80063ac <__swhatbuf_r+0x1c>
 80063ce:	2340      	movs	r3, #64	; 0x40
 80063d0:	2000      	movs	r0, #0
 80063d2:	6023      	str	r3, [r4, #0]
 80063d4:	b010      	add	sp, #64	; 0x40
 80063d6:	bd70      	pop	{r4, r5, r6, pc}

080063d8 <__smakebuf_r>:
 80063d8:	898b      	ldrh	r3, [r1, #12]
 80063da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063dc:	079d      	lsls	r5, r3, #30
 80063de:	4606      	mov	r6, r0
 80063e0:	460c      	mov	r4, r1
 80063e2:	d507      	bpl.n	80063f4 <__smakebuf_r+0x1c>
 80063e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	2301      	movs	r3, #1
 80063ee:	6163      	str	r3, [r4, #20]
 80063f0:	b002      	add	sp, #8
 80063f2:	bd70      	pop	{r4, r5, r6, pc}
 80063f4:	ab01      	add	r3, sp, #4
 80063f6:	466a      	mov	r2, sp
 80063f8:	f7ff ffca 	bl	8006390 <__swhatbuf_r>
 80063fc:	9900      	ldr	r1, [sp, #0]
 80063fe:	4605      	mov	r5, r0
 8006400:	4630      	mov	r0, r6
 8006402:	f7fc fd95 	bl	8002f30 <_malloc_r>
 8006406:	b948      	cbnz	r0, 800641c <__smakebuf_r+0x44>
 8006408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800640c:	059a      	lsls	r2, r3, #22
 800640e:	d4ef      	bmi.n	80063f0 <__smakebuf_r+0x18>
 8006410:	f023 0303 	bic.w	r3, r3, #3
 8006414:	f043 0302 	orr.w	r3, r3, #2
 8006418:	81a3      	strh	r3, [r4, #12]
 800641a:	e7e3      	b.n	80063e4 <__smakebuf_r+0xc>
 800641c:	4b0d      	ldr	r3, [pc, #52]	; (8006454 <__smakebuf_r+0x7c>)
 800641e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006420:	89a3      	ldrh	r3, [r4, #12]
 8006422:	6020      	str	r0, [r4, #0]
 8006424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006428:	81a3      	strh	r3, [r4, #12]
 800642a:	9b00      	ldr	r3, [sp, #0]
 800642c:	6163      	str	r3, [r4, #20]
 800642e:	9b01      	ldr	r3, [sp, #4]
 8006430:	6120      	str	r0, [r4, #16]
 8006432:	b15b      	cbz	r3, 800644c <__smakebuf_r+0x74>
 8006434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006438:	4630      	mov	r0, r6
 800643a:	f000 ffd5 	bl	80073e8 <_isatty_r>
 800643e:	b128      	cbz	r0, 800644c <__smakebuf_r+0x74>
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	f023 0303 	bic.w	r3, r3, #3
 8006446:	f043 0301 	orr.w	r3, r3, #1
 800644a:	81a3      	strh	r3, [r4, #12]
 800644c:	89a3      	ldrh	r3, [r4, #12]
 800644e:	431d      	orrs	r5, r3
 8006450:	81a5      	strh	r5, [r4, #12]
 8006452:	e7cd      	b.n	80063f0 <__smakebuf_r+0x18>
 8006454:	08005b65 	.word	0x08005b65

08006458 <__ascii_mbtowc>:
 8006458:	b082      	sub	sp, #8
 800645a:	b901      	cbnz	r1, 800645e <__ascii_mbtowc+0x6>
 800645c:	a901      	add	r1, sp, #4
 800645e:	b142      	cbz	r2, 8006472 <__ascii_mbtowc+0x1a>
 8006460:	b14b      	cbz	r3, 8006476 <__ascii_mbtowc+0x1e>
 8006462:	7813      	ldrb	r3, [r2, #0]
 8006464:	600b      	str	r3, [r1, #0]
 8006466:	7812      	ldrb	r2, [r2, #0]
 8006468:	1c10      	adds	r0, r2, #0
 800646a:	bf18      	it	ne
 800646c:	2001      	movne	r0, #1
 800646e:	b002      	add	sp, #8
 8006470:	4770      	bx	lr
 8006472:	4610      	mov	r0, r2
 8006474:	e7fb      	b.n	800646e <__ascii_mbtowc+0x16>
 8006476:	f06f 0001 	mvn.w	r0, #1
 800647a:	e7f8      	b.n	800646e <__ascii_mbtowc+0x16>

0800647c <__malloc_lock>:
 800647c:	4770      	bx	lr

0800647e <__malloc_unlock>:
 800647e:	4770      	bx	lr

08006480 <_Balloc>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006484:	4604      	mov	r4, r0
 8006486:	460e      	mov	r6, r1
 8006488:	b93d      	cbnz	r5, 800649a <_Balloc+0x1a>
 800648a:	2010      	movs	r0, #16
 800648c:	f7fc fcd0 	bl	8002e30 <malloc>
 8006490:	6260      	str	r0, [r4, #36]	; 0x24
 8006492:	6045      	str	r5, [r0, #4]
 8006494:	6085      	str	r5, [r0, #8]
 8006496:	6005      	str	r5, [r0, #0]
 8006498:	60c5      	str	r5, [r0, #12]
 800649a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800649c:	68eb      	ldr	r3, [r5, #12]
 800649e:	b183      	cbz	r3, 80064c2 <_Balloc+0x42>
 80064a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80064a8:	b9b8      	cbnz	r0, 80064da <_Balloc+0x5a>
 80064aa:	2101      	movs	r1, #1
 80064ac:	fa01 f506 	lsl.w	r5, r1, r6
 80064b0:	1d6a      	adds	r2, r5, #5
 80064b2:	0092      	lsls	r2, r2, #2
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fbcf 	bl	8006c58 <_calloc_r>
 80064ba:	b160      	cbz	r0, 80064d6 <_Balloc+0x56>
 80064bc:	6046      	str	r6, [r0, #4]
 80064be:	6085      	str	r5, [r0, #8]
 80064c0:	e00e      	b.n	80064e0 <_Balloc+0x60>
 80064c2:	2221      	movs	r2, #33	; 0x21
 80064c4:	2104      	movs	r1, #4
 80064c6:	4620      	mov	r0, r4
 80064c8:	f000 fbc6 	bl	8006c58 <_calloc_r>
 80064cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064ce:	60e8      	str	r0, [r5, #12]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e4      	bne.n	80064a0 <_Balloc+0x20>
 80064d6:	2000      	movs	r0, #0
 80064d8:	bd70      	pop	{r4, r5, r6, pc}
 80064da:	6802      	ldr	r2, [r0, #0]
 80064dc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80064e0:	2300      	movs	r3, #0
 80064e2:	6103      	str	r3, [r0, #16]
 80064e4:	60c3      	str	r3, [r0, #12]
 80064e6:	bd70      	pop	{r4, r5, r6, pc}

080064e8 <_Bfree>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064ec:	4606      	mov	r6, r0
 80064ee:	460d      	mov	r5, r1
 80064f0:	b93c      	cbnz	r4, 8006502 <_Bfree+0x1a>
 80064f2:	2010      	movs	r0, #16
 80064f4:	f7fc fc9c 	bl	8002e30 <malloc>
 80064f8:	6270      	str	r0, [r6, #36]	; 0x24
 80064fa:	6044      	str	r4, [r0, #4]
 80064fc:	6084      	str	r4, [r0, #8]
 80064fe:	6004      	str	r4, [r0, #0]
 8006500:	60c4      	str	r4, [r0, #12]
 8006502:	b13d      	cbz	r5, 8006514 <_Bfree+0x2c>
 8006504:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006506:	686a      	ldr	r2, [r5, #4]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800650e:	6029      	str	r1, [r5, #0]
 8006510:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006514:	bd70      	pop	{r4, r5, r6, pc}

08006516 <__multadd>:
 8006516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800651a:	690d      	ldr	r5, [r1, #16]
 800651c:	461f      	mov	r7, r3
 800651e:	4606      	mov	r6, r0
 8006520:	460c      	mov	r4, r1
 8006522:	f101 0e14 	add.w	lr, r1, #20
 8006526:	2300      	movs	r3, #0
 8006528:	f8de 0000 	ldr.w	r0, [lr]
 800652c:	b281      	uxth	r1, r0
 800652e:	fb02 7101 	mla	r1, r2, r1, r7
 8006532:	0c0f      	lsrs	r7, r1, #16
 8006534:	0c00      	lsrs	r0, r0, #16
 8006536:	fb02 7000 	mla	r0, r2, r0, r7
 800653a:	b289      	uxth	r1, r1
 800653c:	3301      	adds	r3, #1
 800653e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006542:	429d      	cmp	r5, r3
 8006544:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006548:	f84e 1b04 	str.w	r1, [lr], #4
 800654c:	dcec      	bgt.n	8006528 <__multadd+0x12>
 800654e:	b1d7      	cbz	r7, 8006586 <__multadd+0x70>
 8006550:	68a3      	ldr	r3, [r4, #8]
 8006552:	429d      	cmp	r5, r3
 8006554:	db12      	blt.n	800657c <__multadd+0x66>
 8006556:	6861      	ldr	r1, [r4, #4]
 8006558:	4630      	mov	r0, r6
 800655a:	3101      	adds	r1, #1
 800655c:	f7ff ff90 	bl	8006480 <_Balloc>
 8006560:	6922      	ldr	r2, [r4, #16]
 8006562:	3202      	adds	r2, #2
 8006564:	f104 010c 	add.w	r1, r4, #12
 8006568:	4680      	mov	r8, r0
 800656a:	0092      	lsls	r2, r2, #2
 800656c:	300c      	adds	r0, #12
 800656e:	f7fc fc7e 	bl	8002e6e <memcpy>
 8006572:	4621      	mov	r1, r4
 8006574:	4630      	mov	r0, r6
 8006576:	f7ff ffb7 	bl	80064e8 <_Bfree>
 800657a:	4644      	mov	r4, r8
 800657c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006580:	3501      	adds	r5, #1
 8006582:	615f      	str	r7, [r3, #20]
 8006584:	6125      	str	r5, [r4, #16]
 8006586:	4620      	mov	r0, r4
 8006588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800658c <__s2b>:
 800658c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006590:	460c      	mov	r4, r1
 8006592:	4615      	mov	r5, r2
 8006594:	461f      	mov	r7, r3
 8006596:	2209      	movs	r2, #9
 8006598:	3308      	adds	r3, #8
 800659a:	4606      	mov	r6, r0
 800659c:	fb93 f3f2 	sdiv	r3, r3, r2
 80065a0:	2100      	movs	r1, #0
 80065a2:	2201      	movs	r2, #1
 80065a4:	429a      	cmp	r2, r3
 80065a6:	db20      	blt.n	80065ea <__s2b+0x5e>
 80065a8:	4630      	mov	r0, r6
 80065aa:	f7ff ff69 	bl	8006480 <_Balloc>
 80065ae:	9b08      	ldr	r3, [sp, #32]
 80065b0:	6143      	str	r3, [r0, #20]
 80065b2:	2d09      	cmp	r5, #9
 80065b4:	f04f 0301 	mov.w	r3, #1
 80065b8:	6103      	str	r3, [r0, #16]
 80065ba:	dd19      	ble.n	80065f0 <__s2b+0x64>
 80065bc:	f104 0909 	add.w	r9, r4, #9
 80065c0:	46c8      	mov	r8, r9
 80065c2:	442c      	add	r4, r5
 80065c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80065c8:	4601      	mov	r1, r0
 80065ca:	3b30      	subs	r3, #48	; 0x30
 80065cc:	220a      	movs	r2, #10
 80065ce:	4630      	mov	r0, r6
 80065d0:	f7ff ffa1 	bl	8006516 <__multadd>
 80065d4:	45a0      	cmp	r8, r4
 80065d6:	d1f5      	bne.n	80065c4 <__s2b+0x38>
 80065d8:	f1a5 0408 	sub.w	r4, r5, #8
 80065dc:	444c      	add	r4, r9
 80065de:	1b2d      	subs	r5, r5, r4
 80065e0:	1963      	adds	r3, r4, r5
 80065e2:	42bb      	cmp	r3, r7
 80065e4:	db07      	blt.n	80065f6 <__s2b+0x6a>
 80065e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ea:	0052      	lsls	r2, r2, #1
 80065ec:	3101      	adds	r1, #1
 80065ee:	e7d9      	b.n	80065a4 <__s2b+0x18>
 80065f0:	340a      	adds	r4, #10
 80065f2:	2509      	movs	r5, #9
 80065f4:	e7f3      	b.n	80065de <__s2b+0x52>
 80065f6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80065fa:	4601      	mov	r1, r0
 80065fc:	3b30      	subs	r3, #48	; 0x30
 80065fe:	220a      	movs	r2, #10
 8006600:	4630      	mov	r0, r6
 8006602:	f7ff ff88 	bl	8006516 <__multadd>
 8006606:	e7eb      	b.n	80065e0 <__s2b+0x54>

08006608 <__hi0bits>:
 8006608:	0c02      	lsrs	r2, r0, #16
 800660a:	0412      	lsls	r2, r2, #16
 800660c:	4603      	mov	r3, r0
 800660e:	b9b2      	cbnz	r2, 800663e <__hi0bits+0x36>
 8006610:	0403      	lsls	r3, r0, #16
 8006612:	2010      	movs	r0, #16
 8006614:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006618:	bf04      	itt	eq
 800661a:	021b      	lsleq	r3, r3, #8
 800661c:	3008      	addeq	r0, #8
 800661e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006622:	bf04      	itt	eq
 8006624:	011b      	lsleq	r3, r3, #4
 8006626:	3004      	addeq	r0, #4
 8006628:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800662c:	bf04      	itt	eq
 800662e:	009b      	lsleq	r3, r3, #2
 8006630:	3002      	addeq	r0, #2
 8006632:	2b00      	cmp	r3, #0
 8006634:	db06      	blt.n	8006644 <__hi0bits+0x3c>
 8006636:	005b      	lsls	r3, r3, #1
 8006638:	d503      	bpl.n	8006642 <__hi0bits+0x3a>
 800663a:	3001      	adds	r0, #1
 800663c:	4770      	bx	lr
 800663e:	2000      	movs	r0, #0
 8006640:	e7e8      	b.n	8006614 <__hi0bits+0xc>
 8006642:	2020      	movs	r0, #32
 8006644:	4770      	bx	lr

08006646 <__lo0bits>:
 8006646:	6803      	ldr	r3, [r0, #0]
 8006648:	f013 0207 	ands.w	r2, r3, #7
 800664c:	4601      	mov	r1, r0
 800664e:	d00b      	beq.n	8006668 <__lo0bits+0x22>
 8006650:	07da      	lsls	r2, r3, #31
 8006652:	d423      	bmi.n	800669c <__lo0bits+0x56>
 8006654:	0798      	lsls	r0, r3, #30
 8006656:	bf49      	itett	mi
 8006658:	085b      	lsrmi	r3, r3, #1
 800665a:	089b      	lsrpl	r3, r3, #2
 800665c:	2001      	movmi	r0, #1
 800665e:	600b      	strmi	r3, [r1, #0]
 8006660:	bf5c      	itt	pl
 8006662:	600b      	strpl	r3, [r1, #0]
 8006664:	2002      	movpl	r0, #2
 8006666:	4770      	bx	lr
 8006668:	b298      	uxth	r0, r3
 800666a:	b9a8      	cbnz	r0, 8006698 <__lo0bits+0x52>
 800666c:	0c1b      	lsrs	r3, r3, #16
 800666e:	2010      	movs	r0, #16
 8006670:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006674:	bf04      	itt	eq
 8006676:	0a1b      	lsreq	r3, r3, #8
 8006678:	3008      	addeq	r0, #8
 800667a:	071a      	lsls	r2, r3, #28
 800667c:	bf04      	itt	eq
 800667e:	091b      	lsreq	r3, r3, #4
 8006680:	3004      	addeq	r0, #4
 8006682:	079a      	lsls	r2, r3, #30
 8006684:	bf04      	itt	eq
 8006686:	089b      	lsreq	r3, r3, #2
 8006688:	3002      	addeq	r0, #2
 800668a:	07da      	lsls	r2, r3, #31
 800668c:	d402      	bmi.n	8006694 <__lo0bits+0x4e>
 800668e:	085b      	lsrs	r3, r3, #1
 8006690:	d006      	beq.n	80066a0 <__lo0bits+0x5a>
 8006692:	3001      	adds	r0, #1
 8006694:	600b      	str	r3, [r1, #0]
 8006696:	4770      	bx	lr
 8006698:	4610      	mov	r0, r2
 800669a:	e7e9      	b.n	8006670 <__lo0bits+0x2a>
 800669c:	2000      	movs	r0, #0
 800669e:	4770      	bx	lr
 80066a0:	2020      	movs	r0, #32
 80066a2:	4770      	bx	lr

080066a4 <__i2b>:
 80066a4:	b510      	push	{r4, lr}
 80066a6:	460c      	mov	r4, r1
 80066a8:	2101      	movs	r1, #1
 80066aa:	f7ff fee9 	bl	8006480 <_Balloc>
 80066ae:	2201      	movs	r2, #1
 80066b0:	6144      	str	r4, [r0, #20]
 80066b2:	6102      	str	r2, [r0, #16]
 80066b4:	bd10      	pop	{r4, pc}

080066b6 <__multiply>:
 80066b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ba:	4614      	mov	r4, r2
 80066bc:	690a      	ldr	r2, [r1, #16]
 80066be:	6923      	ldr	r3, [r4, #16]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	bfb8      	it	lt
 80066c4:	460b      	movlt	r3, r1
 80066c6:	4689      	mov	r9, r1
 80066c8:	bfbc      	itt	lt
 80066ca:	46a1      	movlt	r9, r4
 80066cc:	461c      	movlt	r4, r3
 80066ce:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80066d2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80066d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80066da:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80066de:	eb07 060a 	add.w	r6, r7, sl
 80066e2:	429e      	cmp	r6, r3
 80066e4:	bfc8      	it	gt
 80066e6:	3101      	addgt	r1, #1
 80066e8:	f7ff feca 	bl	8006480 <_Balloc>
 80066ec:	f100 0514 	add.w	r5, r0, #20
 80066f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80066f4:	462b      	mov	r3, r5
 80066f6:	2200      	movs	r2, #0
 80066f8:	4543      	cmp	r3, r8
 80066fa:	d316      	bcc.n	800672a <__multiply+0x74>
 80066fc:	f104 0214 	add.w	r2, r4, #20
 8006700:	f109 0114 	add.w	r1, r9, #20
 8006704:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006708:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800670c:	9301      	str	r3, [sp, #4]
 800670e:	9c01      	ldr	r4, [sp, #4]
 8006710:	4294      	cmp	r4, r2
 8006712:	4613      	mov	r3, r2
 8006714:	d80c      	bhi.n	8006730 <__multiply+0x7a>
 8006716:	2e00      	cmp	r6, #0
 8006718:	dd03      	ble.n	8006722 <__multiply+0x6c>
 800671a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800671e:	2b00      	cmp	r3, #0
 8006720:	d054      	beq.n	80067cc <__multiply+0x116>
 8006722:	6106      	str	r6, [r0, #16]
 8006724:	b003      	add	sp, #12
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	f843 2b04 	str.w	r2, [r3], #4
 800672e:	e7e3      	b.n	80066f8 <__multiply+0x42>
 8006730:	f8b3 a000 	ldrh.w	sl, [r3]
 8006734:	3204      	adds	r2, #4
 8006736:	f1ba 0f00 	cmp.w	sl, #0
 800673a:	d020      	beq.n	800677e <__multiply+0xc8>
 800673c:	46ae      	mov	lr, r5
 800673e:	4689      	mov	r9, r1
 8006740:	f04f 0c00 	mov.w	ip, #0
 8006744:	f859 4b04 	ldr.w	r4, [r9], #4
 8006748:	f8be b000 	ldrh.w	fp, [lr]
 800674c:	b2a3      	uxth	r3, r4
 800674e:	fb0a b303 	mla	r3, sl, r3, fp
 8006752:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8006756:	f8de 4000 	ldr.w	r4, [lr]
 800675a:	4463      	add	r3, ip
 800675c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006760:	fb0a c40b 	mla	r4, sl, fp, ip
 8006764:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006768:	b29b      	uxth	r3, r3
 800676a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800676e:	454f      	cmp	r7, r9
 8006770:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006774:	f84e 3b04 	str.w	r3, [lr], #4
 8006778:	d8e4      	bhi.n	8006744 <__multiply+0x8e>
 800677a:	f8ce c000 	str.w	ip, [lr]
 800677e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8006782:	f1b9 0f00 	cmp.w	r9, #0
 8006786:	d01f      	beq.n	80067c8 <__multiply+0x112>
 8006788:	682b      	ldr	r3, [r5, #0]
 800678a:	46ae      	mov	lr, r5
 800678c:	468c      	mov	ip, r1
 800678e:	f04f 0a00 	mov.w	sl, #0
 8006792:	f8bc 4000 	ldrh.w	r4, [ip]
 8006796:	f8be b002 	ldrh.w	fp, [lr, #2]
 800679a:	fb09 b404 	mla	r4, r9, r4, fp
 800679e:	44a2      	add	sl, r4
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80067a6:	f84e 3b04 	str.w	r3, [lr], #4
 80067aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80067ae:	f8be 4000 	ldrh.w	r4, [lr]
 80067b2:	0c1b      	lsrs	r3, r3, #16
 80067b4:	fb09 4303 	mla	r3, r9, r3, r4
 80067b8:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80067bc:	4567      	cmp	r7, ip
 80067be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067c2:	d8e6      	bhi.n	8006792 <__multiply+0xdc>
 80067c4:	f8ce 3000 	str.w	r3, [lr]
 80067c8:	3504      	adds	r5, #4
 80067ca:	e7a0      	b.n	800670e <__multiply+0x58>
 80067cc:	3e01      	subs	r6, #1
 80067ce:	e7a2      	b.n	8006716 <__multiply+0x60>

080067d0 <__pow5mult>:
 80067d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d4:	4615      	mov	r5, r2
 80067d6:	f012 0203 	ands.w	r2, r2, #3
 80067da:	4606      	mov	r6, r0
 80067dc:	460f      	mov	r7, r1
 80067de:	d007      	beq.n	80067f0 <__pow5mult+0x20>
 80067e0:	3a01      	subs	r2, #1
 80067e2:	4c21      	ldr	r4, [pc, #132]	; (8006868 <__pow5mult+0x98>)
 80067e4:	2300      	movs	r3, #0
 80067e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067ea:	f7ff fe94 	bl	8006516 <__multadd>
 80067ee:	4607      	mov	r7, r0
 80067f0:	10ad      	asrs	r5, r5, #2
 80067f2:	d035      	beq.n	8006860 <__pow5mult+0x90>
 80067f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80067f6:	b93c      	cbnz	r4, 8006808 <__pow5mult+0x38>
 80067f8:	2010      	movs	r0, #16
 80067fa:	f7fc fb19 	bl	8002e30 <malloc>
 80067fe:	6270      	str	r0, [r6, #36]	; 0x24
 8006800:	6044      	str	r4, [r0, #4]
 8006802:	6084      	str	r4, [r0, #8]
 8006804:	6004      	str	r4, [r0, #0]
 8006806:	60c4      	str	r4, [r0, #12]
 8006808:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800680c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006810:	b94c      	cbnz	r4, 8006826 <__pow5mult+0x56>
 8006812:	f240 2171 	movw	r1, #625	; 0x271
 8006816:	4630      	mov	r0, r6
 8006818:	f7ff ff44 	bl	80066a4 <__i2b>
 800681c:	2300      	movs	r3, #0
 800681e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006822:	4604      	mov	r4, r0
 8006824:	6003      	str	r3, [r0, #0]
 8006826:	f04f 0800 	mov.w	r8, #0
 800682a:	07eb      	lsls	r3, r5, #31
 800682c:	d50a      	bpl.n	8006844 <__pow5mult+0x74>
 800682e:	4639      	mov	r1, r7
 8006830:	4622      	mov	r2, r4
 8006832:	4630      	mov	r0, r6
 8006834:	f7ff ff3f 	bl	80066b6 <__multiply>
 8006838:	4639      	mov	r1, r7
 800683a:	4681      	mov	r9, r0
 800683c:	4630      	mov	r0, r6
 800683e:	f7ff fe53 	bl	80064e8 <_Bfree>
 8006842:	464f      	mov	r7, r9
 8006844:	106d      	asrs	r5, r5, #1
 8006846:	d00b      	beq.n	8006860 <__pow5mult+0x90>
 8006848:	6820      	ldr	r0, [r4, #0]
 800684a:	b938      	cbnz	r0, 800685c <__pow5mult+0x8c>
 800684c:	4622      	mov	r2, r4
 800684e:	4621      	mov	r1, r4
 8006850:	4630      	mov	r0, r6
 8006852:	f7ff ff30 	bl	80066b6 <__multiply>
 8006856:	6020      	str	r0, [r4, #0]
 8006858:	f8c0 8000 	str.w	r8, [r0]
 800685c:	4604      	mov	r4, r0
 800685e:	e7e4      	b.n	800682a <__pow5mult+0x5a>
 8006860:	4638      	mov	r0, r7
 8006862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006866:	bf00      	nop
 8006868:	08007910 	.word	0x08007910

0800686c <__lshift>:
 800686c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006870:	460c      	mov	r4, r1
 8006872:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	6849      	ldr	r1, [r1, #4]
 800687a:	eb0a 0903 	add.w	r9, sl, r3
 800687e:	68a3      	ldr	r3, [r4, #8]
 8006880:	4607      	mov	r7, r0
 8006882:	4616      	mov	r6, r2
 8006884:	f109 0501 	add.w	r5, r9, #1
 8006888:	42ab      	cmp	r3, r5
 800688a:	db31      	blt.n	80068f0 <__lshift+0x84>
 800688c:	4638      	mov	r0, r7
 800688e:	f7ff fdf7 	bl	8006480 <_Balloc>
 8006892:	2200      	movs	r2, #0
 8006894:	4680      	mov	r8, r0
 8006896:	f100 0314 	add.w	r3, r0, #20
 800689a:	4611      	mov	r1, r2
 800689c:	4552      	cmp	r2, sl
 800689e:	db2a      	blt.n	80068f6 <__lshift+0x8a>
 80068a0:	6920      	ldr	r0, [r4, #16]
 80068a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068a6:	f104 0114 	add.w	r1, r4, #20
 80068aa:	f016 021f 	ands.w	r2, r6, #31
 80068ae:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80068b2:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80068b6:	d022      	beq.n	80068fe <__lshift+0x92>
 80068b8:	f1c2 0c20 	rsb	ip, r2, #32
 80068bc:	2000      	movs	r0, #0
 80068be:	680e      	ldr	r6, [r1, #0]
 80068c0:	4096      	lsls	r6, r2
 80068c2:	4330      	orrs	r0, r6
 80068c4:	f843 0b04 	str.w	r0, [r3], #4
 80068c8:	f851 0b04 	ldr.w	r0, [r1], #4
 80068cc:	458e      	cmp	lr, r1
 80068ce:	fa20 f00c 	lsr.w	r0, r0, ip
 80068d2:	d8f4      	bhi.n	80068be <__lshift+0x52>
 80068d4:	6018      	str	r0, [r3, #0]
 80068d6:	b108      	cbz	r0, 80068dc <__lshift+0x70>
 80068d8:	f109 0502 	add.w	r5, r9, #2
 80068dc:	3d01      	subs	r5, #1
 80068de:	4638      	mov	r0, r7
 80068e0:	f8c8 5010 	str.w	r5, [r8, #16]
 80068e4:	4621      	mov	r1, r4
 80068e6:	f7ff fdff 	bl	80064e8 <_Bfree>
 80068ea:	4640      	mov	r0, r8
 80068ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f0:	3101      	adds	r1, #1
 80068f2:	005b      	lsls	r3, r3, #1
 80068f4:	e7c8      	b.n	8006888 <__lshift+0x1c>
 80068f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80068fa:	3201      	adds	r2, #1
 80068fc:	e7ce      	b.n	800689c <__lshift+0x30>
 80068fe:	3b04      	subs	r3, #4
 8006900:	f851 2b04 	ldr.w	r2, [r1], #4
 8006904:	f843 2f04 	str.w	r2, [r3, #4]!
 8006908:	458e      	cmp	lr, r1
 800690a:	d8f9      	bhi.n	8006900 <__lshift+0x94>
 800690c:	e7e6      	b.n	80068dc <__lshift+0x70>

0800690e <__mcmp>:
 800690e:	6903      	ldr	r3, [r0, #16]
 8006910:	690a      	ldr	r2, [r1, #16]
 8006912:	1a9b      	subs	r3, r3, r2
 8006914:	b530      	push	{r4, r5, lr}
 8006916:	d10c      	bne.n	8006932 <__mcmp+0x24>
 8006918:	0092      	lsls	r2, r2, #2
 800691a:	3014      	adds	r0, #20
 800691c:	3114      	adds	r1, #20
 800691e:	1884      	adds	r4, r0, r2
 8006920:	4411      	add	r1, r2
 8006922:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006926:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800692a:	4295      	cmp	r5, r2
 800692c:	d003      	beq.n	8006936 <__mcmp+0x28>
 800692e:	d305      	bcc.n	800693c <__mcmp+0x2e>
 8006930:	2301      	movs	r3, #1
 8006932:	4618      	mov	r0, r3
 8006934:	bd30      	pop	{r4, r5, pc}
 8006936:	42a0      	cmp	r0, r4
 8006938:	d3f3      	bcc.n	8006922 <__mcmp+0x14>
 800693a:	e7fa      	b.n	8006932 <__mcmp+0x24>
 800693c:	f04f 33ff 	mov.w	r3, #4294967295
 8006940:	e7f7      	b.n	8006932 <__mcmp+0x24>

08006942 <__mdiff>:
 8006942:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006946:	460d      	mov	r5, r1
 8006948:	4607      	mov	r7, r0
 800694a:	4611      	mov	r1, r2
 800694c:	4628      	mov	r0, r5
 800694e:	4614      	mov	r4, r2
 8006950:	f7ff ffdd 	bl	800690e <__mcmp>
 8006954:	1e06      	subs	r6, r0, #0
 8006956:	d108      	bne.n	800696a <__mdiff+0x28>
 8006958:	4631      	mov	r1, r6
 800695a:	4638      	mov	r0, r7
 800695c:	f7ff fd90 	bl	8006480 <_Balloc>
 8006960:	2301      	movs	r3, #1
 8006962:	6103      	str	r3, [r0, #16]
 8006964:	6146      	str	r6, [r0, #20]
 8006966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696a:	bfa4      	itt	ge
 800696c:	4623      	movge	r3, r4
 800696e:	462c      	movge	r4, r5
 8006970:	4638      	mov	r0, r7
 8006972:	6861      	ldr	r1, [r4, #4]
 8006974:	bfa6      	itte	ge
 8006976:	461d      	movge	r5, r3
 8006978:	2600      	movge	r6, #0
 800697a:	2601      	movlt	r6, #1
 800697c:	f7ff fd80 	bl	8006480 <_Balloc>
 8006980:	692b      	ldr	r3, [r5, #16]
 8006982:	60c6      	str	r6, [r0, #12]
 8006984:	6926      	ldr	r6, [r4, #16]
 8006986:	f105 0914 	add.w	r9, r5, #20
 800698a:	f104 0214 	add.w	r2, r4, #20
 800698e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006992:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006996:	f100 0514 	add.w	r5, r0, #20
 800699a:	f04f 0c00 	mov.w	ip, #0
 800699e:	f852 ab04 	ldr.w	sl, [r2], #4
 80069a2:	f859 4b04 	ldr.w	r4, [r9], #4
 80069a6:	fa1c f18a 	uxtah	r1, ip, sl
 80069aa:	b2a3      	uxth	r3, r4
 80069ac:	1ac9      	subs	r1, r1, r3
 80069ae:	0c23      	lsrs	r3, r4, #16
 80069b0:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80069b4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80069b8:	b289      	uxth	r1, r1
 80069ba:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80069be:	45c8      	cmp	r8, r9
 80069c0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80069c4:	4696      	mov	lr, r2
 80069c6:	f845 3b04 	str.w	r3, [r5], #4
 80069ca:	d8e8      	bhi.n	800699e <__mdiff+0x5c>
 80069cc:	45be      	cmp	lr, r7
 80069ce:	d305      	bcc.n	80069dc <__mdiff+0x9a>
 80069d0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80069d4:	b18b      	cbz	r3, 80069fa <__mdiff+0xb8>
 80069d6:	6106      	str	r6, [r0, #16]
 80069d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069dc:	f85e 1b04 	ldr.w	r1, [lr], #4
 80069e0:	fa1c f381 	uxtah	r3, ip, r1
 80069e4:	141a      	asrs	r2, r3, #16
 80069e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069f4:	f845 3b04 	str.w	r3, [r5], #4
 80069f8:	e7e8      	b.n	80069cc <__mdiff+0x8a>
 80069fa:	3e01      	subs	r6, #1
 80069fc:	e7e8      	b.n	80069d0 <__mdiff+0x8e>
	...

08006a00 <__ulp>:
 8006a00:	4b12      	ldr	r3, [pc, #72]	; (8006a4c <__ulp+0x4c>)
 8006a02:	ee10 2a90 	vmov	r2, s1
 8006a06:	401a      	ands	r2, r3
 8006a08:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dd04      	ble.n	8006a1a <__ulp+0x1a>
 8006a10:	2000      	movs	r0, #0
 8006a12:	4619      	mov	r1, r3
 8006a14:	ec41 0b10 	vmov	d0, r0, r1
 8006a18:	4770      	bx	lr
 8006a1a:	425b      	negs	r3, r3
 8006a1c:	151b      	asrs	r3, r3, #20
 8006a1e:	2b13      	cmp	r3, #19
 8006a20:	f04f 0000 	mov.w	r0, #0
 8006a24:	f04f 0100 	mov.w	r1, #0
 8006a28:	dc04      	bgt.n	8006a34 <__ulp+0x34>
 8006a2a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006a2e:	fa42 f103 	asr.w	r1, r2, r3
 8006a32:	e7ef      	b.n	8006a14 <__ulp+0x14>
 8006a34:	3b14      	subs	r3, #20
 8006a36:	2b1e      	cmp	r3, #30
 8006a38:	f04f 0201 	mov.w	r2, #1
 8006a3c:	bfda      	itte	le
 8006a3e:	f1c3 031f 	rsble	r3, r3, #31
 8006a42:	fa02 f303 	lslle.w	r3, r2, r3
 8006a46:	4613      	movgt	r3, r2
 8006a48:	4618      	mov	r0, r3
 8006a4a:	e7e3      	b.n	8006a14 <__ulp+0x14>
 8006a4c:	7ff00000 	.word	0x7ff00000

08006a50 <__b2d>:
 8006a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a52:	6905      	ldr	r5, [r0, #16]
 8006a54:	f100 0714 	add.w	r7, r0, #20
 8006a58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006a5c:	1f2e      	subs	r6, r5, #4
 8006a5e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006a62:	4620      	mov	r0, r4
 8006a64:	f7ff fdd0 	bl	8006608 <__hi0bits>
 8006a68:	f1c0 0320 	rsb	r3, r0, #32
 8006a6c:	280a      	cmp	r0, #10
 8006a6e:	600b      	str	r3, [r1, #0]
 8006a70:	f8df e074 	ldr.w	lr, [pc, #116]	; 8006ae8 <__b2d+0x98>
 8006a74:	dc14      	bgt.n	8006aa0 <__b2d+0x50>
 8006a76:	f1c0 0c0b 	rsb	ip, r0, #11
 8006a7a:	fa24 f10c 	lsr.w	r1, r4, ip
 8006a7e:	42b7      	cmp	r7, r6
 8006a80:	ea41 030e 	orr.w	r3, r1, lr
 8006a84:	bf34      	ite	cc
 8006a86:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006a8a:	2100      	movcs	r1, #0
 8006a8c:	3015      	adds	r0, #21
 8006a8e:	fa04 f000 	lsl.w	r0, r4, r0
 8006a92:	fa21 f10c 	lsr.w	r1, r1, ip
 8006a96:	ea40 0201 	orr.w	r2, r0, r1
 8006a9a:	ec43 2b10 	vmov	d0, r2, r3
 8006a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aa0:	42b7      	cmp	r7, r6
 8006aa2:	bf3a      	itte	cc
 8006aa4:	f1a5 0608 	subcc.w	r6, r5, #8
 8006aa8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006aac:	2100      	movcs	r1, #0
 8006aae:	380b      	subs	r0, #11
 8006ab0:	d015      	beq.n	8006ade <__b2d+0x8e>
 8006ab2:	4084      	lsls	r4, r0
 8006ab4:	f1c0 0520 	rsb	r5, r0, #32
 8006ab8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8006abc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8006ac0:	42be      	cmp	r6, r7
 8006ac2:	fa21 fe05 	lsr.w	lr, r1, r5
 8006ac6:	ea44 030e 	orr.w	r3, r4, lr
 8006aca:	bf8c      	ite	hi
 8006acc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006ad0:	2400      	movls	r4, #0
 8006ad2:	fa01 f000 	lsl.w	r0, r1, r0
 8006ad6:	40ec      	lsrs	r4, r5
 8006ad8:	ea40 0204 	orr.w	r2, r0, r4
 8006adc:	e7dd      	b.n	8006a9a <__b2d+0x4a>
 8006ade:	ea44 030e 	orr.w	r3, r4, lr
 8006ae2:	460a      	mov	r2, r1
 8006ae4:	e7d9      	b.n	8006a9a <__b2d+0x4a>
 8006ae6:	bf00      	nop
 8006ae8:	3ff00000 	.word	0x3ff00000

08006aec <__d2b>:
 8006aec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006af0:	460e      	mov	r6, r1
 8006af2:	2101      	movs	r1, #1
 8006af4:	ec59 8b10 	vmov	r8, r9, d0
 8006af8:	4615      	mov	r5, r2
 8006afa:	f7ff fcc1 	bl	8006480 <_Balloc>
 8006afe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006b02:	4607      	mov	r7, r0
 8006b04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b08:	bb34      	cbnz	r4, 8006b58 <__d2b+0x6c>
 8006b0a:	9301      	str	r3, [sp, #4]
 8006b0c:	f1b8 0f00 	cmp.w	r8, #0
 8006b10:	d027      	beq.n	8006b62 <__d2b+0x76>
 8006b12:	a802      	add	r0, sp, #8
 8006b14:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006b18:	f7ff fd95 	bl	8006646 <__lo0bits>
 8006b1c:	9900      	ldr	r1, [sp, #0]
 8006b1e:	b1f0      	cbz	r0, 8006b5e <__d2b+0x72>
 8006b20:	9a01      	ldr	r2, [sp, #4]
 8006b22:	f1c0 0320 	rsb	r3, r0, #32
 8006b26:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2a:	430b      	orrs	r3, r1
 8006b2c:	40c2      	lsrs	r2, r0
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	9201      	str	r2, [sp, #4]
 8006b32:	9b01      	ldr	r3, [sp, #4]
 8006b34:	61bb      	str	r3, [r7, #24]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	bf14      	ite	ne
 8006b3a:	2102      	movne	r1, #2
 8006b3c:	2101      	moveq	r1, #1
 8006b3e:	6139      	str	r1, [r7, #16]
 8006b40:	b1c4      	cbz	r4, 8006b74 <__d2b+0x88>
 8006b42:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006b46:	4404      	add	r4, r0
 8006b48:	6034      	str	r4, [r6, #0]
 8006b4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b4e:	6028      	str	r0, [r5, #0]
 8006b50:	4638      	mov	r0, r7
 8006b52:	b003      	add	sp, #12
 8006b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b5c:	e7d5      	b.n	8006b0a <__d2b+0x1e>
 8006b5e:	6179      	str	r1, [r7, #20]
 8006b60:	e7e7      	b.n	8006b32 <__d2b+0x46>
 8006b62:	a801      	add	r0, sp, #4
 8006b64:	f7ff fd6f 	bl	8006646 <__lo0bits>
 8006b68:	9b01      	ldr	r3, [sp, #4]
 8006b6a:	617b      	str	r3, [r7, #20]
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	6139      	str	r1, [r7, #16]
 8006b70:	3020      	adds	r0, #32
 8006b72:	e7e5      	b.n	8006b40 <__d2b+0x54>
 8006b74:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006b78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b7c:	6030      	str	r0, [r6, #0]
 8006b7e:	6918      	ldr	r0, [r3, #16]
 8006b80:	f7ff fd42 	bl	8006608 <__hi0bits>
 8006b84:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006b88:	e7e1      	b.n	8006b4e <__d2b+0x62>

08006b8a <__ratio>:
 8006b8a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b8e:	4688      	mov	r8, r1
 8006b90:	4669      	mov	r1, sp
 8006b92:	4681      	mov	r9, r0
 8006b94:	f7ff ff5c 	bl	8006a50 <__b2d>
 8006b98:	a901      	add	r1, sp, #4
 8006b9a:	4640      	mov	r0, r8
 8006b9c:	ec55 4b10 	vmov	r4, r5, d0
 8006ba0:	f7ff ff56 	bl	8006a50 <__b2d>
 8006ba4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ba8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006bac:	1a9a      	subs	r2, r3, r2
 8006bae:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8006bb2:	1acb      	subs	r3, r1, r3
 8006bb4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8006bb8:	ec57 6b10 	vmov	r6, r7, d0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	bfd6      	itet	le
 8006bc0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006bc4:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8006bc8:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8006bcc:	4632      	mov	r2, r6
 8006bce:	463b      	mov	r3, r7
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	4629      	mov	r1, r5
 8006bd4:	f7f9 fe3e 	bl	8000854 <__aeabi_ddiv>
 8006bd8:	ec41 0b10 	vmov	d0, r0, r1
 8006bdc:	b003      	add	sp, #12
 8006bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006be2 <__copybits>:
 8006be2:	3901      	subs	r1, #1
 8006be4:	b510      	push	{r4, lr}
 8006be6:	1149      	asrs	r1, r1, #5
 8006be8:	6914      	ldr	r4, [r2, #16]
 8006bea:	3101      	adds	r1, #1
 8006bec:	f102 0314 	add.w	r3, r2, #20
 8006bf0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006bf4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	d303      	bcc.n	8006c06 <__copybits+0x24>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	428a      	cmp	r2, r1
 8006c02:	d305      	bcc.n	8006c10 <__copybits+0x2e>
 8006c04:	bd10      	pop	{r4, pc}
 8006c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c0a:	f840 2b04 	str.w	r2, [r0], #4
 8006c0e:	e7f3      	b.n	8006bf8 <__copybits+0x16>
 8006c10:	f842 3b04 	str.w	r3, [r2], #4
 8006c14:	e7f4      	b.n	8006c00 <__copybits+0x1e>

08006c16 <__any_on>:
 8006c16:	f100 0214 	add.w	r2, r0, #20
 8006c1a:	6900      	ldr	r0, [r0, #16]
 8006c1c:	114b      	asrs	r3, r1, #5
 8006c1e:	4298      	cmp	r0, r3
 8006c20:	b510      	push	{r4, lr}
 8006c22:	db11      	blt.n	8006c48 <__any_on+0x32>
 8006c24:	dd0a      	ble.n	8006c3c <__any_on+0x26>
 8006c26:	f011 011f 	ands.w	r1, r1, #31
 8006c2a:	d007      	beq.n	8006c3c <__any_on+0x26>
 8006c2c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006c30:	fa24 f001 	lsr.w	r0, r4, r1
 8006c34:	fa00 f101 	lsl.w	r1, r0, r1
 8006c38:	428c      	cmp	r4, r1
 8006c3a:	d10b      	bne.n	8006c54 <__any_on+0x3e>
 8006c3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d803      	bhi.n	8006c4c <__any_on+0x36>
 8006c44:	2000      	movs	r0, #0
 8006c46:	bd10      	pop	{r4, pc}
 8006c48:	4603      	mov	r3, r0
 8006c4a:	e7f7      	b.n	8006c3c <__any_on+0x26>
 8006c4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c50:	2900      	cmp	r1, #0
 8006c52:	d0f5      	beq.n	8006c40 <__any_on+0x2a>
 8006c54:	2001      	movs	r0, #1
 8006c56:	bd10      	pop	{r4, pc}

08006c58 <_calloc_r>:
 8006c58:	b538      	push	{r3, r4, r5, lr}
 8006c5a:	fb02 f401 	mul.w	r4, r2, r1
 8006c5e:	4621      	mov	r1, r4
 8006c60:	f7fc f966 	bl	8002f30 <_malloc_r>
 8006c64:	4605      	mov	r5, r0
 8006c66:	b118      	cbz	r0, 8006c70 <_calloc_r+0x18>
 8006c68:	4622      	mov	r2, r4
 8006c6a:	2100      	movs	r1, #0
 8006c6c:	f7fc f90a 	bl	8002e84 <memset>
 8006c70:	4628      	mov	r0, r5
 8006c72:	bd38      	pop	{r3, r4, r5, pc}

08006c74 <__ssputs_r>:
 8006c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c78:	688e      	ldr	r6, [r1, #8]
 8006c7a:	429e      	cmp	r6, r3
 8006c7c:	4682      	mov	sl, r0
 8006c7e:	460c      	mov	r4, r1
 8006c80:	4691      	mov	r9, r2
 8006c82:	4698      	mov	r8, r3
 8006c84:	d835      	bhi.n	8006cf2 <__ssputs_r+0x7e>
 8006c86:	898a      	ldrh	r2, [r1, #12]
 8006c88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c8c:	d031      	beq.n	8006cf2 <__ssputs_r+0x7e>
 8006c8e:	6825      	ldr	r5, [r4, #0]
 8006c90:	6909      	ldr	r1, [r1, #16]
 8006c92:	1a6f      	subs	r7, r5, r1
 8006c94:	6965      	ldr	r5, [r4, #20]
 8006c96:	2302      	movs	r3, #2
 8006c98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c9c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006ca0:	f108 0301 	add.w	r3, r8, #1
 8006ca4:	443b      	add	r3, r7
 8006ca6:	429d      	cmp	r5, r3
 8006ca8:	bf38      	it	cc
 8006caa:	461d      	movcc	r5, r3
 8006cac:	0553      	lsls	r3, r2, #21
 8006cae:	d531      	bpl.n	8006d14 <__ssputs_r+0xa0>
 8006cb0:	4629      	mov	r1, r5
 8006cb2:	f7fc f93d 	bl	8002f30 <_malloc_r>
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	b950      	cbnz	r0, 8006cd0 <__ssputs_r+0x5c>
 8006cba:	230c      	movs	r3, #12
 8006cbc:	f8ca 3000 	str.w	r3, [sl]
 8006cc0:	89a3      	ldrh	r3, [r4, #12]
 8006cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc6:	81a3      	strh	r3, [r4, #12]
 8006cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cd0:	463a      	mov	r2, r7
 8006cd2:	6921      	ldr	r1, [r4, #16]
 8006cd4:	f7fc f8cb 	bl	8002e6e <memcpy>
 8006cd8:	89a3      	ldrh	r3, [r4, #12]
 8006cda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ce2:	81a3      	strh	r3, [r4, #12]
 8006ce4:	6126      	str	r6, [r4, #16]
 8006ce6:	6165      	str	r5, [r4, #20]
 8006ce8:	443e      	add	r6, r7
 8006cea:	1bed      	subs	r5, r5, r7
 8006cec:	6026      	str	r6, [r4, #0]
 8006cee:	60a5      	str	r5, [r4, #8]
 8006cf0:	4646      	mov	r6, r8
 8006cf2:	4546      	cmp	r6, r8
 8006cf4:	bf28      	it	cs
 8006cf6:	4646      	movcs	r6, r8
 8006cf8:	4632      	mov	r2, r6
 8006cfa:	4649      	mov	r1, r9
 8006cfc:	6820      	ldr	r0, [r4, #0]
 8006cfe:	f000 fb95 	bl	800742c <memmove>
 8006d02:	68a3      	ldr	r3, [r4, #8]
 8006d04:	1b9b      	subs	r3, r3, r6
 8006d06:	60a3      	str	r3, [r4, #8]
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	441e      	add	r6, r3
 8006d0c:	6026      	str	r6, [r4, #0]
 8006d0e:	2000      	movs	r0, #0
 8006d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d14:	462a      	mov	r2, r5
 8006d16:	f000 fba3 	bl	8007460 <_realloc_r>
 8006d1a:	4606      	mov	r6, r0
 8006d1c:	2800      	cmp	r0, #0
 8006d1e:	d1e1      	bne.n	8006ce4 <__ssputs_r+0x70>
 8006d20:	6921      	ldr	r1, [r4, #16]
 8006d22:	4650      	mov	r0, sl
 8006d24:	f7fc f8b6 	bl	8002e94 <_free_r>
 8006d28:	e7c7      	b.n	8006cba <__ssputs_r+0x46>
	...

08006d2c <_svfiprintf_r>:
 8006d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d30:	b09d      	sub	sp, #116	; 0x74
 8006d32:	4680      	mov	r8, r0
 8006d34:	9303      	str	r3, [sp, #12]
 8006d36:	898b      	ldrh	r3, [r1, #12]
 8006d38:	061c      	lsls	r4, r3, #24
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	4616      	mov	r6, r2
 8006d3e:	d50f      	bpl.n	8006d60 <_svfiprintf_r+0x34>
 8006d40:	690b      	ldr	r3, [r1, #16]
 8006d42:	b96b      	cbnz	r3, 8006d60 <_svfiprintf_r+0x34>
 8006d44:	2140      	movs	r1, #64	; 0x40
 8006d46:	f7fc f8f3 	bl	8002f30 <_malloc_r>
 8006d4a:	6028      	str	r0, [r5, #0]
 8006d4c:	6128      	str	r0, [r5, #16]
 8006d4e:	b928      	cbnz	r0, 8006d5c <_svfiprintf_r+0x30>
 8006d50:	230c      	movs	r3, #12
 8006d52:	f8c8 3000 	str.w	r3, [r8]
 8006d56:	f04f 30ff 	mov.w	r0, #4294967295
 8006d5a:	e0c5      	b.n	8006ee8 <_svfiprintf_r+0x1bc>
 8006d5c:	2340      	movs	r3, #64	; 0x40
 8006d5e:	616b      	str	r3, [r5, #20]
 8006d60:	2300      	movs	r3, #0
 8006d62:	9309      	str	r3, [sp, #36]	; 0x24
 8006d64:	2320      	movs	r3, #32
 8006d66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d6a:	2330      	movs	r3, #48	; 0x30
 8006d6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d70:	f04f 0b01 	mov.w	fp, #1
 8006d74:	4637      	mov	r7, r6
 8006d76:	463c      	mov	r4, r7
 8006d78:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d13c      	bne.n	8006dfa <_svfiprintf_r+0xce>
 8006d80:	ebb7 0a06 	subs.w	sl, r7, r6
 8006d84:	d00b      	beq.n	8006d9e <_svfiprintf_r+0x72>
 8006d86:	4653      	mov	r3, sl
 8006d88:	4632      	mov	r2, r6
 8006d8a:	4629      	mov	r1, r5
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	f7ff ff71 	bl	8006c74 <__ssputs_r>
 8006d92:	3001      	adds	r0, #1
 8006d94:	f000 80a3 	beq.w	8006ede <_svfiprintf_r+0x1b2>
 8006d98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9a:	4453      	add	r3, sl
 8006d9c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d9e:	783b      	ldrb	r3, [r7, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 809c 	beq.w	8006ede <_svfiprintf_r+0x1b2>
 8006da6:	2300      	movs	r3, #0
 8006da8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dac:	9304      	str	r3, [sp, #16]
 8006dae:	9307      	str	r3, [sp, #28]
 8006db0:	9205      	str	r2, [sp, #20]
 8006db2:	9306      	str	r3, [sp, #24]
 8006db4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006db8:	931a      	str	r3, [sp, #104]	; 0x68
 8006dba:	2205      	movs	r2, #5
 8006dbc:	7821      	ldrb	r1, [r4, #0]
 8006dbe:	4850      	ldr	r0, [pc, #320]	; (8006f00 <_svfiprintf_r+0x1d4>)
 8006dc0:	f7f9 fa16 	bl	80001f0 <memchr>
 8006dc4:	1c67      	adds	r7, r4, #1
 8006dc6:	9b04      	ldr	r3, [sp, #16]
 8006dc8:	b9d8      	cbnz	r0, 8006e02 <_svfiprintf_r+0xd6>
 8006dca:	06d9      	lsls	r1, r3, #27
 8006dcc:	bf44      	itt	mi
 8006dce:	2220      	movmi	r2, #32
 8006dd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006dd4:	071a      	lsls	r2, r3, #28
 8006dd6:	bf44      	itt	mi
 8006dd8:	222b      	movmi	r2, #43	; 0x2b
 8006dda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006dde:	7822      	ldrb	r2, [r4, #0]
 8006de0:	2a2a      	cmp	r2, #42	; 0x2a
 8006de2:	d016      	beq.n	8006e12 <_svfiprintf_r+0xe6>
 8006de4:	9a07      	ldr	r2, [sp, #28]
 8006de6:	2100      	movs	r1, #0
 8006de8:	200a      	movs	r0, #10
 8006dea:	4627      	mov	r7, r4
 8006dec:	3401      	adds	r4, #1
 8006dee:	783b      	ldrb	r3, [r7, #0]
 8006df0:	3b30      	subs	r3, #48	; 0x30
 8006df2:	2b09      	cmp	r3, #9
 8006df4:	d951      	bls.n	8006e9a <_svfiprintf_r+0x16e>
 8006df6:	b1c9      	cbz	r1, 8006e2c <_svfiprintf_r+0x100>
 8006df8:	e011      	b.n	8006e1e <_svfiprintf_r+0xf2>
 8006dfa:	2b25      	cmp	r3, #37	; 0x25
 8006dfc:	d0c0      	beq.n	8006d80 <_svfiprintf_r+0x54>
 8006dfe:	4627      	mov	r7, r4
 8006e00:	e7b9      	b.n	8006d76 <_svfiprintf_r+0x4a>
 8006e02:	4a3f      	ldr	r2, [pc, #252]	; (8006f00 <_svfiprintf_r+0x1d4>)
 8006e04:	1a80      	subs	r0, r0, r2
 8006e06:	fa0b f000 	lsl.w	r0, fp, r0
 8006e0a:	4318      	orrs	r0, r3
 8006e0c:	9004      	str	r0, [sp, #16]
 8006e0e:	463c      	mov	r4, r7
 8006e10:	e7d3      	b.n	8006dba <_svfiprintf_r+0x8e>
 8006e12:	9a03      	ldr	r2, [sp, #12]
 8006e14:	1d11      	adds	r1, r2, #4
 8006e16:	6812      	ldr	r2, [r2, #0]
 8006e18:	9103      	str	r1, [sp, #12]
 8006e1a:	2a00      	cmp	r2, #0
 8006e1c:	db01      	blt.n	8006e22 <_svfiprintf_r+0xf6>
 8006e1e:	9207      	str	r2, [sp, #28]
 8006e20:	e004      	b.n	8006e2c <_svfiprintf_r+0x100>
 8006e22:	4252      	negs	r2, r2
 8006e24:	f043 0302 	orr.w	r3, r3, #2
 8006e28:	9207      	str	r2, [sp, #28]
 8006e2a:	9304      	str	r3, [sp, #16]
 8006e2c:	783b      	ldrb	r3, [r7, #0]
 8006e2e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e30:	d10e      	bne.n	8006e50 <_svfiprintf_r+0x124>
 8006e32:	787b      	ldrb	r3, [r7, #1]
 8006e34:	2b2a      	cmp	r3, #42	; 0x2a
 8006e36:	f107 0101 	add.w	r1, r7, #1
 8006e3a:	d132      	bne.n	8006ea2 <_svfiprintf_r+0x176>
 8006e3c:	9b03      	ldr	r3, [sp, #12]
 8006e3e:	1d1a      	adds	r2, r3, #4
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	9203      	str	r2, [sp, #12]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	bfb8      	it	lt
 8006e48:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e4c:	3702      	adds	r7, #2
 8006e4e:	9305      	str	r3, [sp, #20]
 8006e50:	4c2c      	ldr	r4, [pc, #176]	; (8006f04 <_svfiprintf_r+0x1d8>)
 8006e52:	7839      	ldrb	r1, [r7, #0]
 8006e54:	2203      	movs	r2, #3
 8006e56:	4620      	mov	r0, r4
 8006e58:	f7f9 f9ca 	bl	80001f0 <memchr>
 8006e5c:	b138      	cbz	r0, 8006e6e <_svfiprintf_r+0x142>
 8006e5e:	2340      	movs	r3, #64	; 0x40
 8006e60:	1b00      	subs	r0, r0, r4
 8006e62:	fa03 f000 	lsl.w	r0, r3, r0
 8006e66:	9b04      	ldr	r3, [sp, #16]
 8006e68:	4303      	orrs	r3, r0
 8006e6a:	9304      	str	r3, [sp, #16]
 8006e6c:	3701      	adds	r7, #1
 8006e6e:	7839      	ldrb	r1, [r7, #0]
 8006e70:	4825      	ldr	r0, [pc, #148]	; (8006f08 <_svfiprintf_r+0x1dc>)
 8006e72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e76:	2206      	movs	r2, #6
 8006e78:	1c7e      	adds	r6, r7, #1
 8006e7a:	f7f9 f9b9 	bl	80001f0 <memchr>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	d035      	beq.n	8006eee <_svfiprintf_r+0x1c2>
 8006e82:	4b22      	ldr	r3, [pc, #136]	; (8006f0c <_svfiprintf_r+0x1e0>)
 8006e84:	b9fb      	cbnz	r3, 8006ec6 <_svfiprintf_r+0x19a>
 8006e86:	9b03      	ldr	r3, [sp, #12]
 8006e88:	3307      	adds	r3, #7
 8006e8a:	f023 0307 	bic.w	r3, r3, #7
 8006e8e:	3308      	adds	r3, #8
 8006e90:	9303      	str	r3, [sp, #12]
 8006e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e94:	444b      	add	r3, r9
 8006e96:	9309      	str	r3, [sp, #36]	; 0x24
 8006e98:	e76c      	b.n	8006d74 <_svfiprintf_r+0x48>
 8006e9a:	fb00 3202 	mla	r2, r0, r2, r3
 8006e9e:	2101      	movs	r1, #1
 8006ea0:	e7a3      	b.n	8006dea <_svfiprintf_r+0xbe>
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	9305      	str	r3, [sp, #20]
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	240a      	movs	r4, #10
 8006eaa:	460f      	mov	r7, r1
 8006eac:	3101      	adds	r1, #1
 8006eae:	783a      	ldrb	r2, [r7, #0]
 8006eb0:	3a30      	subs	r2, #48	; 0x30
 8006eb2:	2a09      	cmp	r2, #9
 8006eb4:	d903      	bls.n	8006ebe <_svfiprintf_r+0x192>
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0ca      	beq.n	8006e50 <_svfiprintf_r+0x124>
 8006eba:	9005      	str	r0, [sp, #20]
 8006ebc:	e7c8      	b.n	8006e50 <_svfiprintf_r+0x124>
 8006ebe:	fb04 2000 	mla	r0, r4, r0, r2
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e7f1      	b.n	8006eaa <_svfiprintf_r+0x17e>
 8006ec6:	ab03      	add	r3, sp, #12
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	462a      	mov	r2, r5
 8006ecc:	4b10      	ldr	r3, [pc, #64]	; (8006f10 <_svfiprintf_r+0x1e4>)
 8006ece:	a904      	add	r1, sp, #16
 8006ed0:	4640      	mov	r0, r8
 8006ed2:	f7fc f921 	bl	8003118 <_printf_float>
 8006ed6:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006eda:	4681      	mov	r9, r0
 8006edc:	d1d9      	bne.n	8006e92 <_svfiprintf_r+0x166>
 8006ede:	89ab      	ldrh	r3, [r5, #12]
 8006ee0:	065b      	lsls	r3, r3, #25
 8006ee2:	f53f af38 	bmi.w	8006d56 <_svfiprintf_r+0x2a>
 8006ee6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ee8:	b01d      	add	sp, #116	; 0x74
 8006eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eee:	ab03      	add	r3, sp, #12
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	462a      	mov	r2, r5
 8006ef4:	4b06      	ldr	r3, [pc, #24]	; (8006f10 <_svfiprintf_r+0x1e4>)
 8006ef6:	a904      	add	r1, sp, #16
 8006ef8:	4640      	mov	r0, r8
 8006efa:	f7fc fbc3 	bl	8003684 <_printf_i>
 8006efe:	e7ea      	b.n	8006ed6 <_svfiprintf_r+0x1aa>
 8006f00:	0800791c 	.word	0x0800791c
 8006f04:	08007922 	.word	0x08007922
 8006f08:	08007926 	.word	0x08007926
 8006f0c:	08003119 	.word	0x08003119
 8006f10:	08006c75 	.word	0x08006c75

08006f14 <__sfputc_r>:
 8006f14:	6893      	ldr	r3, [r2, #8]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	b410      	push	{r4}
 8006f1c:	6093      	str	r3, [r2, #8]
 8006f1e:	da09      	bge.n	8006f34 <__sfputc_r+0x20>
 8006f20:	6994      	ldr	r4, [r2, #24]
 8006f22:	42a3      	cmp	r3, r4
 8006f24:	db02      	blt.n	8006f2c <__sfputc_r+0x18>
 8006f26:	b2cb      	uxtb	r3, r1
 8006f28:	2b0a      	cmp	r3, #10
 8006f2a:	d103      	bne.n	8006f34 <__sfputc_r+0x20>
 8006f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f30:	f7fd be38 	b.w	8004ba4 <__swbuf_r>
 8006f34:	6813      	ldr	r3, [r2, #0]
 8006f36:	1c58      	adds	r0, r3, #1
 8006f38:	6010      	str	r0, [r2, #0]
 8006f3a:	7019      	strb	r1, [r3, #0]
 8006f3c:	b2c8      	uxtb	r0, r1
 8006f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <__sfputs_r>:
 8006f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f46:	4606      	mov	r6, r0
 8006f48:	460f      	mov	r7, r1
 8006f4a:	4614      	mov	r4, r2
 8006f4c:	18d5      	adds	r5, r2, r3
 8006f4e:	42ac      	cmp	r4, r5
 8006f50:	d101      	bne.n	8006f56 <__sfputs_r+0x12>
 8006f52:	2000      	movs	r0, #0
 8006f54:	e007      	b.n	8006f66 <__sfputs_r+0x22>
 8006f56:	463a      	mov	r2, r7
 8006f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f7ff ffd9 	bl	8006f14 <__sfputc_r>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	d1f3      	bne.n	8006f4e <__sfputs_r+0xa>
 8006f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f68 <_vfiprintf_r>:
 8006f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f6c:	b09d      	sub	sp, #116	; 0x74
 8006f6e:	460c      	mov	r4, r1
 8006f70:	4617      	mov	r7, r2
 8006f72:	9303      	str	r3, [sp, #12]
 8006f74:	4606      	mov	r6, r0
 8006f76:	b118      	cbz	r0, 8006f80 <_vfiprintf_r+0x18>
 8006f78:	6983      	ldr	r3, [r0, #24]
 8006f7a:	b90b      	cbnz	r3, 8006f80 <_vfiprintf_r+0x18>
 8006f7c:	f7fe fe32 	bl	8005be4 <__sinit>
 8006f80:	4b7c      	ldr	r3, [pc, #496]	; (8007174 <_vfiprintf_r+0x20c>)
 8006f82:	429c      	cmp	r4, r3
 8006f84:	d157      	bne.n	8007036 <_vfiprintf_r+0xce>
 8006f86:	6874      	ldr	r4, [r6, #4]
 8006f88:	89a3      	ldrh	r3, [r4, #12]
 8006f8a:	0718      	lsls	r0, r3, #28
 8006f8c:	d55d      	bpl.n	800704a <_vfiprintf_r+0xe2>
 8006f8e:	6923      	ldr	r3, [r4, #16]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d05a      	beq.n	800704a <_vfiprintf_r+0xe2>
 8006f94:	2300      	movs	r3, #0
 8006f96:	9309      	str	r3, [sp, #36]	; 0x24
 8006f98:	2320      	movs	r3, #32
 8006f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f9e:	2330      	movs	r3, #48	; 0x30
 8006fa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fa4:	f04f 0b01 	mov.w	fp, #1
 8006fa8:	46b8      	mov	r8, r7
 8006faa:	4645      	mov	r5, r8
 8006fac:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d155      	bne.n	8007060 <_vfiprintf_r+0xf8>
 8006fb4:	ebb8 0a07 	subs.w	sl, r8, r7
 8006fb8:	d00b      	beq.n	8006fd2 <_vfiprintf_r+0x6a>
 8006fba:	4653      	mov	r3, sl
 8006fbc:	463a      	mov	r2, r7
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff ffbf 	bl	8006f44 <__sfputs_r>
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f000 80c4 	beq.w	8007154 <_vfiprintf_r+0x1ec>
 8006fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fce:	4453      	add	r3, sl
 8006fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd2:	f898 3000 	ldrb.w	r3, [r8]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f000 80bc 	beq.w	8007154 <_vfiprintf_r+0x1ec>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f04f 32ff 	mov.w	r2, #4294967295
 8006fe2:	9304      	str	r3, [sp, #16]
 8006fe4:	9307      	str	r3, [sp, #28]
 8006fe6:	9205      	str	r2, [sp, #20]
 8006fe8:	9306      	str	r3, [sp, #24]
 8006fea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fee:	931a      	str	r3, [sp, #104]	; 0x68
 8006ff0:	2205      	movs	r2, #5
 8006ff2:	7829      	ldrb	r1, [r5, #0]
 8006ff4:	4860      	ldr	r0, [pc, #384]	; (8007178 <_vfiprintf_r+0x210>)
 8006ff6:	f7f9 f8fb 	bl	80001f0 <memchr>
 8006ffa:	f105 0801 	add.w	r8, r5, #1
 8006ffe:	9b04      	ldr	r3, [sp, #16]
 8007000:	2800      	cmp	r0, #0
 8007002:	d131      	bne.n	8007068 <_vfiprintf_r+0x100>
 8007004:	06d9      	lsls	r1, r3, #27
 8007006:	bf44      	itt	mi
 8007008:	2220      	movmi	r2, #32
 800700a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800700e:	071a      	lsls	r2, r3, #28
 8007010:	bf44      	itt	mi
 8007012:	222b      	movmi	r2, #43	; 0x2b
 8007014:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007018:	782a      	ldrb	r2, [r5, #0]
 800701a:	2a2a      	cmp	r2, #42	; 0x2a
 800701c:	d02c      	beq.n	8007078 <_vfiprintf_r+0x110>
 800701e:	9a07      	ldr	r2, [sp, #28]
 8007020:	2100      	movs	r1, #0
 8007022:	200a      	movs	r0, #10
 8007024:	46a8      	mov	r8, r5
 8007026:	3501      	adds	r5, #1
 8007028:	f898 3000 	ldrb.w	r3, [r8]
 800702c:	3b30      	subs	r3, #48	; 0x30
 800702e:	2b09      	cmp	r3, #9
 8007030:	d96d      	bls.n	800710e <_vfiprintf_r+0x1a6>
 8007032:	b371      	cbz	r1, 8007092 <_vfiprintf_r+0x12a>
 8007034:	e026      	b.n	8007084 <_vfiprintf_r+0x11c>
 8007036:	4b51      	ldr	r3, [pc, #324]	; (800717c <_vfiprintf_r+0x214>)
 8007038:	429c      	cmp	r4, r3
 800703a:	d101      	bne.n	8007040 <_vfiprintf_r+0xd8>
 800703c:	68b4      	ldr	r4, [r6, #8]
 800703e:	e7a3      	b.n	8006f88 <_vfiprintf_r+0x20>
 8007040:	4b4f      	ldr	r3, [pc, #316]	; (8007180 <_vfiprintf_r+0x218>)
 8007042:	429c      	cmp	r4, r3
 8007044:	bf08      	it	eq
 8007046:	68f4      	ldreq	r4, [r6, #12]
 8007048:	e79e      	b.n	8006f88 <_vfiprintf_r+0x20>
 800704a:	4621      	mov	r1, r4
 800704c:	4630      	mov	r0, r6
 800704e:	f7fd fdfb 	bl	8004c48 <__swsetup_r>
 8007052:	2800      	cmp	r0, #0
 8007054:	d09e      	beq.n	8006f94 <_vfiprintf_r+0x2c>
 8007056:	f04f 30ff 	mov.w	r0, #4294967295
 800705a:	b01d      	add	sp, #116	; 0x74
 800705c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007060:	2b25      	cmp	r3, #37	; 0x25
 8007062:	d0a7      	beq.n	8006fb4 <_vfiprintf_r+0x4c>
 8007064:	46a8      	mov	r8, r5
 8007066:	e7a0      	b.n	8006faa <_vfiprintf_r+0x42>
 8007068:	4a43      	ldr	r2, [pc, #268]	; (8007178 <_vfiprintf_r+0x210>)
 800706a:	1a80      	subs	r0, r0, r2
 800706c:	fa0b f000 	lsl.w	r0, fp, r0
 8007070:	4318      	orrs	r0, r3
 8007072:	9004      	str	r0, [sp, #16]
 8007074:	4645      	mov	r5, r8
 8007076:	e7bb      	b.n	8006ff0 <_vfiprintf_r+0x88>
 8007078:	9a03      	ldr	r2, [sp, #12]
 800707a:	1d11      	adds	r1, r2, #4
 800707c:	6812      	ldr	r2, [r2, #0]
 800707e:	9103      	str	r1, [sp, #12]
 8007080:	2a00      	cmp	r2, #0
 8007082:	db01      	blt.n	8007088 <_vfiprintf_r+0x120>
 8007084:	9207      	str	r2, [sp, #28]
 8007086:	e004      	b.n	8007092 <_vfiprintf_r+0x12a>
 8007088:	4252      	negs	r2, r2
 800708a:	f043 0302 	orr.w	r3, r3, #2
 800708e:	9207      	str	r2, [sp, #28]
 8007090:	9304      	str	r3, [sp, #16]
 8007092:	f898 3000 	ldrb.w	r3, [r8]
 8007096:	2b2e      	cmp	r3, #46	; 0x2e
 8007098:	d110      	bne.n	80070bc <_vfiprintf_r+0x154>
 800709a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800709e:	2b2a      	cmp	r3, #42	; 0x2a
 80070a0:	f108 0101 	add.w	r1, r8, #1
 80070a4:	d137      	bne.n	8007116 <_vfiprintf_r+0x1ae>
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	1d1a      	adds	r2, r3, #4
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	9203      	str	r2, [sp, #12]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	bfb8      	it	lt
 80070b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80070b6:	f108 0802 	add.w	r8, r8, #2
 80070ba:	9305      	str	r3, [sp, #20]
 80070bc:	4d31      	ldr	r5, [pc, #196]	; (8007184 <_vfiprintf_r+0x21c>)
 80070be:	f898 1000 	ldrb.w	r1, [r8]
 80070c2:	2203      	movs	r2, #3
 80070c4:	4628      	mov	r0, r5
 80070c6:	f7f9 f893 	bl	80001f0 <memchr>
 80070ca:	b140      	cbz	r0, 80070de <_vfiprintf_r+0x176>
 80070cc:	2340      	movs	r3, #64	; 0x40
 80070ce:	1b40      	subs	r0, r0, r5
 80070d0:	fa03 f000 	lsl.w	r0, r3, r0
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	4303      	orrs	r3, r0
 80070d8:	9304      	str	r3, [sp, #16]
 80070da:	f108 0801 	add.w	r8, r8, #1
 80070de:	f898 1000 	ldrb.w	r1, [r8]
 80070e2:	4829      	ldr	r0, [pc, #164]	; (8007188 <_vfiprintf_r+0x220>)
 80070e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070e8:	2206      	movs	r2, #6
 80070ea:	f108 0701 	add.w	r7, r8, #1
 80070ee:	f7f9 f87f 	bl	80001f0 <memchr>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d034      	beq.n	8007160 <_vfiprintf_r+0x1f8>
 80070f6:	4b25      	ldr	r3, [pc, #148]	; (800718c <_vfiprintf_r+0x224>)
 80070f8:	bb03      	cbnz	r3, 800713c <_vfiprintf_r+0x1d4>
 80070fa:	9b03      	ldr	r3, [sp, #12]
 80070fc:	3307      	adds	r3, #7
 80070fe:	f023 0307 	bic.w	r3, r3, #7
 8007102:	3308      	adds	r3, #8
 8007104:	9303      	str	r3, [sp, #12]
 8007106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007108:	444b      	add	r3, r9
 800710a:	9309      	str	r3, [sp, #36]	; 0x24
 800710c:	e74c      	b.n	8006fa8 <_vfiprintf_r+0x40>
 800710e:	fb00 3202 	mla	r2, r0, r2, r3
 8007112:	2101      	movs	r1, #1
 8007114:	e786      	b.n	8007024 <_vfiprintf_r+0xbc>
 8007116:	2300      	movs	r3, #0
 8007118:	9305      	str	r3, [sp, #20]
 800711a:	4618      	mov	r0, r3
 800711c:	250a      	movs	r5, #10
 800711e:	4688      	mov	r8, r1
 8007120:	3101      	adds	r1, #1
 8007122:	f898 2000 	ldrb.w	r2, [r8]
 8007126:	3a30      	subs	r2, #48	; 0x30
 8007128:	2a09      	cmp	r2, #9
 800712a:	d903      	bls.n	8007134 <_vfiprintf_r+0x1cc>
 800712c:	2b00      	cmp	r3, #0
 800712e:	d0c5      	beq.n	80070bc <_vfiprintf_r+0x154>
 8007130:	9005      	str	r0, [sp, #20]
 8007132:	e7c3      	b.n	80070bc <_vfiprintf_r+0x154>
 8007134:	fb05 2000 	mla	r0, r5, r0, r2
 8007138:	2301      	movs	r3, #1
 800713a:	e7f0      	b.n	800711e <_vfiprintf_r+0x1b6>
 800713c:	ab03      	add	r3, sp, #12
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	4622      	mov	r2, r4
 8007142:	4b13      	ldr	r3, [pc, #76]	; (8007190 <_vfiprintf_r+0x228>)
 8007144:	a904      	add	r1, sp, #16
 8007146:	4630      	mov	r0, r6
 8007148:	f7fb ffe6 	bl	8003118 <_printf_float>
 800714c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007150:	4681      	mov	r9, r0
 8007152:	d1d8      	bne.n	8007106 <_vfiprintf_r+0x19e>
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	065b      	lsls	r3, r3, #25
 8007158:	f53f af7d 	bmi.w	8007056 <_vfiprintf_r+0xee>
 800715c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715e:	e77c      	b.n	800705a <_vfiprintf_r+0xf2>
 8007160:	ab03      	add	r3, sp, #12
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4622      	mov	r2, r4
 8007166:	4b0a      	ldr	r3, [pc, #40]	; (8007190 <_vfiprintf_r+0x228>)
 8007168:	a904      	add	r1, sp, #16
 800716a:	4630      	mov	r0, r6
 800716c:	f7fc fa8a 	bl	8003684 <_printf_i>
 8007170:	e7ec      	b.n	800714c <_vfiprintf_r+0x1e4>
 8007172:	bf00      	nop
 8007174:	080077d0 	.word	0x080077d0
 8007178:	0800791c 	.word	0x0800791c
 800717c:	080077f0 	.word	0x080077f0
 8007180:	080077b0 	.word	0x080077b0
 8007184:	08007922 	.word	0x08007922
 8007188:	08007926 	.word	0x08007926
 800718c:	08003119 	.word	0x08003119
 8007190:	08006f45 	.word	0x08006f45

08007194 <lflush>:
 8007194:	8983      	ldrh	r3, [r0, #12]
 8007196:	f003 0309 	and.w	r3, r3, #9
 800719a:	2b09      	cmp	r3, #9
 800719c:	d101      	bne.n	80071a2 <lflush+0xe>
 800719e:	f7fe bccf 	b.w	8005b40 <fflush>
 80071a2:	2000      	movs	r0, #0
 80071a4:	4770      	bx	lr
	...

080071a8 <__srefill_r>:
 80071a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071aa:	460c      	mov	r4, r1
 80071ac:	4605      	mov	r5, r0
 80071ae:	b118      	cbz	r0, 80071b8 <__srefill_r+0x10>
 80071b0:	6983      	ldr	r3, [r0, #24]
 80071b2:	b90b      	cbnz	r3, 80071b8 <__srefill_r+0x10>
 80071b4:	f7fe fd16 	bl	8005be4 <__sinit>
 80071b8:	4b3b      	ldr	r3, [pc, #236]	; (80072a8 <__srefill_r+0x100>)
 80071ba:	429c      	cmp	r4, r3
 80071bc:	d10a      	bne.n	80071d4 <__srefill_r+0x2c>
 80071be:	686c      	ldr	r4, [r5, #4]
 80071c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071c4:	2300      	movs	r3, #0
 80071c6:	6063      	str	r3, [r4, #4]
 80071c8:	b293      	uxth	r3, r2
 80071ca:	069e      	lsls	r6, r3, #26
 80071cc:	d50c      	bpl.n	80071e8 <__srefill_r+0x40>
 80071ce:	f04f 30ff 	mov.w	r0, #4294967295
 80071d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071d4:	4b35      	ldr	r3, [pc, #212]	; (80072ac <__srefill_r+0x104>)
 80071d6:	429c      	cmp	r4, r3
 80071d8:	d101      	bne.n	80071de <__srefill_r+0x36>
 80071da:	68ac      	ldr	r4, [r5, #8]
 80071dc:	e7f0      	b.n	80071c0 <__srefill_r+0x18>
 80071de:	4b34      	ldr	r3, [pc, #208]	; (80072b0 <__srefill_r+0x108>)
 80071e0:	429c      	cmp	r4, r3
 80071e2:	bf08      	it	eq
 80071e4:	68ec      	ldreq	r4, [r5, #12]
 80071e6:	e7eb      	b.n	80071c0 <__srefill_r+0x18>
 80071e8:	0758      	lsls	r0, r3, #29
 80071ea:	d448      	bmi.n	800727e <__srefill_r+0xd6>
 80071ec:	06d9      	lsls	r1, r3, #27
 80071ee:	d405      	bmi.n	80071fc <__srefill_r+0x54>
 80071f0:	2309      	movs	r3, #9
 80071f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071f6:	602b      	str	r3, [r5, #0]
 80071f8:	81a2      	strh	r2, [r4, #12]
 80071fa:	e7e8      	b.n	80071ce <__srefill_r+0x26>
 80071fc:	071a      	lsls	r2, r3, #28
 80071fe:	d50b      	bpl.n	8007218 <__srefill_r+0x70>
 8007200:	4621      	mov	r1, r4
 8007202:	4628      	mov	r0, r5
 8007204:	f7fe fc72 	bl	8005aec <_fflush_r>
 8007208:	2800      	cmp	r0, #0
 800720a:	d1e0      	bne.n	80071ce <__srefill_r+0x26>
 800720c:	89a3      	ldrh	r3, [r4, #12]
 800720e:	60a0      	str	r0, [r4, #8]
 8007210:	f023 0308 	bic.w	r3, r3, #8
 8007214:	81a3      	strh	r3, [r4, #12]
 8007216:	61a0      	str	r0, [r4, #24]
 8007218:	89a3      	ldrh	r3, [r4, #12]
 800721a:	f043 0304 	orr.w	r3, r3, #4
 800721e:	81a3      	strh	r3, [r4, #12]
 8007220:	6923      	ldr	r3, [r4, #16]
 8007222:	b91b      	cbnz	r3, 800722c <__srefill_r+0x84>
 8007224:	4621      	mov	r1, r4
 8007226:	4628      	mov	r0, r5
 8007228:	f7ff f8d6 	bl	80063d8 <__smakebuf_r>
 800722c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8007230:	b2be      	uxth	r6, r7
 8007232:	07b3      	lsls	r3, r6, #30
 8007234:	d00f      	beq.n	8007256 <__srefill_r+0xae>
 8007236:	2301      	movs	r3, #1
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	4b1e      	ldr	r3, [pc, #120]	; (80072b4 <__srefill_r+0x10c>)
 800723c:	491e      	ldr	r1, [pc, #120]	; (80072b8 <__srefill_r+0x110>)
 800723e:	6818      	ldr	r0, [r3, #0]
 8007240:	f006 0609 	and.w	r6, r6, #9
 8007244:	f7fe fd3a 	bl	8005cbc <_fwalk>
 8007248:	2e09      	cmp	r6, #9
 800724a:	81a7      	strh	r7, [r4, #12]
 800724c:	d103      	bne.n	8007256 <__srefill_r+0xae>
 800724e:	4621      	mov	r1, r4
 8007250:	4628      	mov	r0, r5
 8007252:	f7fe fbc3 	bl	80059dc <__sflush_r>
 8007256:	6922      	ldr	r2, [r4, #16]
 8007258:	6022      	str	r2, [r4, #0]
 800725a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800725c:	6963      	ldr	r3, [r4, #20]
 800725e:	6a21      	ldr	r1, [r4, #32]
 8007260:	4628      	mov	r0, r5
 8007262:	47b0      	blx	r6
 8007264:	2800      	cmp	r0, #0
 8007266:	6060      	str	r0, [r4, #4]
 8007268:	dc1c      	bgt.n	80072a4 <__srefill_r+0xfc>
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	bf17      	itett	ne
 800726e:	2200      	movne	r2, #0
 8007270:	f043 0320 	orreq.w	r3, r3, #32
 8007274:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8007278:	6062      	strne	r2, [r4, #4]
 800727a:	81a3      	strh	r3, [r4, #12]
 800727c:	e7a7      	b.n	80071ce <__srefill_r+0x26>
 800727e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007280:	2900      	cmp	r1, #0
 8007282:	d0cd      	beq.n	8007220 <__srefill_r+0x78>
 8007284:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007288:	4299      	cmp	r1, r3
 800728a:	d002      	beq.n	8007292 <__srefill_r+0xea>
 800728c:	4628      	mov	r0, r5
 800728e:	f7fb fe01 	bl	8002e94 <_free_r>
 8007292:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007294:	6063      	str	r3, [r4, #4]
 8007296:	2000      	movs	r0, #0
 8007298:	6360      	str	r0, [r4, #52]	; 0x34
 800729a:	2b00      	cmp	r3, #0
 800729c:	d0c0      	beq.n	8007220 <__srefill_r+0x78>
 800729e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80072a0:	6023      	str	r3, [r4, #0]
 80072a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a4:	2000      	movs	r0, #0
 80072a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a8:	080077d0 	.word	0x080077d0
 80072ac:	080077f0 	.word	0x080077f0
 80072b0:	080077b0 	.word	0x080077b0
 80072b4:	08007710 	.word	0x08007710
 80072b8:	08007195 	.word	0x08007195

080072bc <__sread>:
 80072bc:	b510      	push	{r4, lr}
 80072be:	460c      	mov	r4, r1
 80072c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c4:	f000 f8f2 	bl	80074ac <_read_r>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	bfab      	itete	ge
 80072cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072ce:	89a3      	ldrhlt	r3, [r4, #12]
 80072d0:	181b      	addge	r3, r3, r0
 80072d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072d6:	bfac      	ite	ge
 80072d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80072da:	81a3      	strhlt	r3, [r4, #12]
 80072dc:	bd10      	pop	{r4, pc}

080072de <__swrite>:
 80072de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e2:	461f      	mov	r7, r3
 80072e4:	898b      	ldrh	r3, [r1, #12]
 80072e6:	05db      	lsls	r3, r3, #23
 80072e8:	4605      	mov	r5, r0
 80072ea:	460c      	mov	r4, r1
 80072ec:	4616      	mov	r6, r2
 80072ee:	d505      	bpl.n	80072fc <__swrite+0x1e>
 80072f0:	2302      	movs	r3, #2
 80072f2:	2200      	movs	r2, #0
 80072f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f8:	f000 f886 	bl	8007408 <_lseek_r>
 80072fc:	89a3      	ldrh	r3, [r4, #12]
 80072fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	4632      	mov	r2, r6
 800730a:	463b      	mov	r3, r7
 800730c:	4628      	mov	r0, r5
 800730e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	f000 b835 	b.w	8007380 <_write_r>

08007316 <__sseek>:
 8007316:	b510      	push	{r4, lr}
 8007318:	460c      	mov	r4, r1
 800731a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800731e:	f000 f873 	bl	8007408 <_lseek_r>
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	bf15      	itete	ne
 8007328:	6560      	strne	r0, [r4, #84]	; 0x54
 800732a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800732e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007332:	81a3      	strheq	r3, [r4, #12]
 8007334:	bf18      	it	ne
 8007336:	81a3      	strhne	r3, [r4, #12]
 8007338:	bd10      	pop	{r4, pc}

0800733a <__sclose>:
 800733a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733e:	f000 b831 	b.w	80073a4 <_close_r>

08007342 <strncmp>:
 8007342:	b510      	push	{r4, lr}
 8007344:	b16a      	cbz	r2, 8007362 <strncmp+0x20>
 8007346:	3901      	subs	r1, #1
 8007348:	1884      	adds	r4, r0, r2
 800734a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800734e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007352:	4293      	cmp	r3, r2
 8007354:	d103      	bne.n	800735e <strncmp+0x1c>
 8007356:	42a0      	cmp	r0, r4
 8007358:	d001      	beq.n	800735e <strncmp+0x1c>
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f5      	bne.n	800734a <strncmp+0x8>
 800735e:	1a98      	subs	r0, r3, r2
 8007360:	bd10      	pop	{r4, pc}
 8007362:	4610      	mov	r0, r2
 8007364:	bd10      	pop	{r4, pc}

08007366 <__ascii_wctomb>:
 8007366:	b149      	cbz	r1, 800737c <__ascii_wctomb+0x16>
 8007368:	2aff      	cmp	r2, #255	; 0xff
 800736a:	bf85      	ittet	hi
 800736c:	238a      	movhi	r3, #138	; 0x8a
 800736e:	6003      	strhi	r3, [r0, #0]
 8007370:	700a      	strbls	r2, [r1, #0]
 8007372:	f04f 30ff 	movhi.w	r0, #4294967295
 8007376:	bf98      	it	ls
 8007378:	2001      	movls	r0, #1
 800737a:	4770      	bx	lr
 800737c:	4608      	mov	r0, r1
 800737e:	4770      	bx	lr

08007380 <_write_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4c07      	ldr	r4, [pc, #28]	; (80073a0 <_write_r+0x20>)
 8007384:	4605      	mov	r5, r0
 8007386:	4608      	mov	r0, r1
 8007388:	4611      	mov	r1, r2
 800738a:	2200      	movs	r2, #0
 800738c:	6022      	str	r2, [r4, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	f7fb fcb7 	bl	8002d02 <_write>
 8007394:	1c43      	adds	r3, r0, #1
 8007396:	d102      	bne.n	800739e <_write_r+0x1e>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	b103      	cbz	r3, 800739e <_write_r+0x1e>
 800739c:	602b      	str	r3, [r5, #0]
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	200003a8 	.word	0x200003a8

080073a4 <_close_r>:
 80073a4:	b538      	push	{r3, r4, r5, lr}
 80073a6:	4c06      	ldr	r4, [pc, #24]	; (80073c0 <_close_r+0x1c>)
 80073a8:	2300      	movs	r3, #0
 80073aa:	4605      	mov	r5, r0
 80073ac:	4608      	mov	r0, r1
 80073ae:	6023      	str	r3, [r4, #0]
 80073b0:	f7fb fcd0 	bl	8002d54 <_close>
 80073b4:	1c43      	adds	r3, r0, #1
 80073b6:	d102      	bne.n	80073be <_close_r+0x1a>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	b103      	cbz	r3, 80073be <_close_r+0x1a>
 80073bc:	602b      	str	r3, [r5, #0]
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	200003a8 	.word	0x200003a8

080073c4 <_fstat_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4c07      	ldr	r4, [pc, #28]	; (80073e4 <_fstat_r+0x20>)
 80073c8:	2300      	movs	r3, #0
 80073ca:	4605      	mov	r5, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	4611      	mov	r1, r2
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	f7fb fcc2 	bl	8002d5a <_fstat>
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d102      	bne.n	80073e0 <_fstat_r+0x1c>
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	b103      	cbz	r3, 80073e0 <_fstat_r+0x1c>
 80073de:	602b      	str	r3, [r5, #0]
 80073e0:	bd38      	pop	{r3, r4, r5, pc}
 80073e2:	bf00      	nop
 80073e4:	200003a8 	.word	0x200003a8

080073e8 <_isatty_r>:
 80073e8:	b538      	push	{r3, r4, r5, lr}
 80073ea:	4c06      	ldr	r4, [pc, #24]	; (8007404 <_isatty_r+0x1c>)
 80073ec:	2300      	movs	r3, #0
 80073ee:	4605      	mov	r5, r0
 80073f0:	4608      	mov	r0, r1
 80073f2:	6023      	str	r3, [r4, #0]
 80073f4:	f7fb fcb6 	bl	8002d64 <_isatty>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_isatty_r+0x1a>
 80073fc:	6823      	ldr	r3, [r4, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_isatty_r+0x1a>
 8007400:	602b      	str	r3, [r5, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	200003a8 	.word	0x200003a8

08007408 <_lseek_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4c07      	ldr	r4, [pc, #28]	; (8007428 <_lseek_r+0x20>)
 800740c:	4605      	mov	r5, r0
 800740e:	4608      	mov	r0, r1
 8007410:	4611      	mov	r1, r2
 8007412:	2200      	movs	r2, #0
 8007414:	6022      	str	r2, [r4, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	f7fb fca6 	bl	8002d68 <_lseek>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d102      	bne.n	8007426 <_lseek_r+0x1e>
 8007420:	6823      	ldr	r3, [r4, #0]
 8007422:	b103      	cbz	r3, 8007426 <_lseek_r+0x1e>
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	200003a8 	.word	0x200003a8

0800742c <memmove>:
 800742c:	4288      	cmp	r0, r1
 800742e:	b510      	push	{r4, lr}
 8007430:	eb01 0302 	add.w	r3, r1, r2
 8007434:	d803      	bhi.n	800743e <memmove+0x12>
 8007436:	1e42      	subs	r2, r0, #1
 8007438:	4299      	cmp	r1, r3
 800743a:	d10c      	bne.n	8007456 <memmove+0x2a>
 800743c:	bd10      	pop	{r4, pc}
 800743e:	4298      	cmp	r0, r3
 8007440:	d2f9      	bcs.n	8007436 <memmove+0xa>
 8007442:	1881      	adds	r1, r0, r2
 8007444:	1ad2      	subs	r2, r2, r3
 8007446:	42d3      	cmn	r3, r2
 8007448:	d100      	bne.n	800744c <memmove+0x20>
 800744a:	bd10      	pop	{r4, pc}
 800744c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007450:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007454:	e7f7      	b.n	8007446 <memmove+0x1a>
 8007456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800745a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800745e:	e7eb      	b.n	8007438 <memmove+0xc>

08007460 <_realloc_r>:
 8007460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007462:	4607      	mov	r7, r0
 8007464:	4614      	mov	r4, r2
 8007466:	460e      	mov	r6, r1
 8007468:	b921      	cbnz	r1, 8007474 <_realloc_r+0x14>
 800746a:	4611      	mov	r1, r2
 800746c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007470:	f7fb bd5e 	b.w	8002f30 <_malloc_r>
 8007474:	b922      	cbnz	r2, 8007480 <_realloc_r+0x20>
 8007476:	f7fb fd0d 	bl	8002e94 <_free_r>
 800747a:	4625      	mov	r5, r4
 800747c:	4628      	mov	r0, r5
 800747e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007480:	f000 f826 	bl	80074d0 <_malloc_usable_size_r>
 8007484:	4284      	cmp	r4, r0
 8007486:	d90f      	bls.n	80074a8 <_realloc_r+0x48>
 8007488:	4621      	mov	r1, r4
 800748a:	4638      	mov	r0, r7
 800748c:	f7fb fd50 	bl	8002f30 <_malloc_r>
 8007490:	4605      	mov	r5, r0
 8007492:	2800      	cmp	r0, #0
 8007494:	d0f2      	beq.n	800747c <_realloc_r+0x1c>
 8007496:	4631      	mov	r1, r6
 8007498:	4622      	mov	r2, r4
 800749a:	f7fb fce8 	bl	8002e6e <memcpy>
 800749e:	4631      	mov	r1, r6
 80074a0:	4638      	mov	r0, r7
 80074a2:	f7fb fcf7 	bl	8002e94 <_free_r>
 80074a6:	e7e9      	b.n	800747c <_realloc_r+0x1c>
 80074a8:	4635      	mov	r5, r6
 80074aa:	e7e7      	b.n	800747c <_realloc_r+0x1c>

080074ac <_read_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4c07      	ldr	r4, [pc, #28]	; (80074cc <_read_r+0x20>)
 80074b0:	4605      	mov	r5, r0
 80074b2:	4608      	mov	r0, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	2200      	movs	r2, #0
 80074b8:	6022      	str	r2, [r4, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f7fb fc1a 	bl	8002cf4 <_read>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_read_r+0x1e>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_read_r+0x1e>
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	200003a8 	.word	0x200003a8

080074d0 <_malloc_usable_size_r>:
 80074d0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80074d4:	2800      	cmp	r0, #0
 80074d6:	f1a0 0004 	sub.w	r0, r0, #4
 80074da:	bfbc      	itt	lt
 80074dc:	580b      	ldrlt	r3, [r1, r0]
 80074de:	18c0      	addlt	r0, r0, r3
 80074e0:	4770      	bx	lr
	...

080074e4 <_init>:
 80074e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e6:	bf00      	nop
 80074e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ea:	bc08      	pop	{r3}
 80074ec:	469e      	mov	lr, r3
 80074ee:	4770      	bx	lr

080074f0 <_fini>:
 80074f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f2:	bf00      	nop
 80074f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f6:	bc08      	pop	{r3}
 80074f8:	469e      	mov	lr, r3
 80074fa:	4770      	bx	lr
