ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB39:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 2


  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 3


  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 4


 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 5


 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 6


 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 7


 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 8


 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 9


 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 10


 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 11


 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 12


 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 13


 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 14


 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 15


 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 16


 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 17


 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 18


 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 956:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 959:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:Drivers/CMSIS/Include/core_cm0plus.h **** }
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** 
 963:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 971:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:Drivers/CMSIS/Include/core_cm0plus.h **** {
 973:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:Drivers/CMSIS/Include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 980:Drivers/CMSIS/Include/core_cm0plus.h **** }
 981:Drivers/CMSIS/Include/core_cm0plus.h **** 
 982:Drivers/CMSIS/Include/core_cm0plus.h **** 
 983:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 984:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 985:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 987:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 988:Drivers/CMSIS/Include/core_cm0plus.h **** {
  27              		.loc 2 988 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 989 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 19


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 20


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 21


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 22


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 23


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 269 27 view .LVU2
  38              	.LBB9:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 271 3 view .LVU3
  40              		.syntax divided
  41              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  48              		.loc 2 991 3 view .LVU4
  49              		.loc 2 991 15 is_stmt 0 view .LVU5
  50 0004 034B     		ldr	r3, .L3
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 24


  51 0006 044A     		ldr	r2, .L3+4
  52 0008 DA60     		str	r2, [r3, #12]
 992:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
  53              		.loc 2 993 3 is_stmt 1 view .LVU6
  54              	.LBB10:
  55              	.LBI10:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  56              		.loc 3 269 27 view .LVU7
  57              	.LBB11:
  58              		.loc 3 271 3 view .LVU8
  59              		.syntax divided
  60              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  61 000a BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.L2:
  66              	.LBE11:
  67              	.LBE10:
 994:Drivers/CMSIS/Include/core_cm0plus.h **** 
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
  68              		.loc 2 995 3 view .LVU9
 996:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 997:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
  69              		.loc 2 997 5 discriminator 1 view .LVU10
  70              		.syntax divided
  71              	@ 997 "Drivers/CMSIS/Include/core_cm0plus.h" 1
  72 000e C046     		nop
  73              	@ 0 "" 2
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  74              		.loc 2 995 3 view .LVU11
  75              		.thumb
  76              		.syntax unified
  77 0010 FDE7     		b	.L2
  78              	.L4:
  79 0012 C046     		.align	2
  80              	.L3:
  81 0014 00ED00E0 		.word	-536810240
  82 0018 0400FA05 		.word	100270084
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.section	.text.MX_GPIO_Init,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	MX_GPIO_Init:
  93              	.LFB352:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 25


   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  22:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  23:Core/Src/main.c **** #include <stdio.h>
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdlib.h>   // necessario per rand()
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define USER_BUTTON_Pin       GPIO_PIN_13  //USER BUTTON PIN NUMBER
  36:Core/Src/main.c **** #define USER_BUTTON_GPIO_Port GPIOC        //PORT FOR USER BOTTON
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** ADC_HandleTypeDef hadc1;     // ADC handle
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1; // DMA handle for ADC (not used in main loop)
  48:Core/Src/main.c **** UART_HandleTypeDef huart2;   // UART handle
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** #define MA_SIZE 150           // BUFFER FOR MOVING AVERAGE AND INDEX
  52:Core/Src/main.c **** #define POT_THRESHOLD 2000    // Threshold for WARNING
  53:Core/Src/main.c **** #define POT_THRESHOLDERROR 3000  // Threshold for ERROR
  54:Core/Src/main.c **** uint32_t adcBuffer[MA_SIZE] = {0};  // Circular buffer for MA
  55:Core/Src/main.c **** uint16_t bufferIndex = 0;        // Index in circular buffer
  56:Core/Src/main.c **** uint8_t buttonPrevState = GPIO_PIN_SET; // Previous button state, default not pressed
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** // Seleziona il tipo di filtro: RAW, MOVING_AVERAGE, RANDOM_NOISE
  59:Core/Src/main.c **** typedef enum { RAW, MOVING_AVERAGE, RANDOM_NOISE } FilterMode;
  60:Core/Src/main.c **** FilterMode currentMode = RAW;  // RAW default
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** // -------------------- STATE MACHINE --------------------
  64:Core/Src/main.c **** typedef enum {
  65:Core/Src/main.c ****     STATE_INIT,
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 26


  66:Core/Src/main.c ****     STATE_WAIT_REQUEST,
  67:Core/Src/main.c ****     STATE_LISTENING,
  68:Core/Src/main.c ****     STATE_PAUSE,
  69:Core/Src/main.c ****     STATE_WARNING,
  70:Core/Src/main.c ****     STATE_ERROR
  71:Core/Src/main.c **** } SystemState;
  72:Core/Src/main.c **** SystemState currentState = STATE_INIT;// Current system state
  73:Core/Src/main.c **** /* USER CODE END PV */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  76:Core/Src/main.c **** void SystemClock_Config(void);
  77:Core/Src/main.c **** static void MX_GPIO_Init(void);
  78:Core/Src/main.c **** static void MX_DMA_Init(void);
  79:Core/Src/main.c **** static void MX_ADC1_Init(void);
  80:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  81:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* USER CODE END PFP */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  86:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** // FUNCTION TO COMPUTE MOVING AVERAGE
  89:Core/Src/main.c **** uint32_t computeMovingAverage(uint32_t newSample) {
  90:Core/Src/main.c ****     static uint64_t sum = 0;
  91:Core/Src/main.c ****     sum -= adcBuffer[bufferIndex];     // SUBTRACT THE OLD VALUE FROM SUM
  92:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
  93:Core/Src/main.c ****     sum += newSample;
  94:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
  95:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
  96:Core/Src/main.c **** }
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** // FUNCTION TO ADD RANDOM NOISE
  99:Core/Src/main.c **** uint32_t addRandomNoise(uint32_t value) {
 100:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 101:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 102:Core/Src/main.c ****     if (result < 0) result = 0;
 103:Core/Src/main.c ****     if (result > 4095) result = 4095;
 104:Core/Src/main.c ****     return (uint32_t)result;
 105:Core/Src/main.c **** }
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /* USER CODE END 0 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /**
 110:Core/Src/main.c ****   * @brief  The application entry point.
 111:Core/Src/main.c ****   * @retval int
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c **** int main(void)
 114:Core/Src/main.c **** {
 115:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 121:Core/Src/main.c ****   HAL_Init();
 122:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 27


 123:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE END Init */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* Configure the system clock */
 128:Core/Src/main.c ****   SystemClock_Config();
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE END SysInit */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Initialize all configured peripherals */
 135:Core/Src/main.c ****   MX_GPIO_Init();
 136:Core/Src/main.c ****   MX_DMA_Init();
 137:Core/Src/main.c ****   MX_ADC1_Init();
 138:Core/Src/main.c ****   MX_USART2_UART_Init();
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 141:Core/Src/main.c ****   /* Initialize LEDs */
 142:Core/Src/main.c ****   BSP_LED_Init(LED_GREEN);
 143:Core/Src/main.c ****   /* USER CODE END 2 */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Infinite loop */
 146:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 147:Core/Src/main.c **** while (1)
 148:Core/Src/main.c **** {
 149:Core/Src/main.c ****     // --- READ BUTTON AND DETECT FALLING EDGE ---
 150:Core/Src/main.c ****     static uint8_t buttonPrevState = GPIO_PIN_SET; // initially not pressed
 151:Core/Src/main.c ****     uint8_t buttonState = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin);
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     if(buttonPrevState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET) // CHECK IF BUTTON WAS JUS
 154:Core/Src/main.c ****     {
 155:Core/Src/main.c ****         if(currentState == STATE_WAIT_REQUEST)
 156:Core/Src/main.c ****             currentState = STATE_LISTENING;
 157:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 158:Core/Src/main.c ****             currentState = STATE_PAUSE;
 159:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 160:Core/Src/main.c ****             currentState = STATE_LISTENING;
 161:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 162:Core/Src/main.c ****             currentState = STATE_WAIT_REQUEST;
 163:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
 164:Core/Src/main.c ****             NVIC_SystemReset(); // RESET MCU IN CASE OF ERROR
 165:Core/Src/main.c ****     }
 166:Core/Src/main.c ****     buttonPrevState = buttonState; // UPDATE BUTTON STATE
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****     // --- STATE MACHINE HANDLER ---
 169:Core/Src/main.c ****     switch(currentState)
 170:Core/Src/main.c ****     {
 171:Core/Src/main.c ****         case STATE_INIT:
 172:Core/Src/main.c ****             currentState = STATE_WAIT_REQUEST;  // IMMEDIATELY TRANSITION TO WAIT_REQUEST
 173:Core/Src/main.c ****             break;
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****         case STATE_WAIT_REQUEST:
 176:Core/Src/main.c ****             BSP_LED_Off(LED_GREEN); // LED OFF
 177:Core/Src/main.c ****             HAL_Delay(100);
 178:Core/Src/main.c ****             break;
 179:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 28


 180:Core/Src/main.c ****         case STATE_LISTENING:
 181:Core/Src/main.c ****        {
 182:Core/Src/main.c ****     BSP_LED_On(LED_GREEN); // LED ON
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****     //START ADC CONVERSION
 185:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 186:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 187:Core/Src/main.c ****     uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 188:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     uint32_t maValue = computeMovingAverage(rawValue);
 191:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 192:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 193:Core/Src/main.c ****     uint32_t raw_mv   = (rawValue   * 3300) / 4095;
 194:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 195:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****     char msg[100];
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****     // SEND RAW VALUE OVER UART
 200:Core/Src/main.c ****     sprintf(msg, "Mode=RAW | ADC=%lu -> %lu mV\r\n", rawValue, raw_mv);
 201:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****     // SEND MOVING AVERAGE VALUE OVER UART
 204:Core/Src/main.c ****     sprintf(msg, "Mode=MA | ADC=%lu -> %lu mV\r\n", maValue, ma_mv);
 205:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****     // SEND NOISE VALUE OVER UART
 208:Core/Src/main.c ****     sprintf(msg, "Mode=NOISE | ADC=%lu -> %lu mV\r\n", noiseValue, noise_mv);
 209:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****     // CHECK THRESHOLDS
 212:Core/Src/main.c ****     static uint32_t highStart = 0;
 213:Core/Src/main.c ****     if(rawValue > POT_THRESHOLDERROR)
 214:Core/Src/main.c ****     {
 215:Core/Src/main.c ****         currentState = STATE_ERROR; // TRANSITION TO ERROR
 216:Core/Src/main.c ****     }
 217:Core/Src/main.c ****     else if(rawValue > POT_THRESHOLD)
 218:Core/Src/main.c ****     {
 219:Core/Src/main.c ****         if(highStart == 0) highStart = HAL_GetTick();
 220:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 221:Core/Src/main.c ****         {
 222:Core/Src/main.c ****             currentState = STATE_WARNING;  // TRANSITION TO WARNING
 223:Core/Src/main.c ****             highStart = 0;
 224:Core/Src/main.c ****         }
 225:Core/Src/main.c ****     }
 226:Core/Src/main.c ****     else highStart = 0;
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****     HAL_Delay(100);
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** break;
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****         case STATE_PAUSE:
 233:Core/Src/main.c ****             BSP_LED_Toggle(LED_GREEN); // LED BLINKING
 234:Core/Src/main.c ****             HAL_Delay(500); // 50% duty
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****             break;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 29


 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****         case STATE_WARNING:
 239:Core/Src/main.c ****             BSP_LED_Off(LED_GREEN); //LED OFF
 240:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 241:Core/Src/main.c ****             HAL_Delay(200);
 242:Core/Src/main.c ****             break;
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****         case STATE_ERROR:
 245:Core/Src/main.c ****             BSP_LED_Toggle(LED_GREEN);
 246:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 247:Core/Src/main.c ****             HAL_Delay(200);
 248:Core/Src/main.c ****             break;
 249:Core/Src/main.c ****     }
 250:Core/Src/main.c **** }
 251:Core/Src/main.c ****   /* USER CODE END WHILE */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 254:Core/Src/main.c ****   /* USER CODE END 3 */
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /* ------------------------ STM32 GENERATED FUNCTIONS ------------------------ */
 258:Core/Src/main.c **** /**
 259:Core/Src/main.c ****   * @brief System Clock Configuration
 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c **** void SystemClock_Config(void)
 263:Core/Src/main.c **** {
 264:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 265:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 270:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 271:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 277:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 278:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 279:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 280:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 281:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 284:Core/Src/main.c ****   {
 285:Core/Src/main.c ****     Error_Handler();
 286:Core/Src/main.c ****   }
 287:Core/Src/main.c **** }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /**
 290:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 291:Core/Src/main.c ****   * @retval None
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c **** static void MX_ADC1_Init(void)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 30


 294:Core/Src/main.c **** {
 295:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   hadc1.Instance = ADC1;
 298:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 299:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 300:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 301:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 302:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 303:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 304:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 305:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 306:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 307:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 308:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 309:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 310:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 311:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 312:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 313:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 314:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 322:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 323:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c **** }
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /**
 330:Core/Src/main.c ****   * @brief USART2 Initialization Function
 331:Core/Src/main.c ****   * @retval None
 332:Core/Src/main.c ****   */
 333:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 334:Core/Src/main.c **** {
 335:Core/Src/main.c ****   huart2.Instance = USART2;
 336:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 337:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 338:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 339:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 340:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 341:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 342:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 343:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 344:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 345:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 348:Core/Src/main.c ****   {
 349:Core/Src/main.c ****     Error_Handler();
 350:Core/Src/main.c ****   }
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 31


 351:Core/Src/main.c **** }
 352:Core/Src/main.c **** 
 353:Core/Src/main.c **** /**
 354:Core/Src/main.c ****   * Enable DMA controller clock
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c **** static void MX_DMA_Init(void)
 357:Core/Src/main.c **** {
 358:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 359:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 360:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 361:Core/Src/main.c **** }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** /**
 364:Core/Src/main.c ****   * @brief GPIO Initialization Function
 365:Core/Src/main.c ****   * @retval None
 366:Core/Src/main.c ****   */
 367:Core/Src/main.c **** static void MX_GPIO_Init(void)
 368:Core/Src/main.c **** {
  94              		.loc 1 368 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  99              		.cfi_def_cfa_offset 20
 100              		.cfi_offset 4, -20
 101              		.cfi_offset 5, -16
 102              		.cfi_offset 6, -12
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 89B0     		sub	sp, sp, #36
 106              		.cfi_def_cfa_offset 56
 369:Core/Src/main.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 107              		.loc 1 369 5 view .LVU13
 108              	.LBB12:
 109              		.loc 1 369 5 view .LVU14
 110              		.loc 1 369 5 view .LVU15
 111 0004 184C     		ldr	r4, .L6
 112 0006 636B     		ldr	r3, [r4, #52]
 113 0008 2027     		movs	r7, #32
 114 000a 3B43     		orrs	r3, r7
 115 000c 6363     		str	r3, [r4, #52]
 116              		.loc 1 369 5 view .LVU16
 117 000e 636B     		ldr	r3, [r4, #52]
 118 0010 3B40     		ands	r3, r7
 119 0012 0093     		str	r3, [sp]
 120              		.loc 1 369 5 view .LVU17
 121 0014 009B     		ldr	r3, [sp]
 122              	.LBE12:
 123              		.loc 1 369 5 view .LVU18
 370:Core/Src/main.c ****      GPIO_InitTypeDef GPIO_InitStruct = {0};
 124              		.loc 1 370 6 view .LVU19
 125              		.loc 1 370 23 is_stmt 0 view .LVU20
 126 0016 03AD     		add	r5, sp, #12
 127 0018 1422     		movs	r2, #20
 128 001a 0021     		movs	r1, #0
 129 001c 2800     		movs	r0, r5
 130 001e FFF7FEFF 		bl	memset
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 32


 131              	.LVL0:
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****     // ACTIVE clock GPIO
 373:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 132              		.loc 1 373 5 is_stmt 1 view .LVU21
 133              	.LBB13:
 134              		.loc 1 373 5 view .LVU22
 135              		.loc 1 373 5 view .LVU23
 136 0022 626B     		ldr	r2, [r4, #52]
 137 0024 0423     		movs	r3, #4
 138 0026 1A43     		orrs	r2, r3
 139 0028 6263     		str	r2, [r4, #52]
 140              		.loc 1 373 5 view .LVU24
 141 002a 626B     		ldr	r2, [r4, #52]
 142 002c 1340     		ands	r3, r2
 143 002e 0193     		str	r3, [sp, #4]
 144              		.loc 1 373 5 view .LVU25
 145 0030 019B     		ldr	r3, [sp, #4]
 146              	.LBE13:
 147              		.loc 1 373 5 view .LVU26
 374:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 374 5 view .LVU27
 149              	.LBB14:
 150              		.loc 1 374 5 view .LVU28
 151              		.loc 1 374 5 view .LVU29
 152 0032 636B     		ldr	r3, [r4, #52]
 153 0034 0126     		movs	r6, #1
 154 0036 3343     		orrs	r3, r6
 155 0038 6363     		str	r3, [r4, #52]
 156              		.loc 1 374 5 view .LVU30
 157 003a 636B     		ldr	r3, [r4, #52]
 158 003c 3340     		ands	r3, r6
 159 003e 0293     		str	r3, [sp, #8]
 160              		.loc 1 374 5 view .LVU31
 161 0040 029B     		ldr	r3, [sp, #8]
 162              	.LBE14:
 163              		.loc 1 374 5 view .LVU32
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****     // Configure USER BUTTON (PC13) as input
 377:Core/Src/main.c ****     GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 164              		.loc 1 377 5 view .LVU33
 165              		.loc 1 377 25 is_stmt 0 view .LVU34
 166 0042 8023     		movs	r3, #128
 167 0044 9B01     		lsls	r3, r3, #6
 168 0046 0393     		str	r3, [sp, #12]
 378:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169              		.loc 1 378 5 is_stmt 1 view .LVU35
 379:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 379 5 view .LVU36
 380:Core/Src/main.c ****     HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 380 5 view .LVU37
 172 0048 2900     		movs	r1, r5
 173 004a 0848     		ldr	r0, .L6+4
 174 004c FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL1:
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****     // Configure LED (PA5) as output
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 33


 383:Core/Src/main.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 176              		.loc 1 383 5 view .LVU38
 177              		.loc 1 383 25 is_stmt 0 view .LVU39
 178 0050 0397     		str	r7, [sp, #12]
 384:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 179              		.loc 1 384 5 is_stmt 1 view .LVU40
 180              		.loc 1 384 26 is_stmt 0 view .LVU41
 181 0052 0496     		str	r6, [sp, #16]
 385:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 385 5 is_stmt 1 view .LVU42
 183              		.loc 1 385 26 is_stmt 0 view .LVU43
 184 0054 0023     		movs	r3, #0
 185 0056 0593     		str	r3, [sp, #20]
 386:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186              		.loc 1 386 5 is_stmt 1 view .LVU44
 187              		.loc 1 386 27 is_stmt 0 view .LVU45
 188 0058 0693     		str	r3, [sp, #24]
 387:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 387 5 is_stmt 1 view .LVU46
 190 005a A020     		movs	r0, #160
 191 005c 2900     		movs	r1, r5
 192 005e C005     		lsls	r0, r0, #23
 193 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL2:
 388:Core/Src/main.c **** }
 195              		.loc 1 388 1 is_stmt 0 view .LVU47
 196 0064 09B0     		add	sp, sp, #36
 197              		@ sp needed
 198 0066 F0BD     		pop	{r4, r5, r6, r7, pc}
 199              	.L7:
 200              		.align	2
 201              	.L6:
 202 0068 00100240 		.word	1073876992
 203 006c 00080050 		.word	1342179328
 204              		.cfi_endproc
 205              	.LFE352:
 207              		.section	.text.MX_DMA_Init,"ax",%progbits
 208              		.align	1
 209              		.syntax unified
 210              		.code	16
 211              		.thumb_func
 213              	MX_DMA_Init:
 214              	.LFB351:
 357:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 215              		.loc 1 357 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 00B5     		push	{lr}
 220              		.cfi_def_cfa_offset 4
 221              		.cfi_offset 14, -4
 222 0002 83B0     		sub	sp, sp, #12
 223              		.cfi_def_cfa_offset 16
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 224              		.loc 1 358 3 view .LVU49
 225              	.LBB15:
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 34


 226              		.loc 1 358 3 view .LVU50
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 227              		.loc 1 358 3 view .LVU51
 228 0004 094A     		ldr	r2, .L9
 229 0006 916B     		ldr	r1, [r2, #56]
 230 0008 0123     		movs	r3, #1
 231 000a 1943     		orrs	r1, r3
 232 000c 9163     		str	r1, [r2, #56]
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 233              		.loc 1 358 3 view .LVU52
 234 000e 926B     		ldr	r2, [r2, #56]
 235 0010 1340     		ands	r3, r2
 236 0012 0193     		str	r3, [sp, #4]
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 237              		.loc 1 358 3 view .LVU53
 238 0014 019B     		ldr	r3, [sp, #4]
 239              	.LBE15:
 358:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 240              		.loc 1 358 3 view .LVU54
 359:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 241              		.loc 1 359 3 view .LVU55
 242 0016 0022     		movs	r2, #0
 243 0018 0021     		movs	r1, #0
 244 001a 0920     		movs	r0, #9
 245 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246              	.LVL3:
 360:Core/Src/main.c **** }
 247              		.loc 1 360 3 view .LVU56
 248 0020 0920     		movs	r0, #9
 249 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 250              	.LVL4:
 361:Core/Src/main.c **** 
 251              		.loc 1 361 1 is_stmt 0 view .LVU57
 252 0026 03B0     		add	sp, sp, #12
 253              		@ sp needed
 254 0028 00BD     		pop	{pc}
 255              	.L10:
 256 002a C046     		.align	2
 257              	.L9:
 258 002c 00100240 		.word	1073876992
 259              		.cfi_endproc
 260              	.LFE351:
 262              		.section	.text.computeMovingAverage,"ax",%progbits
 263              		.align	1
 264              		.global	computeMovingAverage
 265              		.syntax unified
 266              		.code	16
 267              		.thumb_func
 269              	computeMovingAverage:
 270              	.LVL5:
 271              	.LFB345:
  89:Core/Src/main.c ****     static uint64_t sum = 0;
 272              		.loc 1 89 51 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 8
 275              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/main.c ****     static uint64_t sum = 0;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 35


 276              		.loc 1 89 51 is_stmt 0 view .LVU59
 277 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 278              		.cfi_def_cfa_offset 20
 279              		.cfi_offset 4, -20
 280              		.cfi_offset 5, -16
 281              		.cfi_offset 6, -12
 282              		.cfi_offset 7, -8
 283              		.cfi_offset 14, -4
 284 0002 C646     		mov	lr, r8
 285 0004 00B5     		push	{lr}
 286              		.cfi_def_cfa_offset 24
 287              		.cfi_offset 8, -24
 288 0006 82B0     		sub	sp, sp, #8
 289              		.cfi_def_cfa_offset 32
 290 0008 0190     		str	r0, [sp, #4]
  90:Core/Src/main.c ****     sum -= adcBuffer[bufferIndex];     // SUBTRACT THE OLD VALUE FROM SUM
 291              		.loc 1 90 5 is_stmt 1 view .LVU60
  91:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 292              		.loc 1 91 5 view .LVU61
  91:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 293              		.loc 1 91 21 is_stmt 0 view .LVU62
 294 000a 134F     		ldr	r7, .L12
 295 000c 3888     		ldrh	r0, [r7]
 296              	.LVL6:
  91:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 297              		.loc 1 91 21 view .LVU63
 298 000e 134E     		ldr	r6, .L12+4
 299 0010 8200     		lsls	r2, r0, #2
 300 0012 9046     		mov	r8, r2
 301 0014 B258     		ldr	r2, [r6, r2]
 302 0016 0023     		movs	r3, #0
  91:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 303              		.loc 1 91 9 view .LVU64
 304 0018 1149     		ldr	r1, .L12+8
 305 001a 0C68     		ldr	r4, [r1]
 306 001c 4D68     		ldr	r5, [r1, #4]
 307 001e A41A     		subs	r4, r4, r2
 308 0020 9D41     		sbcs	r5, r5, r3
 309 0022 0C60     		str	r4, [r1]
 310 0024 4D60     		str	r5, [r1, #4]
  92:Core/Src/main.c ****     sum += newSample;
 311              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/main.c ****     sum += newSample;
 312              		.loc 1 92 28 is_stmt 0 view .LVU66
 313 0026 4246     		mov	r2, r8
 314 0028 019B     		ldr	r3, [sp, #4]
 315 002a 9351     		str	r3, [r2, r6]
  93:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
 316              		.loc 1 93 5 is_stmt 1 view .LVU67
  93:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
 317              		.loc 1 93 9 is_stmt 0 view .LVU68
 318 002c 019A     		ldr	r2, [sp, #4]
 319 002e 0023     		movs	r3, #0
 320 0030 A418     		adds	r4, r4, r2
 321 0032 5D41     		adcs	r5, r5, r3
 322 0034 0C60     		str	r4, [r1]
 323 0036 4D60     		str	r5, [r1, #4]
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 36


  94:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 324              		.loc 1 94 5 is_stmt 1 view .LVU69
  94:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 325              		.loc 1 94 32 is_stmt 0 view .LVU70
 326 0038 0130     		adds	r0, r0, #1
  94:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 327              		.loc 1 94 37 view .LVU71
 328 003a 9621     		movs	r1, #150
 329 003c FFF7FEFF 		bl	__aeabi_idivmod
 330              	.LVL7:
  94:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 331              		.loc 1 94 17 view .LVU72
 332 0040 3980     		strh	r1, [r7]
  95:Core/Src/main.c **** }
 333              		.loc 1 95 5 is_stmt 1 view .LVU73
  95:Core/Src/main.c **** }
 334              		.loc 1 95 27 is_stmt 0 view .LVU74
 335 0042 9622     		movs	r2, #150
 336 0044 0023     		movs	r3, #0
 337 0046 2000     		movs	r0, r4
 338 0048 2900     		movs	r1, r5
 339 004a FFF7FEFF 		bl	__aeabi_uldivmod
 340              	.LVL8:
  96:Core/Src/main.c **** 
 341              		.loc 1 96 1 view .LVU75
 342 004e 02B0     		add	sp, sp, #8
 343              		@ sp needed
 344 0050 80BC     		pop	{r7}
 345 0052 B846     		mov	r8, r7
 346 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 347              	.L13:
 348 0056 C046     		.align	2
 349              	.L12:
 350 0058 00000000 		.word	bufferIndex
 351 005c 00000000 		.word	adcBuffer
 352 0060 00000000 		.word	sum.2
 353              		.cfi_endproc
 354              	.LFE345:
 356              		.section	.text.addRandomNoise,"ax",%progbits
 357              		.align	1
 358              		.global	addRandomNoise
 359              		.syntax unified
 360              		.code	16
 361              		.thumb_func
 363              	addRandomNoise:
 364              	.LVL9:
 365              	.LFB346:
  99:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 366              		.loc 1 99 41 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
  99:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 370              		.loc 1 99 41 is_stmt 0 view .LVU77
 371 0000 10B5     		push	{r4, lr}
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 4, -8
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 37


 374              		.cfi_offset 14, -4
 375 0002 0400     		movs	r4, r0
 100:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 376              		.loc 1 100 5 is_stmt 1 view .LVU78
 100:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 377              		.loc 1 100 22 is_stmt 0 view .LVU79
 378 0004 FFF7FEFF 		bl	rand
 379              	.LVL10:
 100:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 380              		.loc 1 100 28 discriminator 1 view .LVU80
 381 0008 2821     		movs	r1, #40
 382 000a FFF7FEFF 		bl	__aeabi_idivmod
 383              	.LVL11:
 100:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 384              		.loc 1 100 13 discriminator 1 view .LVU81
 385 000e FA31     		adds	r1, r1, #250
 386              	.LVL12:
 101:Core/Src/main.c ****     if (result < 0) result = 0;
 387              		.loc 1 101 5 is_stmt 1 view .LVU82
 102:Core/Src/main.c ****     if (result > 4095) result = 4095;
 388              		.loc 1 102 5 view .LVU83
 102:Core/Src/main.c ****     if (result > 4095) result = 4095;
 389              		.loc 1 102 8 is_stmt 0 view .LVU84
 390 0010 6018     		adds	r0, r4, r1
 391 0012 05D4     		bmi	.L16
 392              	.LVL13:
 103:Core/Src/main.c ****     return (uint32_t)result;
 393              		.loc 1 103 5 is_stmt 1 view .LVU85
 103:Core/Src/main.c ****     return (uint32_t)result;
 394              		.loc 1 103 8 is_stmt 0 view .LVU86
 395 0014 8023     		movs	r3, #128
 396 0016 5B01     		lsls	r3, r3, #5
 397 0018 9842     		cmp	r0, r3
 398 001a 02DB     		blt	.L15
 103:Core/Src/main.c ****     return (uint32_t)result;
 399              		.loc 1 103 31 discriminator 1 view .LVU87
 400 001c 0148     		ldr	r0, .L18
 401              	.LVL14:
 103:Core/Src/main.c ****     return (uint32_t)result;
 402              		.loc 1 103 31 discriminator 1 view .LVU88
 403 001e 00E0     		b	.L15
 404              	.LVL15:
 405              	.L16:
 102:Core/Src/main.c ****     if (result > 4095) result = 4095;
 406              		.loc 1 102 28 discriminator 1 view .LVU89
 407 0020 0020     		movs	r0, #0
 408              	.LVL16:
 409              	.L15:
 104:Core/Src/main.c **** }
 410              		.loc 1 104 5 is_stmt 1 view .LVU90
 105:Core/Src/main.c **** 
 411              		.loc 1 105 1 is_stmt 0 view .LVU91
 412              		@ sp needed
 413              	.LVL17:
 105:Core/Src/main.c **** 
 414              		.loc 1 105 1 view .LVU92
 415 0022 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 38


 416              	.L19:
 417              		.align	2
 418              	.L18:
 419 0024 FF0F0000 		.word	4095
 420              		.cfi_endproc
 421              	.LFE346:
 423              		.section	.text.Error_Handler,"ax",%progbits
 424              		.align	1
 425              		.global	Error_Handler
 426              		.syntax unified
 427              		.code	16
 428              		.thumb_func
 430              	Error_Handler:
 431              	.LFB353:
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** /**
 391:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 392:Core/Src/main.c ****   * @retval None
 393:Core/Src/main.c ****   */
 394:Core/Src/main.c **** void Error_Handler(void)
 395:Core/Src/main.c **** {
 432              		.loc 1 395 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ Volatile: function does not return.
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		@ link register save eliminated.
 396:Core/Src/main.c ****   __disable_irq();
 438              		.loc 1 396 3 view .LVU94
 439              	.LBB16:
 440              	.LBI16:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 39


 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 40


 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 41


 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 42


 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 43


 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 44


 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 45


 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 46


 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 47


 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 48


 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 49


 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 50


 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 441              		.loc 3 960 27 view .LVU95
 442              	.LBB17:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 443              		.loc 3 962 3 view .LVU96
 444              		.syntax divided
 445              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 446 0000 72B6     		cpsid i
 447              	@ 0 "" 2
 448              		.thumb
 449              		.syntax unified
 450              	.L21:
 451              	.LBE17:
 452              	.LBE16:
 397:Core/Src/main.c ****   while (1) {}
 453              		.loc 1 397 3 view .LVU97
 454              		.loc 1 397 14 view .LVU98
 455              		.loc 1 397 9 view .LVU99
 456 0002 FEE7     		b	.L21
 457              		.cfi_endproc
 458              	.LFE353:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 51


 460              		.section	.text.MX_ADC1_Init,"ax",%progbits
 461              		.align	1
 462              		.syntax unified
 463              		.code	16
 464              		.thumb_func
 466              	MX_ADC1_Init:
 467              	.LFB349:
 294:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 468              		.loc 1 294 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 16
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472 0000 00B5     		push	{lr}
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 14, -4
 475 0002 85B0     		sub	sp, sp, #20
 476              		.cfi_def_cfa_offset 24
 295:Core/Src/main.c **** 
 477              		.loc 1 295 3 view .LVU101
 295:Core/Src/main.c **** 
 478              		.loc 1 295 26 is_stmt 0 view .LVU102
 479 0004 0C22     		movs	r2, #12
 480 0006 0021     		movs	r1, #0
 481 0008 01A8     		add	r0, sp, #4
 482 000a FFF7FEFF 		bl	memset
 483              	.LVL18:
 297:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 484              		.loc 1 297 3 is_stmt 1 view .LVU103
 297:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 485              		.loc 1 297 18 is_stmt 0 view .LVU104
 486 000e 1948     		ldr	r0, .L27
 487 0010 194B     		ldr	r3, .L27+4
 488 0012 0360     		str	r3, [r0]
 298:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 489              		.loc 1 298 3 is_stmt 1 view .LVU105
 298:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 490              		.loc 1 298 29 is_stmt 0 view .LVU106
 491 0014 8023     		movs	r3, #128
 492 0016 DB05     		lsls	r3, r3, #23
 493 0018 4360     		str	r3, [r0, #4]
 299:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 494              		.loc 1 299 3 is_stmt 1 view .LVU107
 299:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 495              		.loc 1 299 25 is_stmt 0 view .LVU108
 496 001a 0023     		movs	r3, #0
 497 001c 8360     		str	r3, [r0, #8]
 300:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 498              		.loc 1 300 3 is_stmt 1 view .LVU109
 300:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 499              		.loc 1 300 24 is_stmt 0 view .LVU110
 500 001e C360     		str	r3, [r0, #12]
 301:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 501              		.loc 1 301 3 is_stmt 1 view .LVU111
 301:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 502              		.loc 1 301 27 is_stmt 0 view .LVU112
 503 0020 8022     		movs	r2, #128
 504 0022 1206     		lsls	r2, r2, #24
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 52


 505 0024 0261     		str	r2, [r0, #16]
 302:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 506              		.loc 1 302 3 is_stmt 1 view .LVU113
 302:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 507              		.loc 1 302 27 is_stmt 0 view .LVU114
 508 0026 0422     		movs	r2, #4
 509 0028 4261     		str	r2, [r0, #20]
 303:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 510              		.loc 1 303 3 is_stmt 1 view .LVU115
 303:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 511              		.loc 1 303 31 is_stmt 0 view .LVU116
 512 002a 0376     		strb	r3, [r0, #24]
 304:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 513              		.loc 1 304 3 is_stmt 1 view .LVU117
 304:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 514              		.loc 1 304 35 is_stmt 0 view .LVU118
 515 002c 4376     		strb	r3, [r0, #25]
 305:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 516              		.loc 1 305 3 is_stmt 1 view .LVU119
 305:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 517              		.loc 1 305 33 is_stmt 0 view .LVU120
 518 002e 8376     		strb	r3, [r0, #26]
 306:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 519              		.loc 1 306 3 is_stmt 1 view .LVU121
 306:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 520              		.loc 1 306 30 is_stmt 0 view .LVU122
 521 0030 033A     		subs	r2, r2, #3
 522 0032 C261     		str	r2, [r0, #28]
 307:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 523              		.loc 1 307 3 is_stmt 1 view .LVU123
 307:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 524              		.loc 1 307 36 is_stmt 0 view .LVU124
 525 0034 1F32     		adds	r2, r2, #31
 526 0036 8354     		strb	r3, [r0, r2]
 308:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 527              		.loc 1 308 3 is_stmt 1 view .LVU125
 308:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 528              		.loc 1 308 31 is_stmt 0 view .LVU126
 529 0038 4362     		str	r3, [r0, #36]
 309:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 530              		.loc 1 309 3 is_stmt 1 view .LVU127
 309:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 531              		.loc 1 309 35 is_stmt 0 view .LVU128
 532 003a 8362     		str	r3, [r0, #40]
 310:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 533              		.loc 1 310 3 is_stmt 1 view .LVU129
 310:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 534              		.loc 1 310 36 is_stmt 0 view .LVU130
 535 003c 0C32     		adds	r2, r2, #12
 536 003e 8354     		strb	r3, [r0, r2]
 311:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 537              		.loc 1 311 3 is_stmt 1 view .LVU131
 311:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 538              		.loc 1 311 22 is_stmt 0 view .LVU132
 539 0040 0363     		str	r3, [r0, #48]
 312:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 540              		.loc 1 312 3 is_stmt 1 view .LVU133
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 53


 312:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 541              		.loc 1 312 34 is_stmt 0 view .LVU134
 542 0042 4363     		str	r3, [r0, #52]
 313:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 543              		.loc 1 313 3 is_stmt 1 view .LVU135
 313:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 544              		.loc 1 313 31 is_stmt 0 view .LVU136
 545 0044 1032     		adds	r2, r2, #16
 546 0046 8354     		strb	r3, [r0, r2]
 314:Core/Src/main.c **** 
 547              		.loc 1 314 3 is_stmt 1 view .LVU137
 314:Core/Src/main.c **** 
 548              		.loc 1 314 35 is_stmt 0 view .LVU138
 549 0048 C364     		str	r3, [r0, #76]
 316:Core/Src/main.c ****   {
 550              		.loc 1 316 3 is_stmt 1 view .LVU139
 316:Core/Src/main.c ****   {
 551              		.loc 1 316 7 is_stmt 0 view .LVU140
 552 004a FFF7FEFF 		bl	HAL_ADC_Init
 553              	.LVL19:
 316:Core/Src/main.c ****   {
 554              		.loc 1 316 6 discriminator 1 view .LVU141
 555 004e 0028     		cmp	r0, #0
 556 0050 0BD1     		bne	.L25
 321:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 557              		.loc 1 321 3 is_stmt 1 view .LVU142
 321:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 558              		.loc 1 321 19 is_stmt 0 view .LVU143
 559 0052 01A9     		add	r1, sp, #4
 560 0054 094B     		ldr	r3, .L27+8
 561 0056 0193     		str	r3, [sp, #4]
 322:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 562              		.loc 1 322 3 is_stmt 1 view .LVU144
 322:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 563              		.loc 1 322 16 is_stmt 0 view .LVU145
 564 0058 0123     		movs	r3, #1
 565 005a 4B60     		str	r3, [r1, #4]
 323:Core/Src/main.c ****   {
 566              		.loc 1 323 3 is_stmt 1 view .LVU146
 323:Core/Src/main.c ****   {
 567              		.loc 1 323 7 is_stmt 0 view .LVU147
 568 005c 0548     		ldr	r0, .L27
 569 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 570              	.LVL20:
 323:Core/Src/main.c ****   {
 571              		.loc 1 323 6 discriminator 1 view .LVU148
 572 0062 0028     		cmp	r0, #0
 573 0064 03D1     		bne	.L26
 327:Core/Src/main.c **** 
 574              		.loc 1 327 1 view .LVU149
 575 0066 05B0     		add	sp, sp, #20
 576              		@ sp needed
 577 0068 00BD     		pop	{pc}
 578              	.L25:
 318:Core/Src/main.c ****   }
 579              		.loc 1 318 5 is_stmt 1 view .LVU150
 580 006a FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 54


 581              	.LVL21:
 582              	.L26:
 325:Core/Src/main.c ****   }
 583              		.loc 1 325 5 view .LVU151
 584 006e FFF7FEFF 		bl	Error_Handler
 585              	.LVL22:
 586              	.L28:
 587 0072 C046     		.align	2
 588              	.L27:
 589 0074 00000000 		.word	hadc1
 590 0078 00240140 		.word	1073816576
 591 007c 10000010 		.word	268435472
 592              		.cfi_endproc
 593              	.LFE349:
 595              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 596              		.align	1
 597              		.syntax unified
 598              		.code	16
 599              		.thumb_func
 601              	MX_USART2_UART_Init:
 602              	.LFB350:
 334:Core/Src/main.c ****   huart2.Instance = USART2;
 603              		.loc 1 334 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607 0000 10B5     		push	{r4, lr}
 608              		.cfi_def_cfa_offset 8
 609              		.cfi_offset 4, -8
 610              		.cfi_offset 14, -4
 335:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 611              		.loc 1 335 3 view .LVU153
 335:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 612              		.loc 1 335 19 is_stmt 0 view .LVU154
 613 0002 0C48     		ldr	r0, .L32
 614 0004 0C4B     		ldr	r3, .L32+4
 615 0006 0360     		str	r3, [r0]
 336:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 616              		.loc 1 336 3 is_stmt 1 view .LVU155
 336:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 617              		.loc 1 336 24 is_stmt 0 view .LVU156
 618 0008 E123     		movs	r3, #225
 619 000a 5B02     		lsls	r3, r3, #9
 620 000c 4360     		str	r3, [r0, #4]
 337:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 621              		.loc 1 337 3 is_stmt 1 view .LVU157
 337:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 622              		.loc 1 337 26 is_stmt 0 view .LVU158
 623 000e 0023     		movs	r3, #0
 624 0010 8360     		str	r3, [r0, #8]
 338:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 625              		.loc 1 338 3 is_stmt 1 view .LVU159
 338:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 626              		.loc 1 338 24 is_stmt 0 view .LVU160
 627 0012 C360     		str	r3, [r0, #12]
 339:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 628              		.loc 1 339 3 is_stmt 1 view .LVU161
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 55


 339:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 629              		.loc 1 339 22 is_stmt 0 view .LVU162
 630 0014 0361     		str	r3, [r0, #16]
 340:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 631              		.loc 1 340 3 is_stmt 1 view .LVU163
 340:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 632              		.loc 1 340 20 is_stmt 0 view .LVU164
 633 0016 0C22     		movs	r2, #12
 634 0018 4261     		str	r2, [r0, #20]
 341:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 635              		.loc 1 341 3 is_stmt 1 view .LVU165
 341:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 636              		.loc 1 341 25 is_stmt 0 view .LVU166
 637 001a 8361     		str	r3, [r0, #24]
 342:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 638              		.loc 1 342 3 is_stmt 1 view .LVU167
 342:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 639              		.loc 1 342 28 is_stmt 0 view .LVU168
 640 001c C361     		str	r3, [r0, #28]
 343:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 641              		.loc 1 343 3 is_stmt 1 view .LVU169
 343:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 642              		.loc 1 343 30 is_stmt 0 view .LVU170
 643 001e 0362     		str	r3, [r0, #32]
 344:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 644              		.loc 1 344 3 is_stmt 1 view .LVU171
 344:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 645              		.loc 1 344 30 is_stmt 0 view .LVU172
 646 0020 4362     		str	r3, [r0, #36]
 345:Core/Src/main.c **** 
 647              		.loc 1 345 3 is_stmt 1 view .LVU173
 345:Core/Src/main.c **** 
 648              		.loc 1 345 38 is_stmt 0 view .LVU174
 649 0022 8362     		str	r3, [r0, #40]
 347:Core/Src/main.c ****   {
 650              		.loc 1 347 3 is_stmt 1 view .LVU175
 347:Core/Src/main.c ****   {
 651              		.loc 1 347 7 is_stmt 0 view .LVU176
 652 0024 FFF7FEFF 		bl	HAL_UART_Init
 653              	.LVL23:
 347:Core/Src/main.c ****   {
 654              		.loc 1 347 6 discriminator 1 view .LVU177
 655 0028 0028     		cmp	r0, #0
 656 002a 00D1     		bne	.L31
 351:Core/Src/main.c **** 
 657              		.loc 1 351 1 view .LVU178
 658              		@ sp needed
 659 002c 10BD     		pop	{r4, pc}
 660              	.L31:
 349:Core/Src/main.c ****   }
 661              		.loc 1 349 5 is_stmt 1 view .LVU179
 662 002e FFF7FEFF 		bl	Error_Handler
 663              	.LVL24:
 664              	.L33:
 665 0032 C046     		.align	2
 666              	.L32:
 667 0034 00000000 		.word	huart2
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 56


 668 0038 00440040 		.word	1073759232
 669              		.cfi_endproc
 670              	.LFE350:
 672              		.section	.text.SystemClock_Config,"ax",%progbits
 673              		.align	1
 674              		.global	SystemClock_Config
 675              		.syntax unified
 676              		.code	16
 677              		.thumb_func
 679              	SystemClock_Config:
 680              	.LFB348:
 263:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 681              		.loc 1 263 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 48
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685 0000 10B5     		push	{r4, lr}
 686              		.cfi_def_cfa_offset 8
 687              		.cfi_offset 4, -8
 688              		.cfi_offset 14, -4
 689 0002 8CB0     		sub	sp, sp, #48
 690              		.cfi_def_cfa_offset 56
 264:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 691              		.loc 1 264 3 view .LVU181
 264:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 692              		.loc 1 264 22 is_stmt 0 view .LVU182
 693 0004 05AC     		add	r4, sp, #20
 694 0006 1C22     		movs	r2, #28
 695 0008 0021     		movs	r1, #0
 696 000a 2000     		movs	r0, r4
 697 000c FFF7FEFF 		bl	memset
 698              	.LVL25:
 265:Core/Src/main.c **** 
 699              		.loc 1 265 3 is_stmt 1 view .LVU183
 265:Core/Src/main.c **** 
 700              		.loc 1 265 22 is_stmt 0 view .LVU184
 701 0010 1422     		movs	r2, #20
 702 0012 0021     		movs	r1, #0
 703 0014 6846     		mov	r0, sp
 704 0016 FFF7FEFF 		bl	memset
 705              	.LVL26:
 267:Core/Src/main.c **** 
 706              		.loc 1 267 3 is_stmt 1 view .LVU185
 707 001a 1249     		ldr	r1, .L39
 708 001c 0B68     		ldr	r3, [r1]
 709 001e 0722     		movs	r2, #7
 710 0020 9343     		bics	r3, r2
 711 0022 063A     		subs	r2, r2, #6
 712 0024 1343     		orrs	r3, r2
 713 0026 0B60     		str	r3, [r1]
 269:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 714              		.loc 1 269 3 view .LVU186
 269:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 715              		.loc 1 269 36 is_stmt 0 view .LVU187
 716 0028 0592     		str	r2, [sp, #20]
 270:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 717              		.loc 1 270 3 is_stmt 1 view .LVU188
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 57


 270:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 718              		.loc 1 270 30 is_stmt 0 view .LVU189
 719 002a 8023     		movs	r3, #128
 720 002c 5B02     		lsls	r3, r3, #9
 721 002e 0693     		str	r3, [sp, #24]
 271:Core/Src/main.c ****   {
 722              		.loc 1 271 3 is_stmt 1 view .LVU190
 271:Core/Src/main.c ****   {
 723              		.loc 1 271 7 is_stmt 0 view .LVU191
 724 0030 2000     		movs	r0, r4
 725 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 726              	.LVL27:
 271:Core/Src/main.c ****   {
 727              		.loc 1 271 6 discriminator 1 view .LVU192
 728 0036 0028     		cmp	r0, #0
 729 0038 0FD1     		bne	.L37
 276:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 730              		.loc 1 276 3 is_stmt 1 view .LVU193
 276:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 731              		.loc 1 276 31 is_stmt 0 view .LVU194
 732 003a 6846     		mov	r0, sp
 733 003c 0723     		movs	r3, #7
 734 003e 0093     		str	r3, [sp]
 278:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 735              		.loc 1 278 3 is_stmt 1 view .LVU195
 278:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 736              		.loc 1 278 34 is_stmt 0 view .LVU196
 737 0040 063B     		subs	r3, r3, #6
 738 0042 0193     		str	r3, [sp, #4]
 279:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 739              		.loc 1 279 3 is_stmt 1 view .LVU197
 279:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 740              		.loc 1 279 35 is_stmt 0 view .LVU198
 741 0044 0023     		movs	r3, #0
 742 0046 0293     		str	r3, [sp, #8]
 280:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 743              		.loc 1 280 3 is_stmt 1 view .LVU199
 280:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 744              		.loc 1 280 35 is_stmt 0 view .LVU200
 745 0048 0393     		str	r3, [sp, #12]
 281:Core/Src/main.c **** 
 746              		.loc 1 281 3 is_stmt 1 view .LVU201
 281:Core/Src/main.c **** 
 747              		.loc 1 281 36 is_stmt 0 view .LVU202
 748 004a 0493     		str	r3, [sp, #16]
 283:Core/Src/main.c ****   {
 749              		.loc 1 283 3 is_stmt 1 view .LVU203
 283:Core/Src/main.c ****   {
 750              		.loc 1 283 7 is_stmt 0 view .LVU204
 751 004c 0121     		movs	r1, #1
 752 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 753              	.LVL28:
 283:Core/Src/main.c ****   {
 754              		.loc 1 283 6 discriminator 1 view .LVU205
 755 0052 0028     		cmp	r0, #0
 756 0054 03D1     		bne	.L38
 287:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 58


 757              		.loc 1 287 1 view .LVU206
 758 0056 0CB0     		add	sp, sp, #48
 759              		@ sp needed
 760 0058 10BD     		pop	{r4, pc}
 761              	.L37:
 273:Core/Src/main.c ****   }
 762              		.loc 1 273 5 is_stmt 1 view .LVU207
 763 005a FFF7FEFF 		bl	Error_Handler
 764              	.LVL29:
 765              	.L38:
 285:Core/Src/main.c ****   }
 766              		.loc 1 285 5 view .LVU208
 767 005e FFF7FEFF 		bl	Error_Handler
 768              	.LVL30:
 769              	.L40:
 770 0062 C046     		.align	2
 771              	.L39:
 772 0064 00200240 		.word	1073881088
 773              		.cfi_endproc
 774              	.LFE348:
 776              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 777              		.align	2
 778              	.LC10:
 779 0000 4D6F6465 		.ascii	"Mode=RAW | ADC=%lu -> %lu mV\015\012\000"
 779      3D524157 
 779      207C2041 
 779      44433D25 
 779      6C75202D 
 780 001f 00       		.align	2
 781              	.LC13:
 782 0020 4D6F6465 		.ascii	"Mode=MA | ADC=%lu -> %lu mV\015\012\000"
 782      3D4D4120 
 782      7C204144 
 782      433D256C 
 782      75202D3E 
 783 003e 0000     		.align	2
 784              	.LC15:
 785 0040 4D6F6465 		.ascii	"Mode=NOISE | ADC=%lu -> %lu mV\015\012\000"
 785      3D4E4F49 
 785      5345207C 
 785      20414443 
 785      3D256C75 
 786 0061 000000   		.align	2
 787              	.LC18:
 788 0064 5741524E 		.ascii	"WARNING\015\012\000"
 788      494E470D 
 788      0A00
 789 006e 0000     		.align	2
 790              	.LC20:
 791 0070 4552524F 		.ascii	"ERROR\015\012\000"
 791      520D0A00 
 792              		.section	.text.main,"ax",%progbits
 793              		.align	1
 794              		.global	main
 795              		.syntax unified
 796              		.code	16
 797              		.thumb_func
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 59


 799              	main:
 800              	.LFB347:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 801              		.loc 1 114 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 104
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 806              		.cfi_def_cfa_offset 20
 807              		.cfi_offset 4, -20
 808              		.cfi_offset 5, -16
 809              		.cfi_offset 6, -12
 810              		.cfi_offset 7, -8
 811              		.cfi_offset 14, -4
 812 0002 DE46     		mov	lr, fp
 813 0004 5746     		mov	r7, r10
 814 0006 4E46     		mov	r6, r9
 815 0008 4546     		mov	r5, r8
 816 000a E0B5     		push	{r5, r6, r7, lr}
 817              		.cfi_def_cfa_offset 36
 818              		.cfi_offset 8, -36
 819              		.cfi_offset 9, -32
 820              		.cfi_offset 10, -28
 821              		.cfi_offset 11, -24
 822 000c 9BB0     		sub	sp, sp, #108
 823              		.cfi_def_cfa_offset 144
 121:Core/Src/main.c **** 
 824              		.loc 1 121 3 view .LVU210
 825 000e FFF7FEFF 		bl	HAL_Init
 826              	.LVL31:
 128:Core/Src/main.c **** 
 827              		.loc 1 128 3 view .LVU211
 828 0012 FFF7FEFF 		bl	SystemClock_Config
 829              	.LVL32:
 135:Core/Src/main.c ****   MX_DMA_Init();
 830              		.loc 1 135 3 view .LVU212
 831 0016 FFF7FEFF 		bl	MX_GPIO_Init
 832              	.LVL33:
 136:Core/Src/main.c ****   MX_ADC1_Init();
 833              		.loc 1 136 3 view .LVU213
 834 001a FFF7FEFF 		bl	MX_DMA_Init
 835              	.LVL34:
 137:Core/Src/main.c ****   MX_USART2_UART_Init();
 836              		.loc 1 137 3 view .LVU214
 837 001e FFF7FEFF 		bl	MX_ADC1_Init
 838              	.LVL35:
 138:Core/Src/main.c **** 
 839              		.loc 1 138 3 view .LVU215
 840 0022 FFF7FEFF 		bl	MX_USART2_UART_Init
 841              	.LVL36:
 142:Core/Src/main.c ****   /* USER CODE END 2 */
 842              		.loc 1 142 3 view .LVU216
 843 0026 0020     		movs	r0, #0
 844 0028 FFF7FEFF 		bl	BSP_LED_Init
 845              	.LVL37:
 846 002c 1EE0     		b	.L43
 847              	.LVL38:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 60


 848              	.L63:
 849              	.LBB18:
 153:Core/Src/main.c ****     {
 850              		.loc 1 153 40 is_stmt 0 discriminator 1 view .LVU217
 851 002e 0028     		cmp	r0, #0
 852 0030 25D1     		bne	.L44
 155:Core/Src/main.c ****             currentState = STATE_LISTENING;
 853              		.loc 1 155 9 is_stmt 1 view .LVU218
 155:Core/Src/main.c ****             currentState = STATE_LISTENING;
 854              		.loc 1 155 25 is_stmt 0 view .LVU219
 855 0032 714B     		ldr	r3, .L64
 856 0034 1B78     		ldrb	r3, [r3]
 857 0036 052B     		cmp	r3, #5
 858 0038 21D8     		bhi	.L44
 859 003a 9B00     		lsls	r3, r3, #2
 860 003c 6F4A     		ldr	r2, .L64+4
 861 003e D358     		ldr	r3, [r2, r3]
 862 0040 9F46     		mov	pc, r3
 863              		.section	.rodata.main,"a",%progbits
 864              		.align	2
 865              	.L46:
 866 0000 7E000000 		.word	.L44
 867 0004 42000000 		.word	.L50
 868 0008 4A000000 		.word	.L49
 869 000c 52000000 		.word	.L48
 870 0010 5A000000 		.word	.L47
 871 0014 62000000 		.word	.L45
 872              		.section	.text.main
 873              	.L50:
 156:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 874              		.loc 1 156 13 is_stmt 1 view .LVU220
 156:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 875              		.loc 1 156 26 is_stmt 0 view .LVU221
 876 0042 6D4B     		ldr	r3, .L64
 877 0044 0222     		movs	r2, #2
 878 0046 1A70     		strb	r2, [r3]
 879 0048 19E0     		b	.L44
 880              	.L49:
 158:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 881              		.loc 1 158 13 is_stmt 1 view .LVU222
 158:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 882              		.loc 1 158 26 is_stmt 0 view .LVU223
 883 004a 6B4B     		ldr	r3, .L64
 884 004c 0322     		movs	r2, #3
 885 004e 1A70     		strb	r2, [r3]
 886 0050 15E0     		b	.L44
 887              	.L48:
 160:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 888              		.loc 1 160 13 is_stmt 1 view .LVU224
 160:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 889              		.loc 1 160 26 is_stmt 0 view .LVU225
 890 0052 694B     		ldr	r3, .L64
 891 0054 0222     		movs	r2, #2
 892 0056 1A70     		strb	r2, [r3]
 893 0058 11E0     		b	.L44
 894              	.L47:
 162:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 61


 895              		.loc 1 162 13 is_stmt 1 view .LVU226
 162:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
 896              		.loc 1 162 26 is_stmt 0 view .LVU227
 897 005a 674B     		ldr	r3, .L64
 898 005c 0122     		movs	r2, #1
 899 005e 1A70     		strb	r2, [r3]
 900 0060 0DE0     		b	.L44
 901              	.L45:
 164:Core/Src/main.c ****     }
 902              		.loc 1 164 13 is_stmt 1 view .LVU228
 903 0062 FFF7FEFF 		bl	__NVIC_SystemReset
 904              	.LVL39:
 905              	.L57:
 172:Core/Src/main.c ****             break;
 906              		.loc 1 172 13 view .LVU229
 172:Core/Src/main.c ****             break;
 907              		.loc 1 172 26 is_stmt 0 view .LVU230
 908 0066 644B     		ldr	r3, .L64
 909 0068 0122     		movs	r2, #1
 910 006a 1A70     		strb	r2, [r3]
 173:Core/Src/main.c **** 
 911              		.loc 1 173 13 is_stmt 1 view .LVU231
 912              	.LVL40:
 913              	.L43:
 173:Core/Src/main.c **** 
 914              		.loc 1 173 13 is_stmt 0 view .LVU232
 915              	.LBE18:
 147:Core/Src/main.c **** {
 916              		.loc 1 147 1 is_stmt 1 view .LVU233
 917              	.LBB21:
 150:Core/Src/main.c ****     uint8_t buttonState = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin);
 918              		.loc 1 150 5 view .LVU234
 151:Core/Src/main.c **** 
 919              		.loc 1 151 5 view .LVU235
 151:Core/Src/main.c **** 
 920              		.loc 1 151 27 is_stmt 0 view .LVU236
 921 006c 8021     		movs	r1, #128
 922 006e 8901     		lsls	r1, r1, #6
 923 0070 6348     		ldr	r0, .L64+8
 924 0072 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 925              	.LVL41:
 153:Core/Src/main.c ****     {
 926              		.loc 1 153 5 is_stmt 1 view .LVU237
 153:Core/Src/main.c ****     {
 927              		.loc 1 153 24 is_stmt 0 view .LVU238
 928 0076 634B     		ldr	r3, .L64+12
 929 0078 1B78     		ldrb	r3, [r3]
 153:Core/Src/main.c ****     {
 930              		.loc 1 153 7 view .LVU239
 931 007a 012B     		cmp	r3, #1
 932 007c D7D0     		beq	.L63
 933              	.L44:
 166:Core/Src/main.c **** 
 934              		.loc 1 166 5 is_stmt 1 view .LVU240
 166:Core/Src/main.c **** 
 935              		.loc 1 166 21 is_stmt 0 view .LVU241
 936 007e 614B     		ldr	r3, .L64+12
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 62


 937 0080 1870     		strb	r0, [r3]
 169:Core/Src/main.c ****     {
 938              		.loc 1 169 5 is_stmt 1 view .LVU242
 939 0082 5D4B     		ldr	r3, .L64
 940 0084 1A78     		ldrb	r2, [r3]
 941 0086 052A     		cmp	r2, #5
 942 0088 F0D8     		bhi	.L43
 169:Core/Src/main.c ****     {
 943              		.loc 1 169 5 is_stmt 0 view .LVU243
 944 008a 9300     		lsls	r3, r2, #2
 945 008c 5E4A     		ldr	r2, .L64+16
 946 008e D358     		ldr	r3, [r2, r3]
 947 0090 9F46     		mov	pc, r3
 948              		.section	.rodata.main
 949              		.align	2
 950              	.L52:
 951 0018 66000000 		.word	.L57
 952 001c 92000000 		.word	.L56
 953 0020 A0000000 		.word	.L55
 954 0024 B0010000 		.word	.L54
 955 0028 C0010000 		.word	.L53
 956 002c DC010000 		.word	.L51
 957              		.section	.text.main
 958              	.L56:
 176:Core/Src/main.c ****             HAL_Delay(100);
 959              		.loc 1 176 13 is_stmt 1 view .LVU244
 960 0092 0020     		movs	r0, #0
 961              	.LVL42:
 176:Core/Src/main.c ****             HAL_Delay(100);
 962              		.loc 1 176 13 is_stmt 0 view .LVU245
 963 0094 FFF7FEFF 		bl	BSP_LED_Off
 964              	.LVL43:
 177:Core/Src/main.c ****             break;
 965              		.loc 1 177 13 is_stmt 1 view .LVU246
 966 0098 6420     		movs	r0, #100
 967 009a FFF7FEFF 		bl	HAL_Delay
 968              	.LVL44:
 178:Core/Src/main.c **** 
 969              		.loc 1 178 13 view .LVU247
 970 009e E5E7     		b	.L43
 971              	.LVL45:
 972              	.L55:
 973              	.LBB19:
 182:Core/Src/main.c **** 
 974              		.loc 1 182 5 view .LVU248
 975 00a0 0020     		movs	r0, #0
 976              	.LVL46:
 182:Core/Src/main.c **** 
 977              		.loc 1 182 5 is_stmt 0 view .LVU249
 978 00a2 FFF7FEFF 		bl	BSP_LED_On
 979              	.LVL47:
 185:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 980              		.loc 1 185 5 is_stmt 1 view .LVU250
 981 00a6 594C     		ldr	r4, .L64+20
 982 00a8 2000     		movs	r0, r4
 983 00aa FFF7FEFF 		bl	HAL_ADC_Start
 984              	.LVL48:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 63


 186:Core/Src/main.c ****     uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 985              		.loc 1 186 5 view .LVU251
 986 00ae 0127     		movs	r7, #1
 987 00b0 7F42     		rsbs	r7, r7, #0
 988 00b2 3900     		movs	r1, r7
 989 00b4 2000     		movs	r0, r4
 990 00b6 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 991              	.LVL49:
 187:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 992              		.loc 1 187 5 view .LVU252
 187:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 993              		.loc 1 187 25 is_stmt 0 view .LVU253
 994 00ba 2000     		movs	r0, r4
 995 00bc FFF7FEFF 		bl	HAL_ADC_GetValue
 996              	.LVL50:
 997 00c0 0500     		movs	r5, r0
 998              	.LVL51:
 188:Core/Src/main.c **** 
 999              		.loc 1 188 5 is_stmt 1 view .LVU254
 1000 00c2 2000     		movs	r0, r4
 1001              	.LVL52:
 188:Core/Src/main.c **** 
 1002              		.loc 1 188 5 is_stmt 0 view .LVU255
 1003 00c4 FFF7FEFF 		bl	HAL_ADC_Stop
 1004              	.LVL53:
 190:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 1005              		.loc 1 190 5 is_stmt 1 view .LVU256
 190:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 1006              		.loc 1 190 24 is_stmt 0 view .LVU257
 1007 00c8 2800     		movs	r0, r5
 1008 00ca FFF7FEFF 		bl	computeMovingAverage
 1009              	.LVL54:
 1010 00ce 8146     		mov	r9, r0
 1011              	.LVL55:
 191:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1012              		.loc 1 191 5 is_stmt 1 view .LVU258
 191:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1013              		.loc 1 191 27 is_stmt 0 view .LVU259
 1014 00d0 2800     		movs	r0, r5
 1015              	.LVL56:
 191:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1016              		.loc 1 191 27 view .LVU260
 1017 00d2 FFF7FEFF 		bl	addRandomNoise
 1018              	.LVL57:
 1019 00d6 8046     		mov	r8, r0
 1020              	.LVL58:
 193:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1021              		.loc 1 193 5 is_stmt 1 view .LVU261
 193:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1022              		.loc 1 193 37 is_stmt 0 view .LVU262
 1023 00d8 4D4C     		ldr	r4, .L64+24
 1024 00da 2000     		movs	r0, r4
 1025              	.LVL59:
 193:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1026              		.loc 1 193 37 view .LVU263
 1027 00dc 6843     		muls	r0, r5
 193:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 64


 1028              		.loc 1 193 14 view .LVU264
 1029 00de 4D49     		ldr	r1, .L64+28
 1030 00e0 FFF7FEFF 		bl	__aeabi_uidiv
 1031              	.LVL60:
 1032 00e4 0600     		movs	r6, r0
 1033              	.LVL61:
 194:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1034              		.loc 1 194 5 is_stmt 1 view .LVU265
 194:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1035              		.loc 1 194 37 is_stmt 0 view .LVU266
 1036 00e6 4846     		mov	r0, r9
 1037              	.LVL62:
 194:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1038              		.loc 1 194 37 view .LVU267
 1039 00e8 6043     		muls	r0, r4
 194:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1040              		.loc 1 194 14 view .LVU268
 1041 00ea 4A49     		ldr	r1, .L64+28
 1042 00ec FFF7FEFF 		bl	__aeabi_uidiv
 1043              	.LVL63:
 1044 00f0 8346     		mov	fp, r0
 1045              	.LVL64:
 195:Core/Src/main.c **** 
 1046              		.loc 1 195 5 is_stmt 1 view .LVU269
 195:Core/Src/main.c **** 
 1047              		.loc 1 195 37 is_stmt 0 view .LVU270
 1048 00f2 4046     		mov	r0, r8
 1049              	.LVL65:
 195:Core/Src/main.c **** 
 1050              		.loc 1 195 37 view .LVU271
 1051 00f4 6043     		muls	r0, r4
 195:Core/Src/main.c **** 
 1052              		.loc 1 195 14 view .LVU272
 1053 00f6 4749     		ldr	r1, .L64+28
 1054 00f8 FFF7FEFF 		bl	__aeabi_uidiv
 1055              	.LVL66:
 1056 00fc 8246     		mov	r10, r0
 1057              	.LVL67:
 197:Core/Src/main.c **** 
 1058              		.loc 1 197 5 is_stmt 1 view .LVU273
 200:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1059              		.loc 1 200 5 view .LVU274
 1060 00fe 4649     		ldr	r1, .L64+32
 1061 0100 01AC     		add	r4, sp, #4
 1062 0102 3300     		movs	r3, r6
 1063 0104 2A00     		movs	r2, r5
 1064 0106 2000     		movs	r0, r4
 1065              	.LVL68:
 200:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1066              		.loc 1 200 5 is_stmt 0 view .LVU275
 1067 0108 FFF7FEFF 		bl	sprintf
 1068              	.LVL69:
 201:Core/Src/main.c **** 
 1069              		.loc 1 201 5 is_stmt 1 view .LVU276
 201:Core/Src/main.c **** 
 1070              		.loc 1 201 47 is_stmt 0 view .LVU277
 1071 010c 2000     		movs	r0, r4
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 65


 1072 010e FFF7FEFF 		bl	strlen
 1073              	.LVL70:
 201:Core/Src/main.c **** 
 1074              		.loc 1 201 5 discriminator 1 view .LVU278
 1075 0112 82B2     		uxth	r2, r0
 1076 0114 414E     		ldr	r6, .L64+36
 1077              	.LVL71:
 201:Core/Src/main.c **** 
 1078              		.loc 1 201 5 discriminator 1 view .LVU279
 1079 0116 3B00     		movs	r3, r7
 1080 0118 2100     		movs	r1, r4
 1081 011a 3000     		movs	r0, r6
 1082 011c FFF7FEFF 		bl	HAL_UART_Transmit
 1083              	.LVL72:
 204:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1084              		.loc 1 204 5 is_stmt 1 view .LVU280
 1085 0120 3F49     		ldr	r1, .L64+40
 1086 0122 5B46     		mov	r3, fp
 1087 0124 4A46     		mov	r2, r9
 1088 0126 2000     		movs	r0, r4
 1089 0128 FFF7FEFF 		bl	sprintf
 1090              	.LVL73:
 205:Core/Src/main.c **** 
 1091              		.loc 1 205 5 view .LVU281
 205:Core/Src/main.c **** 
 1092              		.loc 1 205 47 is_stmt 0 view .LVU282
 1093 012c 2000     		movs	r0, r4
 1094 012e FFF7FEFF 		bl	strlen
 1095              	.LVL74:
 205:Core/Src/main.c **** 
 1096              		.loc 1 205 5 discriminator 1 view .LVU283
 1097 0132 82B2     		uxth	r2, r0
 1098 0134 3B00     		movs	r3, r7
 1099 0136 2100     		movs	r1, r4
 1100 0138 3000     		movs	r0, r6
 1101 013a FFF7FEFF 		bl	HAL_UART_Transmit
 1102              	.LVL75:
 208:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1103              		.loc 1 208 5 is_stmt 1 view .LVU284
 1104 013e 3949     		ldr	r1, .L64+44
 1105 0140 5346     		mov	r3, r10
 1106 0142 4246     		mov	r2, r8
 1107 0144 2000     		movs	r0, r4
 1108 0146 FFF7FEFF 		bl	sprintf
 1109              	.LVL76:
 209:Core/Src/main.c **** 
 1110              		.loc 1 209 5 view .LVU285
 209:Core/Src/main.c **** 
 1111              		.loc 1 209 47 is_stmt 0 view .LVU286
 1112 014a 2000     		movs	r0, r4
 1113 014c FFF7FEFF 		bl	strlen
 1114              	.LVL77:
 209:Core/Src/main.c **** 
 1115              		.loc 1 209 5 discriminator 1 view .LVU287
 1116 0150 82B2     		uxth	r2, r0
 1117 0152 3B00     		movs	r3, r7
 1118 0154 2100     		movs	r1, r4
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 66


 1119 0156 3000     		movs	r0, r6
 1120 0158 FFF7FEFF 		bl	HAL_UART_Transmit
 1121              	.LVL78:
 212:Core/Src/main.c ****     if(rawValue > POT_THRESHOLDERROR)
 1122              		.loc 1 212 5 is_stmt 1 view .LVU288
 213:Core/Src/main.c ****     {
 1123              		.loc 1 213 5 view .LVU289
 213:Core/Src/main.c ****     {
 1124              		.loc 1 213 7 is_stmt 0 view .LVU290
 1125 015c 324B     		ldr	r3, .L64+48
 1126 015e 9D42     		cmp	r5, r3
 1127 0160 06D9     		bls	.L59
 215:Core/Src/main.c ****     }
 1128              		.loc 1 215 9 is_stmt 1 view .LVU291
 215:Core/Src/main.c ****     }
 1129              		.loc 1 215 22 is_stmt 0 view .LVU292
 1130 0162 254B     		ldr	r3, .L64
 1131 0164 0522     		movs	r2, #5
 1132 0166 1A70     		strb	r2, [r3]
 1133              	.L60:
 228:Core/Src/main.c **** }
 1134              		.loc 1 228 5 is_stmt 1 view .LVU293
 1135 0168 6420     		movs	r0, #100
 1136 016a FFF7FEFF 		bl	HAL_Delay
 1137              	.LVL79:
 1138              	.LBE19:
 230:Core/Src/main.c **** 
 1139              		.loc 1 230 1 view .LVU294
 1140 016e 7DE7     		b	.L43
 1141              	.L59:
 1142              	.LBB20:
 217:Core/Src/main.c ****     {
 1143              		.loc 1 217 10 view .LVU295
 217:Core/Src/main.c ****     {
 1144              		.loc 1 217 12 is_stmt 0 view .LVU296
 1145 0170 FA23     		movs	r3, #250
 1146 0172 DB00     		lsls	r3, r3, #3
 1147 0174 9D42     		cmp	r5, r3
 1148 0176 17D9     		bls	.L61
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1149              		.loc 1 219 9 is_stmt 1 view .LVU297
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1150              		.loc 1 219 22 is_stmt 0 view .LVU298
 1151 0178 2C4B     		ldr	r3, .L64+52
 1152 017a 1B68     		ldr	r3, [r3]
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1153              		.loc 1 219 11 view .LVU299
 1154 017c 002B     		cmp	r3, #0
 1155 017e 04D1     		bne	.L62
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1156              		.loc 1 219 28 is_stmt 1 discriminator 1 view .LVU300
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1157              		.loc 1 219 40 is_stmt 0 discriminator 1 view .LVU301
 1158 0180 FFF7FEFF 		bl	HAL_GetTick
 1159              	.LVL80:
 219:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1160              		.loc 1 219 38 discriminator 1 view .LVU302
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 67


 1161 0184 294B     		ldr	r3, .L64+52
 1162 0186 1860     		str	r0, [r3]
 1163 0188 EEE7     		b	.L60
 1164              	.L62:
 220:Core/Src/main.c ****         {
 1165              		.loc 1 220 14 is_stmt 1 view .LVU303
 220:Core/Src/main.c ****         {
 1166              		.loc 1 220 17 is_stmt 0 view .LVU304
 1167 018a FFF7FEFF 		bl	HAL_GetTick
 1168              	.LVL81:
 220:Core/Src/main.c ****         {
 1169              		.loc 1 220 31 discriminator 1 view .LVU305
 1170 018e 274B     		ldr	r3, .L64+52
 1171 0190 1B68     		ldr	r3, [r3]
 1172 0192 C01A     		subs	r0, r0, r3
 220:Core/Src/main.c ****         {
 1173              		.loc 1 220 16 discriminator 1 view .LVU306
 1174 0194 264B     		ldr	r3, .L64+56
 1175 0196 9842     		cmp	r0, r3
 1176 0198 E6D9     		bls	.L60
 222:Core/Src/main.c ****             highStart = 0;
 1177              		.loc 1 222 13 is_stmt 1 view .LVU307
 222:Core/Src/main.c ****             highStart = 0;
 1178              		.loc 1 222 26 is_stmt 0 view .LVU308
 1179 019a 174B     		ldr	r3, .L64
 1180 019c 0422     		movs	r2, #4
 1181 019e 1A70     		strb	r2, [r3]
 223:Core/Src/main.c ****         }
 1182              		.loc 1 223 13 is_stmt 1 view .LVU309
 223:Core/Src/main.c ****         }
 1183              		.loc 1 223 23 is_stmt 0 view .LVU310
 1184 01a0 224B     		ldr	r3, .L64+52
 1185 01a2 0022     		movs	r2, #0
 1186 01a4 1A60     		str	r2, [r3]
 1187 01a6 DFE7     		b	.L60
 1188              	.L61:
 226:Core/Src/main.c **** 
 1189              		.loc 1 226 10 is_stmt 1 view .LVU311
 226:Core/Src/main.c **** 
 1190              		.loc 1 226 20 is_stmt 0 view .LVU312
 1191 01a8 204B     		ldr	r3, .L64+52
 1192 01aa 0022     		movs	r2, #0
 1193 01ac 1A60     		str	r2, [r3]
 1194 01ae DBE7     		b	.L60
 1195              	.LVL82:
 1196              	.L54:
 226:Core/Src/main.c **** 
 1197              		.loc 1 226 20 view .LVU313
 1198              	.LBE20:
 233:Core/Src/main.c ****             HAL_Delay(500); // 50% duty
 1199              		.loc 1 233 13 is_stmt 1 view .LVU314
 1200 01b0 0020     		movs	r0, #0
 1201              	.LVL83:
 233:Core/Src/main.c ****             HAL_Delay(500); // 50% duty
 1202              		.loc 1 233 13 is_stmt 0 view .LVU315
 1203 01b2 FFF7FEFF 		bl	BSP_LED_Toggle
 1204              	.LVL84:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 68


 234:Core/Src/main.c **** 
 1205              		.loc 1 234 13 is_stmt 1 view .LVU316
 1206 01b6 FA20     		movs	r0, #250
 1207 01b8 4000     		lsls	r0, r0, #1
 1208 01ba FFF7FEFF 		bl	HAL_Delay
 1209              	.LVL85:
 236:Core/Src/main.c **** 
 1210              		.loc 1 236 13 view .LVU317
 1211 01be 55E7     		b	.L43
 1212              	.LVL86:
 1213              	.L53:
 239:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1214              		.loc 1 239 13 view .LVU318
 1215 01c0 0020     		movs	r0, #0
 1216              	.LVL87:
 239:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1217              		.loc 1 239 13 is_stmt 0 view .LVU319
 1218 01c2 FFF7FEFF 		bl	BSP_LED_Off
 1219              	.LVL88:
 240:Core/Src/main.c ****             HAL_Delay(200);
 1220              		.loc 1 240 13 is_stmt 1 view .LVU320
 1221 01c6 0123     		movs	r3, #1
 1222 01c8 1A49     		ldr	r1, .L64+60
 1223 01ca 1448     		ldr	r0, .L64+36
 1224 01cc 5B42     		rsbs	r3, r3, #0
 1225 01ce 0922     		movs	r2, #9
 1226 01d0 FFF7FEFF 		bl	HAL_UART_Transmit
 1227              	.LVL89:
 241:Core/Src/main.c ****             break;
 1228              		.loc 1 241 13 view .LVU321
 1229 01d4 C820     		movs	r0, #200
 1230 01d6 FFF7FEFF 		bl	HAL_Delay
 1231              	.LVL90:
 242:Core/Src/main.c **** 
 1232              		.loc 1 242 13 view .LVU322
 1233 01da 47E7     		b	.L43
 1234              	.LVL91:
 1235              	.L51:
 245:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 1236              		.loc 1 245 13 view .LVU323
 1237 01dc 0020     		movs	r0, #0
 1238              	.LVL92:
 245:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 1239              		.loc 1 245 13 is_stmt 0 view .LVU324
 1240 01de FFF7FEFF 		bl	BSP_LED_Toggle
 1241              	.LVL93:
 246:Core/Src/main.c ****             HAL_Delay(200);
 1242              		.loc 1 246 13 is_stmt 1 view .LVU325
 1243 01e2 0123     		movs	r3, #1
 1244 01e4 1449     		ldr	r1, .L64+64
 1245 01e6 0D48     		ldr	r0, .L64+36
 1246 01e8 5B42     		rsbs	r3, r3, #0
 1247 01ea 0722     		movs	r2, #7
 1248 01ec FFF7FEFF 		bl	HAL_UART_Transmit
 1249              	.LVL94:
 247:Core/Src/main.c ****             break;
 1250              		.loc 1 247 13 view .LVU326
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 69


 1251 01f0 C820     		movs	r0, #200
 1252 01f2 FFF7FEFF 		bl	HAL_Delay
 1253              	.LVL95:
 248:Core/Src/main.c ****     }
 1254              		.loc 1 248 13 view .LVU327
 1255 01f6 39E7     		b	.L43
 1256              	.L65:
 1257              		.align	2
 1258              	.L64:
 1259 01f8 00000000 		.word	currentState
 1260 01fc 00000000 		.word	.L46
 1261 0200 00080050 		.word	1342179328
 1262 0204 00000000 		.word	buttonPrevState.1
 1263 0208 18000000 		.word	.L52
 1264 020c 00000000 		.word	hadc1
 1265 0210 E40C0000 		.word	3300
 1266 0214 FF0F0000 		.word	4095
 1267 0218 00000000 		.word	.LC10
 1268 021c 00000000 		.word	huart2
 1269 0220 20000000 		.word	.LC13
 1270 0224 40000000 		.word	.LC15
 1271 0228 B80B0000 		.word	3000
 1272 022c 00000000 		.word	highStart.0
 1273 0230 87130000 		.word	4999
 1274 0234 64000000 		.word	.LC18
 1275 0238 70000000 		.word	.LC20
 1276              	.LBE21:
 1277              		.cfi_endproc
 1278              	.LFE347:
 1280              		.section	.bss.highStart.0,"aw",%nobits
 1281              		.align	2
 1284              	highStart.0:
 1285 0000 00000000 		.space	4
 1286              		.section	.data.buttonPrevState.1,"aw"
 1289              	buttonPrevState.1:
 1290 0000 01       		.byte	1
 1291              		.section	.bss.sum.2,"aw",%nobits
 1292              		.align	3
 1295              	sum.2:
 1296 0000 00000000 		.space	8
 1296      00000000 
 1297              		.global	currentState
 1298              		.section	.bss.currentState,"aw",%nobits
 1301              	currentState:
 1302 0000 00       		.space	1
 1303              		.global	currentMode
 1304              		.section	.bss.currentMode,"aw",%nobits
 1307              	currentMode:
 1308 0000 00       		.space	1
 1309              		.global	buttonPrevState
 1310              		.section	.data.buttonPrevState,"aw"
 1313              	buttonPrevState:
 1314 0000 01       		.byte	1
 1315              		.global	bufferIndex
 1316              		.section	.bss.bufferIndex,"aw",%nobits
 1317              		.align	1
 1320              	bufferIndex:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 70


 1321 0000 0000     		.space	2
 1322              		.global	adcBuffer
 1323              		.section	.bss.adcBuffer,"aw",%nobits
 1324              		.align	2
 1327              	adcBuffer:
 1328 0000 00000000 		.space	600
 1328      00000000 
 1328      00000000 
 1328      00000000 
 1328      00000000 
 1329              		.global	huart2
 1330              		.section	.bss.huart2,"aw",%nobits
 1331              		.align	2
 1334              	huart2:
 1335 0000 00000000 		.space	148
 1335      00000000 
 1335      00000000 
 1335      00000000 
 1335      00000000 
 1336              		.global	hdma_adc1
 1337              		.section	.bss.hdma_adc1,"aw",%nobits
 1338              		.align	2
 1341              	hdma_adc1:
 1342 0000 00000000 		.space	92
 1342      00000000 
 1342      00000000 
 1342      00000000 
 1342      00000000 
 1343              		.global	hadc1
 1344              		.section	.bss.hadc1,"aw",%nobits
 1345              		.align	2
 1348              	hadc1:
 1349 0000 00000000 		.space	100
 1349      00000000 
 1349      00000000 
 1349      00000000 
 1349      00000000 
 1350              		.text
 1351              	.Letext0:
 1352              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h"
 1353              		.file 5 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1354              		.file 6 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1355              		.file 7 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 1356              		.file 8 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1357              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 1358              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc.h"
 1359              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 1360              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 1361              		.file 13 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 1362              		.file 14 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_uart.h"
 1363              		.file 15 "Drivers/BSP/STM32C0xx_Nucleo/stm32c0xx_nucleo.h"
 1364              		.file 16 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_cortex.h"
 1365              		.file 17 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1366              		.file 18 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1367              		.file 19 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal.h"
 1368              		.file 20 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1369              		.file 21 "<built-in>"
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 71


ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 72


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:19     .text.__NVIC_SystemReset:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:81     .text.__NVIC_SystemReset:00000014 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:87     .text.MX_GPIO_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:92     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:202    .text.MX_GPIO_Init:00000068 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:208    .text.MX_DMA_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:213    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:258    .text.MX_DMA_Init:0000002c $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:263    .text.computeMovingAverage:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:269    .text.computeMovingAverage:00000000 computeMovingAverage
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:350    .text.computeMovingAverage:00000058 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1320   .bss.bufferIndex:00000000 bufferIndex
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1327   .bss.adcBuffer:00000000 adcBuffer
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1295   .bss.sum.2:00000000 sum.2
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:357    .text.addRandomNoise:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:363    .text.addRandomNoise:00000000 addRandomNoise
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:419    .text.addRandomNoise:00000024 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:424    .text.Error_Handler:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:430    .text.Error_Handler:00000000 Error_Handler
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:461    .text.MX_ADC1_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:466    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:589    .text.MX_ADC1_Init:00000074 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1348   .bss.hadc1:00000000 hadc1
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:596    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:601    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:667    .text.MX_USART2_UART_Init:00000034 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1334   .bss.huart2:00000000 huart2
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:673    .text.SystemClock_Config:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:679    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:772    .text.SystemClock_Config:00000064 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:777    .rodata.main.str1.4:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:793    .text.main:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:799    .text.main:00000000 main
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:864    .rodata.main:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1259   .text.main:000001f8 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1301   .bss.currentState:00000000 currentState
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1289   .data.buttonPrevState.1:00000000 buttonPrevState.1
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1284   .bss.highStart.0:00000000 highStart.0
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1281   .bss.highStart.0:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1292   .bss.sum.2:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1302   .bss.currentState:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1307   .bss.currentMode:00000000 currentMode
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1308   .bss.currentMode:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1313   .data.buttonPrevState:00000000 buttonPrevState
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1317   .bss.bufferIndex:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1324   .bss.adcBuffer:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1331   .bss.huart2:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1341   .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1338   .bss.hdma_adc1:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccXoieZh.s:1345   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccXoieZh.s 			page 73


HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_idivmod
__aeabi_uldivmod
rand
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
BSP_LED_Init
HAL_GPIO_ReadPin
BSP_LED_Off
HAL_Delay
BSP_LED_On
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
__aeabi_uidiv
sprintf
strlen
HAL_UART_Transmit
HAL_GetTick
BSP_LED_Toggle
