Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\eelogic\Desktop\Lab8\Ex2\trafficLight.v" into library work
Parsing module <trafficLight>.
Analyzing Verilog file "C:\Users\eelogic\Desktop\Lab8\Ex2\sevenSeg.v" into library work
Parsing module <sevenSeg>.
Analyzing Verilog file "C:\Users\eelogic\Desktop\Lab8\Ex2\freqDivider.v" into library work
Parsing module <freqDevider>.
Analyzing Verilog file "C:\Users\eelogic\Desktop\Lab8\Ex2\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\eelogic\Desktop\Lab8\Ex2\system.v" into library work
Parsing module <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system>.

Elaborating module <freqDevider>.

Elaborating module <trafficLight>.

Elaborating module <counter>.

Elaborating module <sevenSeg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "C:\Users\eelogic\Desktop\Lab8\Ex2\system.v".
    Summary:
	no macro.
Unit <system> synthesized.

Synthesizing Unit <freqDevider>.
    Related source file is "C:\Users\eelogic\Desktop\Lab8\Ex2\freqDivider.v".
    Found 25-bit register for signal <count>.
    Found 1-bit register for signal <dclk>.
    Found 25-bit adder for signal <count[24]_GND_2_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <freqDevider> synthesized.

Synthesizing Unit <trafficLight>.
    Related source file is "C:\Users\eelogic\Desktop\Lab8\Ex2\trafficLight.v".
        greenOut = 3'b001
        yellowOut = 3'b010
        redOut = 3'b100
        green = 2'b00
        yellow = 2'b01
        red = 2'b10
    Found 2-bit register for signal <stateNow>.
    Found 4x4-bit Read Only RAM for signal <_n0038>
    Found 1-bit 3-to-1 multiplexer for signal <stateNow[1]_stateNext[1]_Mux_7_o> created at line 17.
    Found 1-bit 3-to-1 multiplexer for signal <stateNow[1]_stateNext[0]_Mux_9_o> created at line 17.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNext<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNext<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred   2 Multiplexer(s).
Unit <trafficLight> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\eelogic\Desktop\Lab8\Ex2\counter.v".
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count[2]_GND_10_o_add_1_OUT> created at line 11.
    Found 2-bit comparator equal for signal <stateNow[1]_stateNext[1]_equal_1_o> created at line 11
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <sevenSeg>.
    Related source file is "C:\Users\eelogic\Desktop\Lab8\Ex2\sevenSeg.v".
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <sevenSeg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 4
 1-bit 3-to-1 multiplexer                              : 2
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <freqDevider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <freqDevider> synthesized (advanced).

Synthesizing (advanced) Unit <sevenSeg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <sevenSeg> synthesized (advanced).

Synthesizing (advanced) Unit <trafficLight>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0038> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stateNow>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <trafficLight> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 2-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 3-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Optimizing unit <trafficLight> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 0.
FlipFlop FD/count_23 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 127
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 24
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT5                        : 4
#      LUT6                        : 35
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 37
#      FDC                         : 29
#      FDCE                        : 1
#      FDP                         : 2
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  30064     0%  
 Number of Slice LUTs:                   76  out of  15032     0%  
    Number used as Logic:                76  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      44  out of     78    56%  
   Number with an unused LUT:             2  out of     78     2%  
   Number of fully used LUT-FF pairs:    32  out of     78    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    186     6%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
FD/dclk                            | NONE(CNT/count_2)      | 5     |
TL/Mram__n00383(TL/Mram__n003831:O)| NONE(*)(TL/out_0)      | 5     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.283ns (Maximum Frequency: 304.590MHz)
   Minimum input arrival time before clock: 2.943ns
   Maximum output required time after clock: 4.939ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.283ns (frequency: 304.590MHz)
  Total number of paths / destination ports: 1025 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 25)
  Source:            FD/count_0 (FF)
  Destination:       FD/count_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FD/count_0 to FD/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  FD/count_0 (FD/count_0)
     INV:I->O              1   0.206   0.000  FD/Mcount_count_lut<0>_INV_0 (FD/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FD/Mcount_count_cy<0> (FD/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<1> (FD/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<2> (FD/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<3> (FD/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<4> (FD/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<5> (FD/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<6> (FD/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<7> (FD/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<8> (FD/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<9> (FD/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<10> (FD/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<11> (FD/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<12> (FD/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<13> (FD/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<14> (FD/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<15> (FD/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<16> (FD/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<17> (FD/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<18> (FD/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<19> (FD/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<20> (FD/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  FD/Mcount_count_cy<21> (FD/Mcount_count_cy<21>)
     XORCY:CI->O           1   0.180   0.924  FD/Mcount_count_xor<22> (Result<22>)
     LUT6:I1->O            1   0.203   0.000  FD/Mcount_count_eqn_221 (FD/Mcount_count_eqn_22)
     FDC:D                     0.102          FD/count_22
    ----------------------------------------
    Total                      3.283ns (1.709ns logic, 1.574ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FD/dclk'
  Clock period: 2.524ns (frequency: 396.173MHz)
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Delay:               2.524ns (Levels of Logic = 2)
  Source:            CNT/count_1 (FF)
  Destination:       CNT/count_2 (FF)
  Source Clock:      FD/dclk rising
  Destination Clock: FD/dclk rising

  Data Path: CNT/count_1 to CNT/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.987  CNT/count_1 (CNT/count_1)
     LUT2:I0->O            1   0.203   0.580  CNT/Mcount_count_xor<2>1_SW0 (N3)
     LUT6:I5->O            1   0.205   0.000  CNT/Mcount_count_xor<2>1 (CNT/Mcount_count2)
     FDC:D                     0.102          CNT/count_2
    ----------------------------------------
    Total                      2.524ns (0.957ns logic, 1.567ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       FD/dclk (FF)
  Destination Clock: clk rising

  Data Path: rst to FD/dclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          FD/dclk
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FD/dclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.943ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       CNT/count_2 (FF)
  Destination Clock: FD/dclk rising

  Data Path: rst to CNT/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          CNT/count_2
    ----------------------------------------
    Total                      2.943ns (1.652ns logic, 1.291ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TL/Mram__n00383'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            TL/out_2 (LATCH)
  Destination:       outLED<2> (PAD)
  Source Clock:      TL/Mram__n00383 falling

  Data Path: TL/out_2 to outLED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  TL/out_2 (TL/out_2)
     OBUF:I->O                 2.571          outLED_2_OBUF (outLED<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FD/dclk'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              4.939ns (Levels of Logic = 2)
  Source:            CNT/count_0 (FF)
  Destination:       outSS<4> (PAD)
  Source Clock:      FD/dclk rising

  Data Path: CNT/count_0 to outSS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             12   0.447   1.137  CNT/count_0 (CNT/count_0)
     LUT3:I0->O            1   0.205   0.579  SS/Mram_out12 (outSS_0_OBUF)
     OBUF:I->O                 2.571          outSS_0_OBUF (outSS<0>)
    ----------------------------------------
    Total                      4.939ns (3.223ns logic, 1.716ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FD/dclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FD/dclk        |    2.524|         |         |         |
TL/Mram__n00383|         |    1.831|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TL/Mram__n00383
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FD/dclk        |         |         |    1.861|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.283|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.71 secs
 
--> 

Total memory usage is 324340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

