$version Generated by VerilatedVcd $end
$date Thu May 16 13:22:48 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 "Z clk_i $end
  $var wire 12 "f commit_rename_i [11:0] $end
  $var wire  1 "e commit_v_i $end
  $var wire 57 "\ decoded_i [56:0] $end
  $var wire  1 "^ decoded_v_i $end
  $var wire  1 "d issue_rename_ready_i $end
  $var wire  1 "g mispredict_i $end
  $var wire  1 "_ rename_decode_ready_o $end
  $var wire 60 "i rename_rob_o [59:0] $end
  $var wire  1 "k rename_rob_v_o $end
  $var wire 74 "` renamed_o [73:0] $end
  $var wire  1 "c renamed_v_o $end
  $var wire  1 "[ reset_i $end
  $var wire  1 "h rob_ready_i $end
  $scope module $unit $end
   $var wire 32 "u BRANCH_CC_NUM [31:0] $end
   $var wire 32 #" CDB_SB_WIDTH [31:0] $end
   $var wire 32 ## CDB_WIDTH [31:0] $end
   $var wire 32 #$ COMMIT_RENAME_WIDTH [31:0] $end
   $var wire 32 "z DECODED_INSTRUCTION_WIDTH [31:0] $end
   $var wire 32 "t INSTRUCTION_OP_NUM [31:0] $end
   $var wire 32 "q I_ROM_DEPTH_P [31:0] $end
   $var wire 32 "t NUM_ARCH_DEST_REG [31:0] $end
   $var wire 32 "r NUM_ARCH_REG [31:0] $end
   $var wire 32 "t NUM_ARCH_SRC1_REG [31:0] $end
   $var wire 32 "s NUM_FLAGS [31:0] $end
   $var wire 32 "v NUM_FU [31:0] $end
   $var wire 32 "{ NUM_PHYS_REG [31:0] $end
   $var wire 32 "| RENAMED_INSTRUCTION_WIDTH [31:0] $end
   $var wire 32 "~ RENAME_ROB_ENTRY_WIDTH [31:0] $end
   $var wire 32 "} ROB_ENTRY [31:0] $end
   $var wire 32 "~ ROB_WIDTH [31:0] $end
   $var wire 32 "r SB_ENTRY [31:0] $end
   $var wire 32 #! STORE_BUFFER_WIDTH [31:0] $end
   $var wire 32 "o WIDTH_FU [31:0] $end
   $var wire 32 "o WIDTH_OP [31:0] $end
   $var wire 32 "r WORD_SIZE_P [31:0] $end
   $var wire 32 "o c [31:0] $end
   $var wire 32 "w n [31:0] $end
   $var wire 32 "y v [31:0] $end
   $var wire 32 "x z [31:0] $end
  $upscope $end
  $scope module rename_stage $end
   $var wire 32 "p PHYREG_TO_WORD_PAD_WIDTH [31:0] $end
   $var wire 32 "o REG_PAD_WIDTH [31:0] $end
   $var wire  1 "Z clk_i $end
   $var wire 12 "f commit_entry [11:0] $end
   $var wire 12 "f commit_rename_i [11:0] $end
   $var wire  1 "e commit_v_i $end
   $var wire 57 "\ decoded [56:0] $end
   $var wire 57 "\ decoded_i [56:0] $end
   $var wire  1 "^ decoded_v_i $end
   $var wire 896 L fl_n [895:0] $end
   $var wire 896 "8 fl_q [895:0] $end
   $var wire  7 "T fl_read_pt [6:0] $end
   $var wire  7 h fl_read_pt_n [6:0] $end
   $var wire 896 , fl_spec_n [895:0] $end
   $var wire  8 "X fl_spec_num [7:0] $end
   $var wire  8 l fl_spec_num_n [7:0] $end
   $var wire 896 v fl_spec_q [895:0] $end
   $var wire  7 "V fl_spec_read_pt [6:0] $end
   $var wire  7 j fl_spec_read_pt_n [6:0] $end
   $var wire  7 "W fl_spec_write_pt [6:0] $end
   $var wire  7 k fl_spec_write_pt_n [6:0] $end
   $var wire  7 "U fl_write_pt [6:0] $end
   $var wire  7 i fl_write_pt_n [6:0] $end
   $var wire  1 "d issue_rename_ready_i $end
   $var wire 112 H lut_n [111:0] $end
   $var wire 112 "4 lut_q [111:0] $end
   $var wire 112 ( lut_spec_n [111:0] $end
   $var wire 112 r lut_spec_q [111:0] $end
   $var wire  1 "g mispredict_i $end
   $var wire  1 "_ rename_decode_ready_o $end
   $var wire 60 & rename_rob [59:0] $end
   $var wire 60 "i rename_rob_o [59:0] $end
   $var wire  1 "k rename_rob_v_o $end
   $var wire 74 # renamed [73:0] $end
   $var wire 74 "l renamed_n [73:0] $end
   $var wire 74 "` renamed_o [73:0] $end
   $var wire 74 o renamed_r [73:0] $end
   $var wire  1 n renamed_v $end
   $var wire  1 "c renamed_v_o $end
   $var wire  1 "Y renamed_v_r $end
   $var wire  1 "[ reset_i $end
   $var wire  1 "h rob_ready_i $end
   $var wire  1 m roll_back $end
  $upscope $end
 $upscope $end
$enddefinitions $end


