Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Sep  9 20:48:01 2022
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file xilinx_kc705_timing.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 122 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.164        0.000                      0                75558        0.058        0.000                      0                75558        0.264        0.000                       0                 20706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk200_p              {0.000 2.500}        5.000           200.000         
  builder_mmcm_fb     {0.000 2.500}        5.000           200.000         
  main_crg_clkout0    {0.000 4.000}        8.000           125.000         
  main_crg_clkout1    {0.000 1.000}        2.000           500.000         
  main_crg_clkout2    {0.000 2.500}        5.000           200.000         
  main_s7mmcm_clkout  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                    4.263        0.000                      0                    7        0.131        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_mmcm_fb                                                                                                                                                       3.929        0.000                       0                     2  
  main_crg_clkout0          0.164        0.000                      0                37689        0.058        0.000                      0                37689        3.232        0.000                       0                 10718  
  main_crg_clkout1                                                                                                                                                      0.592        0.000                       0                   237  
  main_crg_clkout2          1.581        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    12  
  main_s7mmcm_clkout        0.325        0.000                      0                37682        0.077        0.000                      0                37682        4.232        0.000                       0                  9727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         0.989        0.000                      0                  166        2.050        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.259ns (35.736%)  route 0.466ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.259     5.369 r  FDCE_2/Q
                         net (fo=1, routed)           0.466     5.834    builder_reset2
    SLICE_X142Y14        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)        0.023    10.097    FDCE_3
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.236ns (46.536%)  route 0.271ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.236     5.346 r  FDCE_1/Q
                         net (fo=1, routed)           0.271     5.617    builder_reset1
    SLICE_X142Y14        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)       -0.060    10.014    FDCE_2
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.236     5.346 r  FDCE_5/Q
                         net (fo=1, routed)           0.221     5.566    builder_reset5
    SLICE_X142Y14        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)       -0.070    10.004    FDCE_6
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.236ns (55.334%)  route 0.190ns (44.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.236     5.346 r  FDCE_6/Q
                         net (fo=1, routed)           0.190     5.536    builder_reset6
    SLICE_X142Y14        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)       -0.068    10.006    FDCE_7
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.259ns (53.965%)  route 0.221ns (46.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.259     5.369 r  FDCE_3/Q
                         net (fo=1, routed)           0.221     5.590    builder_reset3
    SLICE_X142Y14        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)        0.023    10.097    FDCE_4
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.259ns (57.191%)  route 0.194ns (42.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.259     5.369 r  FDCE_4/Q
                         net (fo=1, routed)           0.194     5.563    builder_reset4
    SLICE_X142Y14        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)        0.004    10.078    FDCE_5
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns = ( 9.734 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.259     5.369 r  FDCE/Q
                         net (fo=1, routed)           0.111     5.480    builder_reset0
    SLICE_X142Y14        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.675     9.734    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.375    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X142Y14        FDCE (Setup_fdce_C_D)        0.011    10.085    FDCE_1
  -------------------------------------------------------------------
                         required time                         10.085    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.118     2.360 r  FDCE/Q
                         net (fo=1, routed)           0.055     2.415    builder_reset0
    SLICE_X142Y14        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.042     2.284    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.693%)  route 0.106ns (47.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.118     2.360 r  FDCE_3/Q
                         net (fo=1, routed)           0.106     2.466    builder_reset3
    SLICE_X142Y14        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.059     2.301    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.118     2.360 r  FDCE_4/Q
                         net (fo=1, routed)           0.096     2.456    builder_reset4
    SLICE_X142Y14        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.038     2.280    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.103%)  route 0.094ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.107     2.349 r  FDCE_6/Q
                         net (fo=1, routed)           0.094     2.444    builder_reset6
    SLICE_X142Y14        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.009     2.251    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.071%)  route 0.107ns (49.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.107     2.349 r  FDCE_5/Q
                         net (fo=1, routed)           0.107     2.456    builder_reset5
    SLICE_X142Y14        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.007     2.249    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.558%)  route 0.133ns (55.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.107     2.349 r  FDCE_1/Q
                         net (fo=1, routed)           0.133     2.483    builder_reset1
    SLICE_X142Y14        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.024     2.266    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.118ns (32.983%)  route 0.240ns (67.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.745     2.242    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y14        FDCE (Prop_fdce_C_Q)         0.118     2.360 r  FDCE_2/Q
                         net (fo=1, routed)           0.240     2.600    builder_reset2
    SLICE_X142Y14        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.004     2.658    main_crg_clkin
    SLICE_X142Y14        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.415     2.242    
    SLICE_X142Y14        FDCE (Hold_fdce_C_D)         0.059     2.301    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X142Y14    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X142Y14    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X142Y14    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X142Y14    FDCE_7/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X142Y14    FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X142Y14    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X142Y14    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X142Y14    FDCE_4/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_7/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_6/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X142Y14    FDCE_7/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X142Y14    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.236ns (3.381%)  route 6.745ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 16.776 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.745    16.727    sys_rst
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.449    16.776    sys_clk
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[21]/C
                         clock pessimism              0.562    17.339    
                         clock uncertainty           -0.064    17.274    
    SLICE_X111Y85        FDRE (Setup_fdre_C_R)       -0.384    16.890    main_edabk_snn_param6_storage_reg[21]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.236ns (3.381%)  route 6.745ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 16.776 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.745    16.727    sys_rst
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.449    16.776    sys_clk
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[22]/C
                         clock pessimism              0.562    17.339    
                         clock uncertainty           -0.064    17.274    
    SLICE_X111Y85        FDRE (Setup_fdre_C_R)       -0.384    16.890    main_edabk_snn_param6_storage_reg[22]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.236ns (3.381%)  route 6.745ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 16.776 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.745    16.727    sys_rst
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.449    16.776    sys_clk
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[23]/C
                         clock pessimism              0.562    17.339    
                         clock uncertainty           -0.064    17.274    
    SLICE_X111Y85        FDRE (Setup_fdre_C_R)       -0.384    16.890    main_edabk_snn_param6_storage_reg[23]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.236ns (3.381%)  route 6.745ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 16.776 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.745    16.727    sys_rst
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.449    16.776    sys_clk
    SLICE_X111Y85        FDRE                                         r  main_edabk_snn_param6_storage_reg[3]/C
                         clock pessimism              0.562    17.339    
                         clock uncertainty           -0.064    17.274    
    SLICE_X111Y85        FDRE (Setup_fdre_C_R)       -0.384    16.890    main_edabk_snn_param6_storage_reg[3]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.236ns (3.380%)  route 6.746ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 16.778 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.746    16.727    sys_rst
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.451    16.778    sys_clk
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[16]/C
                         clock pessimism              0.562    17.341    
                         clock uncertainty           -0.064    17.276    
    SLICE_X115Y86        FDRE (Setup_fdre_C_R)       -0.384    16.892    main_edabk_snn_param6_storage_reg[16]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.236ns (3.380%)  route 6.746ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 16.778 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.746    16.727    sys_rst
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.451    16.778    sys_clk
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[25]/C
                         clock pessimism              0.562    17.341    
                         clock uncertainty           -0.064    17.276    
    SLICE_X115Y86        FDRE (Setup_fdre_C_R)       -0.384    16.892    main_edabk_snn_param6_storage_reg[25]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param6_storage_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.236ns (3.380%)  route 6.746ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 16.778 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.746    16.727    sys_rst
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.451    16.778    sys_clk
    SLICE_X115Y86        FDRE                                         r  main_edabk_snn_param6_storage_reg[9]/C
                         clock pessimism              0.562    17.341    
                         clock uncertainty           -0.064    17.276    
    SLICE_X115Y86        FDRE (Setup_fdre_C_R)       -0.384    16.892    main_edabk_snn_param6_storage_reg[9]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param8_storage_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.236ns (3.381%)  route 6.744ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.778ns = ( 16.778 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.744    16.726    sys_rst
    SLICE_X112Y86        FDRE                                         r  main_edabk_snn_param8_storage_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.451    16.778    sys_clk
    SLICE_X112Y86        FDRE                                         r  main_edabk_snn_param8_storage_reg[10]/C
                         clock pessimism              0.562    17.341    
                         clock uncertainty           -0.064    17.276    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.384    16.892    main_edabk_snn_param8_storage_reg[10]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -16.726    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param10_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.236ns (3.391%)  route 6.724ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.763ns = ( 16.763 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.724    16.706    sys_rst
    SLICE_X105Y75        FDRE                                         r  main_edabk_snn_param10_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.436    16.763    sys_clk
    SLICE_X105Y75        FDRE                                         r  main_edabk_snn_param10_storage_reg[2]/C
                         clock pessimism              0.562    17.326    
                         clock uncertainty           -0.064    17.261    
    SLICE_X105Y75        FDRE (Setup_fdre_C_R)       -0.384    16.877    main_edabk_snn_param10_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         16.877    
                         arrival time                         -16.706    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param7_storage_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.236ns (3.391%)  route 6.724ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.764ns = ( 16.764 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        6.724    16.706    sys_rst
    SLICE_X99Y82         FDRE                                         r  main_edabk_snn_param7_storage_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.437    16.764    sys_clk
    SLICE_X99Y82         FDRE                                         r  main_edabk_snn_param7_storage_reg[30]/C
                         clock pessimism              0.562    17.327    
                         clock uncertainty           -0.064    17.262    
    SLICE_X99Y82         FDRE (Setup_fdre_C_R)       -0.384    16.878    main_edabk_snn_param7_storage_reg[30]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -16.706    
  -------------------------------------------------------------------
                         slack                                  0.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_edabk_snn_param0_storage_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.709     4.170    sys_clk
    SLICE_X109Y34        FDRE                                         r  main_edabk_snn_param0_storage_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y34        FDRE (Prop_fdre_C_Q)         0.100     4.270 r  main_edabk_snn_param0_storage_reg[24]/Q
                         net (fo=5, routed)           0.102     4.373    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/DIA
    SLICE_X110Y35        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.968     4.931    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/WCLK
    SLICE_X110Y35        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMA/CLK
                         clock pessimism             -0.747     4.183    
    SLICE_X110Y35        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.314    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_edabk_snn_param0_storage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.694%)  route 0.105ns (51.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.710     4.171    sys_clk
    SLICE_X113Y36        FDRE                                         r  main_edabk_snn_param0_storage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y36        FDRE (Prop_fdre_C_Q)         0.100     4.271 r  main_edabk_snn_param0_storage_reg[31]/Q
                         net (fo=5, routed)           0.105     4.377    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/DIB
    SLICE_X114Y37        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.970     4.933    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/WCLK
    SLICE_X114Y37        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMB/CLK
                         clock pessimism             -0.747     4.185    
    SLICE_X114Y37        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.317    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMB
  -------------------------------------------------------------------
                         required time                         -4.317    
                         arrival time                           4.377    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_edabk_snn_param2_storage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.708%)  route 0.105ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.714     4.175    sys_clk
    SLICE_X119Y42        FDRE                                         r  main_edabk_snn_param2_storage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y42        FDRE (Prop_fdre_C_Q)         0.100     4.275 r  main_edabk_snn_param2_storage_reg[17]/Q
                         net (fo=5, routed)           0.105     4.381    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/DIA
    SLICE_X118Y41        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.974     4.937    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/WCLK
    SLICE_X118Y41        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/RAMA/CLK
                         clock pessimism             -0.747     4.189    
    SLICE_X118Y41        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.320    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_81_83/RAMA
  -------------------------------------------------------------------
                         required time                         -4.320    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_edabk_snn_param4_storage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.420%)  route 0.107ns (51.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.742     4.203    sys_clk
    SLICE_X123Y46        FDRE                                         r  main_edabk_snn_param4_storage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y46        FDRE (Prop_fdre_C_Q)         0.100     4.303 r  main_edabk_snn_param4_storage_reg[18]/Q
                         net (fo=5, routed)           0.107     4.410    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/DIC
    SLICE_X122Y45        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       1.002     4.965    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/WCLK
    SLICE_X122Y45        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/RAMC/CLK
                         clock pessimism             -0.747     4.217    
    SLICE_X122Y45        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.346    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_144_146/RAMC
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_edabk_snn_param0_storage_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.709     4.170    sys_clk
    SLICE_X109Y36        FDRE                                         r  main_edabk_snn_param0_storage_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDRE (Prop_fdre_C_Q)         0.100     4.270 r  main_edabk_snn_param0_storage_reg[25]/Q
                         net (fo=5, routed)           0.109     4.380    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/DIB
    SLICE_X108Y34        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.967     4.930    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/WCLK
    SLICE_X108Y34        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/RAMB/CLK
                         clock pessimism             -0.747     4.182    
    SLICE_X108Y34        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.314    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -4.314    
                         arrival time                           4.380    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_edabk_snn_param0_storage_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.434%)  route 0.111ns (52.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.710     4.171    sys_clk
    SLICE_X113Y36        FDRE                                         r  main_edabk_snn_param0_storage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y36        FDRE (Prop_fdre_C_Q)         0.100     4.271 r  main_edabk_snn_param0_storage_reg[30]/Q
                         net (fo=5, routed)           0.111     4.382    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/DIA
    SLICE_X114Y37        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.970     4.933    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/WCLK
    SLICE_X114Y37        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMA/CLK
                         clock pessimism             -0.747     4.185    
    SLICE_X114Y37        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.316    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_edabk_snn_param3_storage_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.561%)  route 0.110ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.744     4.205    sys_clk
    SLICE_X128Y42        FDRE                                         r  main_edabk_snn_param3_storage_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y42        FDRE (Prop_fdre_C_Q)         0.100     4.305 r  main_edabk_snn_param3_storage_reg[20]/Q
                         net (fo=5, routed)           0.110     4.416    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/DIC
    SLICE_X130Y43        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       1.005     4.968    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/WCLK
    SLICE_X130Y43        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/RAMC/CLK
                         clock pessimism             -0.747     4.220    
    SLICE_X130Y43        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.349    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_114_116/RAMC
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.017%)  route 0.117ns (53.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.684     4.145    sys_clk
    SLICE_X123Y82        FDRE                                         r  main_edabk_snn_param6_storage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y82        FDRE (Prop_fdre_C_Q)         0.100     4.245 r  main_edabk_snn_param6_storage_reg[30]/Q
                         net (fo=5, routed)           0.117     4.363    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/DIA
    SLICE_X122Y84        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.924     4.887    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/WCLK
    SLICE_X122Y84        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/RAMA/CLK
                         clock pessimism             -0.727     4.159    
    SLICE_X122Y84        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.290    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_222_224/RAMA
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.535%)  route 0.120ns (54.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.656     4.117    sys_clk
    SLICE_X105Y85        FDRE                                         r  main_edabk_snn_param7_storage_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.100     4.217 r  main_edabk_snn_param7_storage_reg[22]/Q
                         net (fo=5, routed)           0.120     4.337    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/DIA
    SLICE_X104Y87        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.896     4.859    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/WCLK
    SLICE_X104Y87        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/RAMA/CLK
                         clock pessimism             -0.727     4.131    
    SLICE_X104Y87        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.262    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_246_248/RAMA
  -------------------------------------------------------------------
                         required time                         -4.262    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_edabk_snn_param5_storage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.403%)  route 0.120ns (54.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.693     4.154    sys_clk
    SLICE_X128Y56        FDRE                                         r  main_edabk_snn_param5_storage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y56        FDRE (Prop_fdre_C_Q)         0.100     4.254 r  main_edabk_snn_param5_storage_reg[12]/Q
                         net (fo=5, routed)           0.120     4.375    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/DIB
    SLICE_X130Y57        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.932     4.895    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/WCLK
    SLICE_X130Y57        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/RAMB/CLK
                         clock pessimism             -0.727     4.167    
    SLICE_X130Y57        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.299    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_171_173/RAMB
  -------------------------------------------------------------------
                         required time                         -4.299    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y12     storage_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y14     storage_4_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y1      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y6      VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y6      VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y4      VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y4      VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y0      VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y0      VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y7      VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y35    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y35    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y35    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y35    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X94Y91     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_276_278/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X94Y91     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_276_278/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X94Y91     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_276_278/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X94Y91     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_276_278/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X90Y95     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_282_284/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X90Y95     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_282_284/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X118Y84    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_222_224/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_225_227/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_225_227/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_225_227/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_225_227/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_234_236/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_234_236/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_234_236/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y83    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_234_236/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X106Y87    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.592      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.259    10.005 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.116    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y3         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    11.060    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.685    11.746    
                         clock uncertainty           -0.060    11.685    
    SLICE_X152Y3         FDPE (Setup_fdpe_C_D)        0.011    11.696    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.359ns (30.774%)  route 0.808ns (69.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.058ns = ( 14.058 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.443    10.424    idelay_rst
    SLICE_X152Y4         LUT6 (Prop_lut6_I5_O)        0.123    10.547 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.365    10.912    main_crg_ic_reset_i_1_n_0
    SLICE_X153Y8         FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.731    14.058    idelay_clk
    SLICE_X153Y8         FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.660    14.719    
                         clock uncertainty           -0.060    14.658    
    SLICE_X153Y8         FDRE (Setup_fdre_C_D)       -0.022    14.636    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.302ns (29.618%)  route 0.718ns (70.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.259    10.005 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.497    10.502    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT4 (Prop_lut4_I1_O)        0.043    10.545 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.765    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.685    14.746    
                         clock uncertainty           -0.060    14.685    
    SLICE_X152Y4         FDSE (Setup_fdse_C_CE)      -0.178    14.507    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.302ns (29.618%)  route 0.718ns (70.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.259    10.005 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.497    10.502    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT4 (Prop_lut4_I1_O)        0.043    10.545 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.765    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.685    14.746    
                         clock uncertainty           -0.060    14.685    
    SLICE_X152Y4         FDSE (Setup_fdse_C_CE)      -0.178    14.507    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.302ns (29.618%)  route 0.718ns (70.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.259    10.005 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.497    10.502    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT4 (Prop_lut4_I1_O)        0.043    10.545 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.765    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.685    14.746    
                         clock uncertainty           -0.060    14.685    
    SLICE_X152Y4         FDSE (Setup_fdse_C_CE)      -0.178    14.507    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.302ns (29.618%)  route 0.718ns (70.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.259    10.005 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.497    10.502    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT4 (Prop_lut4_I1_O)        0.043    10.545 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.765    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.685    14.746    
                         clock uncertainty           -0.060    14.685    
    SLICE_X152Y4         FDSE (Setup_fdse_C_CE)      -0.178    14.507    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.367ns (36.572%)  route 0.636ns (63.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.236     9.982 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.636    10.618    main_crg_reset_counter[1]
    SLICE_X152Y4         LUT2 (Prop_lut2_I1_O)        0.131    10.749 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.749    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.685    14.746    
                         clock uncertainty           -0.060    14.685    
    SLICE_X152Y4         FDSE (Setup_fdse_C_D)        0.086    14.771    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.236ns (52.363%)  route 0.215ns (47.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.215    10.196    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.721    
                         clock uncertainty           -0.060    14.660    
    SLICE_X152Y4         FDSE (Setup_fdse_C_S)       -0.361    14.299    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.236ns (52.363%)  route 0.215ns (47.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.215    10.196    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.721    
                         clock uncertainty           -0.060    14.660    
    SLICE_X152Y4         FDSE (Setup_fdse_C_S)       -0.361    14.299    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.236ns (52.363%)  route 0.215ns (47.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.060ns = ( 14.060 - 5.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.873     9.746    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_5/Q
                         net (fo=5, routed)           0.215    10.196    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.733    14.060    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.721    
                         clock uncertainty           -0.060    14.660    
    SLICE_X152Y4         FDSE (Setup_fdse_C_S)       -0.361    14.299    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.118     4.359 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.414    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y3         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y3         FDPE (Hold_fdpe_C_D)         0.042     4.283    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.283    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.145ns (47.864%)  route 0.158ns (52.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.118     4.359 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     4.517    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT2 (Prop_lut2_I0_O)        0.027     4.544 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.544    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y4         FDSE (Hold_fdse_C_D)         0.096     4.337    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.544    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.375%)  route 0.158ns (51.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.118     4.359 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     4.517    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT4 (Prop_lut4_I1_O)        0.030     4.547 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.547    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y4         FDSE (Hold_fdse_C_D)         0.096     4.337    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.036%)  route 0.158ns (51.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.118     4.359 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     4.517    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT1 (Prop_lut1_I0_O)        0.028     4.545 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.545    main_crg_reset_counter0[0]
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y4         FDSE (Hold_fdse_C_D)         0.087     4.328    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.036%)  route 0.158ns (51.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.118     4.359 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     4.517    main_crg_reset_counter[0]
    SLICE_X152Y4         LUT3 (Prop_lut3_I1_O)        0.028     4.545 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.545    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y4         FDSE (Hold_fdse_C_D)         0.087     4.328    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.528%)  route 0.097ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.107     4.348 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.445    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.255    
    SLICE_X152Y4         FDSE (Hold_fdse_C_S)        -0.030     4.225    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.528%)  route 0.097ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.107     4.348 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.445    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.255    
    SLICE_X152Y4         FDSE (Hold_fdse_C_S)        -0.030     4.225    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.528%)  route 0.097ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.107     4.348 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.445    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.255    
    SLICE_X152Y4         FDSE (Hold_fdse_C_S)        -0.030     4.225    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.528%)  route 0.097ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y3         FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y3         FDPE (Prop_fdpe_C_Q)         0.107     4.348 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.445    idelay_rst
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.255    
    SLICE_X152Y4         FDSE (Hold_fdse_C_S)        -0.030     4.225    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.173ns (45.725%)  route 0.205ns (54.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.780     4.241    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y4         FDSE (Prop_fdse_C_Q)         0.107     4.348 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.099     4.447    main_crg_reset_counter[3]
    SLICE_X152Y4         LUT4 (Prop_lut4_I3_O)        0.066     4.513 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.106     4.620    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.040     5.003    idelay_clk
    SLICE_X152Y4         FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.761     4.241    
    SLICE_X152Y4         FDSE (Hold_fdse_C_CE)        0.030     4.271    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.271    
                         arrival time                           4.620    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y3     FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y4     main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y4     main_crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X152Y3     FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X153Y8     main_crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y3     FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y4     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y4     main_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y3     FDPE_5/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y4     main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y4     main_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y3     FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y8     main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y3     FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y3     FDPE_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y8     main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y4     main_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y3     FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y3     FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y8     main_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_s7mmcm_clkout
  To Clock:  main_s7mmcm_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 1.062ns (24.654%)  route 3.246ns (75.346%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.292    18.903    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 1.062ns (24.654%)  route 3.246ns (75.346%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.292    18.903    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 1.062ns (24.654%)  route 3.246ns (75.346%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.292    18.903    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 1.062ns (24.654%)  route 3.246ns (75.346%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.292    18.903    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.296ns  (logic 1.062ns (24.723%)  route 3.234ns (75.277%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.280    18.891    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y38         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.296ns  (logic 1.062ns (24.723%)  route 3.234ns (75.277%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.280    18.891    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y38         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.296ns  (logic 1.062ns (24.723%)  route 3.234ns (75.277%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.280    18.891    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y38         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.296ns  (logic 1.062ns (24.723%)  route 3.234ns (75.277%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.931ns = ( 18.931 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.280    18.891    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.604    18.931    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/C
                         clock pessimism              0.564    19.496    
                         clock uncertainty           -0.066    19.429    
    SLICE_X83Y38         FDCE (Setup_fdce_C_CE)      -0.201    19.228    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__6/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[9][128]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.525ns  (logic 0.306ns (6.762%)  route 4.219ns (93.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns = ( 18.928 - 10.000 ) 
    Source Clock Delay      (SCD):    9.601ns = ( 14.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.728    14.601    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/clk
    SLICE_X52Y31         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.263    14.864 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__6/Q
                         net (fo=102, routed)         4.219    19.083    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/wen_reg_rep__6
    SLICE_X55Y5          LUT6 (Prop_lut6_I2_O)        0.043    19.126 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/memory[9][128]_i_1/O
                         net (fo=1, routed)           0.000    19.126    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/wen_reg_rep__6_14
    SLICE_X55Y5          FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[9][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.601    18.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/clk
    SLICE_X55Y5          FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[9][128]/C
                         clock pessimism              0.637    19.566    
                         clock uncertainty           -0.066    19.499    
    SLICE_X55Y5          FDCE (Setup_fdce_C_D)        0.034    19.533    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[9][128]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                         -19.126    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.213ns  (logic 1.062ns (25.205%)  route 3.151ns (74.795%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.932ns = ( 18.932 - 10.000 ) 
    Source Clock Delay      (SCD):    9.596ns = ( 14.596 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9725, routed)        1.723    14.596    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/clk
    SLICE_X57Y21         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDPE (Prop_fdpe_C_Q)         0.228    14.824 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[3]_rep/Q
                         net (fo=91, routed)          0.835    15.659    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[3]_rep
    SLICE_X76Y16         MUXF8 (Prop_muxf8_S_O)       0.141    15.800 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_442/O
                         net (fo=1, routed)           0.611    16.411    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[161]
    SLICE_X80Y7          LUT6 (Prop_lut6_I3_O)        0.126    16.537 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204/O
                         net (fo=1, routed)           0.000    16.537    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_204_n_0
    SLICE_X80Y7          MUXF7 (Prop_muxf7_I0_O)      0.120    16.657 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94/O
                         net (fo=1, routed)           0.000    16.657    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_94_n_0
    SLICE_X80Y7          MUXF8 (Prop_muxf8_I0_O)      0.045    16.702 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.851    17.553    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I1_O)        0.126    17.679 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.679    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X68Y26         MUXF7 (Prop_muxf7_I0_O)      0.107    17.786 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.786    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X68Y26         MUXF8 (Prop_muxf8_I1_O)      0.043    17.829 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.656    18.486    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X81Y39         LUT6 (Prop_lut6_I1_O)        0.126    18.612 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.197    18.809    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X83Y39         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9725, routed)        1.605    18.932    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X83Y39         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/C
                         clock pessimism              0.564    19.497    
                         clock uncertainty           -0.066    19.430    
    SLICE_X83Y39         FDCE (Setup_fdce_C_CE)      -0.201    19.229    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.809    
  -------------------------------------------------------------------
                         slack                                  0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.369%)  route 0.148ns (53.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.700     4.161    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/clk
    SLICE_X80Y49         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[0][4]/Q
                         net (fo=1, routed)           0.148     4.409    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg_n_0_[0][4]
    SLICE_X80Y50         LUT6 (Prop_lut6_I2_O)        0.028     4.437 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.437    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data[4]_i_1_n_0
    SLICE_X80Y50         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.887     4.850    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/clk
    SLICE_X80Y50         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[4]/C
                         clock pessimism             -0.549     4.300    
    SLICE_X80Y50         FDCE (Hold_fdce_C_D)         0.060     4.360    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[2][11]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.135%)  route 0.217ns (62.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.643     4.104    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/clk
    SLICE_X79Y50         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDCE (Prop_fdce_C_Q)         0.100     4.204 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[2][11]/Q
                         net (fo=1, routed)           0.217     4.421    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg_n_0_[2][11]
    SLICE_X80Y50         LUT6 (Prop_lut6_I0_O)        0.028     4.449 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.449    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data[11]_i_1_n_0
    SLICE_X80Y50         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.887     4.850    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/clk
    SLICE_X80Y50         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[11]/C
                         clock pessimism             -0.549     4.300    
    SLICE_X80Y50         FDCE (Hold_fdce_C_D)         0.060     4.360    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][14]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.877%)  route 0.219ns (63.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.693     4.154    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/clk
    SLICE_X79Y41         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.100     4.254 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][14]/Q
                         net (fo=1, routed)           0.219     4.474    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[2][14]
    SLICE_X83Y40         LUT6 (Prop_lut6_I0_O)        0.028     4.502 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[14]_i_1/O
                         net (fo=1, routed)           0.000     4.502    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[14]_i_1_n_0
    SLICE_X83Y40         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.957     4.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/clk
    SLICE_X83Y40         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[14]/C
                         clock pessimism             -0.569     4.350    
    SLICE_X83Y40         FDCE (Hold_fdce_C_D)         0.060     4.410    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.410    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][11]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.375%)  route 0.214ns (62.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.699     4.160    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/clk
    SLICE_X81Y43         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDCE (Prop_fdce_C_Q)         0.100     4.260 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][11]/Q
                         net (fo=1, routed)           0.214     4.475    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[2][11]
    SLICE_X77Y42         LUT6 (Prop_lut6_I0_O)        0.028     4.503 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.503    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[11]_i_1_n_0
    SLICE_X77Y42         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.954     4.917    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/clk
    SLICE_X77Y42         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[11]/C
                         clock pessimism             -0.569     4.347    
    SLICE_X77Y42         FDCE (Hold_fdce_C_D)         0.060     4.407    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.407    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.738     4.199    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y31        FDCE (Prop_fdce_C_Q)         0.100     4.299 r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[8]/Q
                         net (fo=1, routed)           0.055     4.354    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg_n_0_[8]
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.996     4.959    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[8]/C
                         clock pessimism             -0.759     4.199    
    SLICE_X131Y31        FDCE (Hold_fdce_C_D)         0.049     4.248    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.248    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[1][19]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.700     4.161    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/clk
    SLICE_X92Y33         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y33         FDCE (Prop_fdce_C_Q)         0.100     4.261 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[1][19]/Q
                         net (fo=1, routed)           0.052     4.313    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg_n_0_[1][19]
    SLICE_X93Y33         LUT6 (Prop_lut6_I5_O)        0.028     4.341 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data[19]_i_1/O
                         net (fo=1, routed)           0.000     4.341    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data[19]_i_1_n_0
    SLICE_X93Y33         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.957     4.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/clk
    SLICE_X93Y33         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[19]/C
                         clock pessimism             -0.747     4.172    
    SLICE_X93Y33         FDCE (Hold_fdce_C_D)         0.061     4.233    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.738     4.199    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y31        FDCE (Prop_fdce_C_Q)         0.100     4.299 r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/Q
                         net (fo=1, routed)           0.055     4.354    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg_n_0_[2]
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.996     4.959    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/C
                         clock pessimism             -0.759     4.199    
    SLICE_X131Y31        FDCE (Hold_fdce_C_D)         0.047     4.246    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.738     4.199    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y31        FDCE (Prop_fdce_C_Q)         0.100     4.299 r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/Q
                         net (fo=1, routed)           0.055     4.354    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg_n_0_[6]
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.996     4.959    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/clk
    SLICE_X131Y31        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/C
                         clock pessimism             -0.759     4.199    
    SLICE_X131Y31        FDCE (Hold_fdce_C_D)         0.047     4.246    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           4.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq1_wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq2_wptr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.710     4.171    snn_1x1_wrapper/load_packet_fifo/sync_w2r/clk
    SLICE_X112Y35        FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq1_wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y35        FDCE (Prop_fdce_C_Q)         0.100     4.271 r  snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq1_wptr_reg[8]/Q
                         net (fo=1, routed)           0.058     4.329    snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq1_wptr_reg_n_0_[8]
    SLICE_X112Y35        FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq2_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.969     4.932    snn_1x1_wrapper/load_packet_fifo/sync_w2r/clk
    SLICE_X112Y35        FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq2_wptr_reg[8]/C
                         clock pessimism             -0.760     4.171    
    SLICE_X112Y35        FDCE (Hold_fdce_C_D)         0.049     4.220    snn_1x1_wrapper/load_packet_fifo/sync_w2r/rq2_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.157ns (43.296%)  route 0.206ns (56.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9725, routed)        0.691     4.152    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/clk
    SLICE_X75Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y34         FDCE (Prop_fdce_C_Q)         0.091     4.243 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[0][7]/Q
                         net (fo=1, routed)           0.206     4.449    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg_n_0_[0][7]
    SLICE_X81Y34         LUT6 (Prop_lut6_I2_O)        0.066     4.515 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.515    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data[7]_i_1_n_0
    SLICE_X81Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9725, routed)        0.952     4.915    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/clk
    SLICE_X81Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[7]/C
                         clock pessimism             -0.569     4.345    
    SLICE_X81Y34         FDCE (Hold_fdce_C_D)         0.060     4.405    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_s7mmcm_clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X66Y61     snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X61Y62     snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X62Y62     snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X63Y62     snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X61Y62     snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X96Y31     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X96Y31     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][20]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X96Y31     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X102Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X102Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X102Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X102Y27    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y27     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y27     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X98Y27     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_84_86/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X98Y27     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_84_86/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X98Y27     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_84_86/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y40    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_99_101/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y40    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_99_101/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y40    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_99_101/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X104Y40    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_99_101/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y54     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_93_95/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y54     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_93_95/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y54     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_93_95/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.359ns (5.662%)  route 5.982ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.894    16.086    snn_1x1_wrapper/packet_out_fifo/rptr_empty/FDPE_1
    SLICE_X63Y59         FDPE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X63Y59         FDPE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X63Y59         FDPE (Recov_fdpe_C_PRE)     -0.178    17.075    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.359ns (5.662%)  route 5.982ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.894    16.086    snn_1x1_wrapper/packet_out_fifo/rptr_empty/FDPE_1
    SLICE_X62Y59         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X62Y59         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[6]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X62Y59         FDCE (Recov_fdce_C_CLR)     -0.154    17.099    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[6]
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.359ns (5.662%)  route 5.982ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.894    16.086    snn_1x1_wrapper/packet_out_fifo/rptr_empty/FDPE_1
    SLICE_X62Y59         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X62Y59         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[7]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X62Y59         FDCE (Recov_fdce_C_CLR)     -0.154    17.099    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[7]
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[5]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.359ns (5.662%)  route 5.982ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.894    16.086    snn_1x1_wrapper/packet_out_fifo/rptr_empty/FDPE_1
    SLICE_X62Y59         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X62Y59         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[5]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X62Y59         FDCE (Recov_fdce_C_CLR)     -0.154    17.099    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 0.359ns (5.662%)  route 5.982ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.894    16.086    snn_1x1_wrapper/packet_out_fifo/rptr_empty/FDPE_1
    SLICE_X62Y59         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X62Y59         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X62Y59         FDCE (Recov_fdce_C_CLR)     -0.154    17.099    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         17.099    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.359ns (5.830%)  route 5.799ns (94.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.711    15.904    snn_1x1_wrapper/packet_out_fifo/sync_w2r/FDPE_1
    SLICE_X63Y60         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X63Y60         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.040    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.359ns (5.830%)  route 5.799ns (94.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.711    15.904    snn_1x1_wrapper/packet_out_fifo/sync_w2r/FDPE_1
    SLICE_X63Y60         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X63Y60         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.040    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.359ns (5.830%)  route 5.799ns (94.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.711    15.904    snn_1x1_wrapper/packet_out_fifo/sync_w2r/FDPE_1
    SLICE_X63Y60         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X63Y60         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.040    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.359ns (5.830%)  route 5.799ns (94.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.711    15.904    snn_1x1_wrapper/packet_out_fifo/sync_w2r/FDPE_1
    SLICE_X63Y60         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X63Y60         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.040    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.359ns (5.830%)  route 5.799ns (94.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.746ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10719, routed)       1.873     9.746    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.236     9.982 r  FDPE_1/Q
                         net (fo=2720, routed)        3.087    13.069    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.123    13.192 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        2.711    15.904    snn_1x1_wrapper/packet_out_fifo/sync_w2r/FDPE_1
    SLICE_X63Y60         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10719, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X63Y60         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X63Y60         FDCE (Recov_fdce_C_CLR)     -0.212    17.040    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  1.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.171ns (8.231%)  route 1.907ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.236     6.320    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y84        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.926     4.889    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y84        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__0/C
                         clock pessimism             -0.549     4.339    
    SLICE_X124Y84        FDCE (Remov_fdce_C_CLR)     -0.069     4.270    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.171ns (8.231%)  route 1.907ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.236     6.320    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y84        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.926     4.889    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y84        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]/C
                         clock pessimism             -0.549     4.339    
    SLICE_X124Y84        FDCE (Remov_fdce_C_CLR)     -0.069     4.270    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.171ns (8.231%)  route 1.907ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.236     6.320    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y84        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.926     4.889    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y84        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]_rep__2/C
                         clock pessimism             -0.549     4.339    
    SLICE_X124Y84        FDCE (Remov_fdce_C_CLR)     -0.069     4.270    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.171ns (8.231%)  route 1.907ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.236     6.320    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y84        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.926     4.889    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y84        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep__1/C
                         clock pessimism             -0.549     4.339    
    SLICE_X124Y84        FDCE (Remov_fdce_C_CLR)     -0.069     4.270    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.240ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.171ns (7.572%)  route 2.087ns (92.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.417     6.501    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X125Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.916     4.879    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X125Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]/C
                         clock pessimism             -0.549     4.329    
    SLICE_X125Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           6.501    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__1/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.171ns (7.565%)  route 2.089ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.419     6.503    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.916     4.879    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__1/C
                         clock pessimism             -0.549     4.329    
    SLICE_X124Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           6.503    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.171ns (7.565%)  route 2.089ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.419     6.503    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.916     4.879    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                         clock pessimism             -0.549     4.329    
    SLICE_X124Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           6.503    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.171ns (7.565%)  route 2.089ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.419     6.503    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.916     4.879    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep/C
                         clock pessimism             -0.549     4.329    
    SLICE_X124Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           6.503    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.171ns (7.565%)  route 2.089ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.419     6.503    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X124Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.916     4.879    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X124Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep__0/C
                         clock pessimism             -0.549     4.329    
    SLICE_X124Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           6.503    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.254ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.171ns (7.535%)  route 2.099ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10719, routed)       0.781     4.242    sys_clk
    SLICE_X152Y1         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y1         FDPE (Prop_fdpe_C_Q)         0.107     4.349 r  FDPE_1/Q
                         net (fo=2720, routed)        1.670     6.020    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/sys_rst
    SLICE_X126Y89        LUT1 (Prop_lut1_I0_O)        0.064     6.084 f  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory[0][255]_i_2/O
                         net (fo=5909, routed)        0.428     6.512    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/FDPE_1
    SLICE_X123Y75        FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10719, routed)       0.914     4.877    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X123Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/C
                         clock pessimism             -0.549     4.327    
    SLICE_X123Y75        FDCE (Remov_fdce_C_CLR)     -0.069     4.258    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           6.512    
  -------------------------------------------------------------------
                         slack                                  2.254    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p  | cpu_reset      | FDCE           | -        |    -0.566 (r) | FAST    |     2.906 (r) | SLOW    |                  |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | serial_rx      | FDRE           | -        |    -0.649 (r) | FAST    |     5.050 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     14.442 (r) | SLOW    |      6.338 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     14.668 (r) | SLOW    |      6.455 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     14.546 (r) | SLOW    |      6.391 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     14.543 (r) | SLOW    |      6.398 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     14.767 (r) | SLOW    |      6.499 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     14.350 (r) | SLOW    |      6.294 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     14.189 (r) | SLOW    |      6.196 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     14.770 (r) | SLOW    |      6.504 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     14.145 (r) | SLOW    |      6.146 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     13.752 (r) | SLOW    |      5.940 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     14.068 (r) | SLOW    |      6.102 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     13.835 (r) | SLOW    |      5.984 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     14.059 (r) | SLOW    |      6.089 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     13.962 (r) | SLOW    |      6.045 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     13.667 (r) | SLOW    |      5.884 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     13.753 (r) | SLOW    |      5.928 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     13.249 (r) | SLOW    |      5.649 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     13.079 (r) | SLOW    |      5.548 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.445 (r) | SLOW    |      5.767 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     13.439 (r) | SLOW    |      5.760 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.179 (r) | SLOW    |      5.605 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     13.154 (r) | SLOW    |      5.592 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.363 (r) | SLOW    |      5.714 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.441 (r) | SLOW    |      5.758 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     12.326 (r) | SLOW    |      5.157 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     12.865 (r) | SLOW    |      5.444 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     12.384 (r) | SLOW    |      5.197 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     12.654 (r) | SLOW    |      5.340 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     12.773 (r) | SLOW    |      5.398 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     12.666 (r) | SLOW    |      5.348 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     12.483 (r) | SLOW    |      5.243 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     12.315 (r) | SLOW    |      5.151 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[32]   | FDRE           | -        |     13.597 (r) | SLOW    |      5.846 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[33]   | FDRE           | -        |     13.778 (r) | SLOW    |      5.941 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[34]   | FDRE           | -        |     13.951 (r) | SLOW    |      6.045 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[35]   | FDRE           | -        |     13.963 (r) | SLOW    |      6.054 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[36]   | FDRE           | -        |     14.066 (r) | SLOW    |      6.107 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[37]   | FDRE           | -        |     13.521 (r) | SLOW    |      5.794 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[38]   | FDRE           | -        |     13.690 (r) | SLOW    |      5.897 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[39]   | FDRE           | -        |     13.787 (r) | SLOW    |      5.950 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[40]   | FDRE           | -        |     14.578 (r) | SLOW    |      6.368 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[41]   | FDRE           | -        |     14.667 (r) | SLOW    |      6.416 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[42]   | FDRE           | -        |     14.396 (r) | SLOW    |      6.260 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[43]   | FDRE           | -        |     14.585 (r) | SLOW    |      6.355 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[44]   | FDRE           | -        |     14.768 (r) | SLOW    |      6.469 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[45]   | FDRE           | -        |     14.676 (r) | SLOW    |      6.417 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[46]   | FDRE           | -        |     14.309 (r) | SLOW    |      6.203 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[47]   | FDRE           | -        |     14.505 (r) | SLOW    |      6.303 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[48]   | FDRE           | -        |     15.353 (r) | SLOW    |      6.781 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[49]   | FDRE           | -        |     15.439 (r) | SLOW    |      6.830 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[50]   | FDRE           | -        |     15.131 (r) | SLOW    |      6.681 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[51]   | FDRE           | -        |     15.049 (r) | SLOW    |      6.629 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[52]   | FDRE           | -        |     15.523 (r) | SLOW    |      6.881 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[53]   | FDRE           | -        |     14.942 (r) | SLOW    |      6.580 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[54]   | FDRE           | -        |     15.430 (r) | SLOW    |      6.829 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[55]   | FDRE           | -        |     15.029 (r) | SLOW    |      6.628 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[56]   | FDRE           | -        |     16.013 (r) | SLOW    |      7.135 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[57]   | FDRE           | -        |     16.096 (r) | SLOW    |      7.192 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[58]   | FDRE           | -        |     15.789 (r) | SLOW    |      7.030 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[59]   | FDRE           | -        |     15.798 (r) | SLOW    |      7.039 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[60]   | FDRE           | -        |     15.692 (r) | SLOW    |      6.981 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[61]   | FDRE           | -        |     15.701 (r) | SLOW    |      6.986 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[62]   | FDRE           | -        |     16.200 (r) | SLOW    |      7.235 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[63]   | FDRE           | -        |     16.280 (r) | SLOW    |      7.283 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     13.223 (r) | SLOW    |      5.686 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     12.902 (r) | SLOW    |      5.485 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     12.694 (r) | SLOW    |      5.371 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     12.407 (r) | SLOW    |      5.219 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[4] | FDRE           | -        |     13.746 (r) | SLOW    |      5.927 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[5] | FDRE           | -        |     13.954 (r) | SLOW    |      6.022 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[6] | FDRE           | -        |     14.485 (r) | SLOW    |      6.321 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[7] | FDRE           | -        |     14.939 (r) | SLOW    |      6.558 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     13.227 (r) | SLOW    |      5.686 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     12.905 (r) | SLOW    |      5.485 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     12.691 (r) | SLOW    |      5.371 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     12.402 (r) | SLOW    |      5.219 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[4] | FDRE           | -        |     13.746 (r) | SLOW    |      5.927 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[5] | FDRE           | -        |     13.953 (r) | SLOW    |      6.022 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[6] | FDRE           | -        |     14.482 (r) | SLOW    |      6.321 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[7] | FDRE           | -        |     14.934 (r) | SLOW    |      6.558 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     17.474 (r) | SLOW    |      7.772 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     14.595 (r) | SLOW    |      6.357 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     14.952 (r) | SLOW    |      6.525 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     14.895 (r) | SLOW    |      6.439 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     14.986 (r) | SLOW    |      6.534 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     17.777 (r) | SLOW    |      7.928 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     19.665 (r) | SLOW    |      8.891 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     19.105 (r) | SLOW    |      8.639 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     19.717 (r) | SLOW    |      8.922 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | main_crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |        22.169 | SLOW    |        21.208 | SLOW    |         4.675 | SLOW    |         6.115 | SLOW    |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 3.736 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.442 (r) | SLOW    |   4.675 (r) | FAST    |    1.898 |
ddram_dq[1]        |   14.668 (r) | SLOW    |   4.677 (r) | FAST    |    2.124 |
ddram_dq[2]        |   14.546 (r) | SLOW    |   4.676 (r) | FAST    |    2.002 |
ddram_dq[3]        |   14.543 (r) | SLOW    |   4.676 (r) | FAST    |    1.999 |
ddram_dq[4]        |   14.767 (r) | SLOW    |   4.677 (r) | FAST    |    2.223 |
ddram_dq[5]        |   14.350 (r) | SLOW    |   4.675 (r) | FAST    |    1.806 |
ddram_dq[6]        |   14.189 (r) | SLOW    |   4.675 (r) | FAST    |    1.645 |
ddram_dq[7]        |   14.770 (r) | SLOW    |   4.677 (r) | FAST    |    2.226 |
ddram_dq[8]        |   14.145 (r) | SLOW    |   4.673 (r) | FAST    |    1.601 |
ddram_dq[9]        |   13.752 (r) | SLOW    |   4.668 (r) | FAST    |    1.208 |
ddram_dq[10]       |   14.068 (r) | SLOW    |   4.673 (r) | FAST    |    1.524 |
ddram_dq[11]       |   13.835 (r) | SLOW    |   4.668 (r) | FAST    |    1.291 |
ddram_dq[12]       |   14.059 (r) | SLOW    |   4.671 (r) | FAST    |    1.515 |
ddram_dq[13]       |   13.962 (r) | SLOW    |   4.671 (r) | FAST    |    1.418 |
ddram_dq[14]       |   13.667 (r) | SLOW    |   4.667 (r) | FAST    |    1.123 |
ddram_dq[15]       |   13.753 (r) | SLOW    |   4.667 (r) | FAST    |    1.209 |
ddram_dq[16]       |   13.249 (r) | SLOW    |   4.673 (r) | FAST    |    0.705 |
ddram_dq[17]       |   13.079 (r) | SLOW    |   4.673 (r) | FAST    |    0.535 |
ddram_dq[18]       |   13.445 (r) | SLOW    |   4.668 (r) | FAST    |    0.901 |
ddram_dq[19]       |   13.439 (r) | SLOW    |   4.668 (r) | FAST    |    0.895 |
ddram_dq[20]       |   13.179 (r) | SLOW    |   4.673 (r) | FAST    |    0.635 |
ddram_dq[21]       |   13.154 (r) | SLOW    |   4.673 (r) | FAST    |    0.610 |
ddram_dq[22]       |   13.363 (r) | SLOW    |   4.669 (r) | FAST    |    0.819 |
ddram_dq[23]       |   13.441 (r) | SLOW    |   4.669 (r) | FAST    |    0.897 |
ddram_dq[24]       |   12.567 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[25]       |   12.865 (r) | SLOW    |   4.675 (r) | FAST    |    0.321 |
ddram_dq[26]       |   12.544 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[27]       |   12.654 (r) | SLOW    |   4.676 (r) | FAST    |    0.113 |
ddram_dq[28]       |   12.773 (r) | SLOW    |   4.675 (r) | FAST    |    0.229 |
ddram_dq[29]       |   12.666 (r) | SLOW    |   4.676 (r) | FAST    |    0.122 |
ddram_dq[30]       |   12.557 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[31]       |   12.561 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   13.597 (r) | SLOW    |   4.573 (r) | FAST    |    1.053 |
ddram_dq[33]       |   13.778 (r) | SLOW    |   4.572 (r) | FAST    |    1.234 |
ddram_dq[34]       |   13.951 (r) | SLOW    |   4.571 (r) | FAST    |    1.407 |
ddram_dq[35]       |   13.963 (r) | SLOW    |   4.571 (r) | FAST    |    1.419 |
ddram_dq[36]       |   14.066 (r) | SLOW    |   4.571 (r) | FAST    |    1.522 |
ddram_dq[37]       |   13.521 (r) | SLOW    |   4.573 (r) | FAST    |    0.977 |
ddram_dq[38]       |   13.690 (r) | SLOW    |   4.573 (r) | FAST    |    1.145 |
ddram_dq[39]       |   13.787 (r) | SLOW    |   4.572 (r) | FAST    |    1.243 |
ddram_dq[40]       |   14.578 (r) | SLOW    |   4.564 (r) | FAST    |    2.034 |
ddram_dq[41]       |   14.667 (r) | SLOW    |   4.564 (r) | FAST    |    2.123 |
ddram_dq[42]       |   14.396 (r) | SLOW    |   4.567 (r) | FAST    |    1.852 |
ddram_dq[43]       |   14.585 (r) | SLOW    |   4.567 (r) | FAST    |    2.041 |
ddram_dq[44]       |   14.768 (r) | SLOW    |   4.563 (r) | FAST    |    2.224 |
ddram_dq[45]       |   14.676 (r) | SLOW    |   4.563 (r) | FAST    |    2.131 |
ddram_dq[46]       |   14.309 (r) | SLOW    |   4.569 (r) | FAST    |    1.765 |
ddram_dq[47]       |   14.505 (r) | SLOW    |   4.569 (r) | FAST    |    1.961 |
ddram_dq[48]       |   15.353 (r) | SLOW    |   4.569 (r) | FAST    |    2.809 |
ddram_dq[49]       |   15.439 (r) | SLOW    |   4.569 (r) | FAST    |    2.895 |
ddram_dq[50]       |   15.131 (r) | SLOW    |   4.565 (r) | FAST    |    2.587 |
ddram_dq[51]       |   15.049 (r) | SLOW    |   4.565 (r) | FAST    |    2.505 |
ddram_dq[52]       |   15.523 (r) | SLOW    |   4.569 (r) | FAST    |    2.979 |
ddram_dq[53]       |   14.942 (r) | SLOW    |   4.564 (r) | FAST    |    2.398 |
ddram_dq[54]       |   15.430 (r) | SLOW    |   4.569 (r) | FAST    |    2.886 |
ddram_dq[55]       |   15.029 (r) | SLOW    |   4.564 (r) | FAST    |    2.485 |
ddram_dq[56]       |   16.013 (r) | SLOW    |   4.573 (r) | FAST    |    3.469 |
ddram_dq[57]       |   16.096 (r) | SLOW    |   4.573 (r) | FAST    |    3.552 |
ddram_dq[58]       |   15.789 (r) | SLOW    |   4.572 (r) | FAST    |    3.245 |
ddram_dq[59]       |   15.798 (r) | SLOW    |   4.572 (r) | FAST    |    3.254 |
ddram_dq[60]       |   15.692 (r) | SLOW    |   4.571 (r) | FAST    |    3.148 |
ddram_dq[61]       |   15.701 (r) | SLOW    |   4.571 (r) | FAST    |    3.157 |
ddram_dq[62]       |   16.200 (r) | SLOW    |   4.573 (r) | FAST    |    3.656 |
ddram_dq[63]       |   16.280 (r) | SLOW    |   4.573 (r) | FAST    |    3.736 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.280 (r) | SLOW    |   4.563 (r) | FAST    |    3.736 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.015 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.223 (r) | SLOW    |   4.676 (r) | FAST    |    0.299 |
ddram_dqs_n[1]     |   12.931 (r) | SLOW    |   4.669 (r) | FAST    |    0.104 |
ddram_dqs_n[2]     |   12.927 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.746 (r) | SLOW    |   4.572 (r) | FAST    |    0.822 |
ddram_dqs_n[5]     |   13.954 (r) | SLOW    |   4.565 (r) | FAST    |    1.030 |
ddram_dqs_n[6]     |   14.485 (r) | SLOW    |   4.567 (r) | FAST    |    1.561 |
ddram_dqs_n[7]     |   14.939 (r) | SLOW    |   4.572 (r) | FAST    |    2.015 |
ddram_dqs_p[0]     |   13.227 (r) | SLOW    |   4.676 (r) | FAST    |    0.303 |
ddram_dqs_p[1]     |   12.935 (r) | SLOW    |   4.669 (r) | FAST    |    0.104 |
ddram_dqs_p[2]     |   12.924 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.746 (r) | SLOW    |   4.572 (r) | FAST    |    0.822 |
ddram_dqs_p[5]     |   13.953 (r) | SLOW    |   4.565 (r) | FAST    |    1.029 |
ddram_dqs_p[6]     |   14.482 (r) | SLOW    |   4.567 (r) | FAST    |    1.558 |
ddram_dqs_p[7]     |   14.934 (r) | SLOW    |   4.572 (r) | FAST    |    2.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.939 (r) | SLOW    |   4.565 (r) | FAST    |    2.015 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




