
The WatchDog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004800  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080048c0  080048c0  000058c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800496c  0800496c  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  0800496c  0800496c  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800496c  0800496c  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800496c  0800496c  0000596c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004970  08004970  00005970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004974  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000010  08004984  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08004984  000060e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0ea  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002089  00000000  00000000  00012122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  000141b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096a  00000000  00000000  00014e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010268  00000000  00000000  00015792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f67f  00000000  00000000  000259fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d6cc  00000000  00000000  00035079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00092745  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dc4  00000000  00000000  00092788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0009554c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080048a8 	.word	0x080048a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080048a8 	.word	0x080048a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fb6d 	bl	8000908 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 faed 	bl	8000818 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fb5f 	bl	8000908 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb55 	bl	8000908 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fafb 	bl	8000868 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 faf1 	bl	8000868 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_f2uiz>:
 8000294:	219e      	movs	r1, #158	@ 0x9e
 8000296:	b510      	push	{r4, lr}
 8000298:	05c9      	lsls	r1, r1, #23
 800029a:	1c04      	adds	r4, r0, #0
 800029c:	f7ff fff0 	bl	8000280 <__aeabi_fcmpge>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d103      	bne.n	80002ac <__aeabi_f2uiz+0x18>
 80002a4:	1c20      	adds	r0, r4, #0
 80002a6:	f000 fe5f 	bl	8000f68 <__aeabi_f2iz>
 80002aa:	bd10      	pop	{r4, pc}
 80002ac:	219e      	movs	r1, #158	@ 0x9e
 80002ae:	1c20      	adds	r0, r4, #0
 80002b0:	05c9      	lsls	r1, r1, #23
 80002b2:	f000 fcb5 	bl	8000c20 <__aeabi_fsub>
 80002b6:	f000 fe57 	bl	8000f68 <__aeabi_f2iz>
 80002ba:	2380      	movs	r3, #128	@ 0x80
 80002bc:	061b      	lsls	r3, r3, #24
 80002be:	469c      	mov	ip, r3
 80002c0:	4460      	add	r0, ip
 80002c2:	e7f2      	b.n	80002aa <__aeabi_f2uiz+0x16>

080002c4 <__aeabi_fadd>:
 80002c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c6:	46ce      	mov	lr, r9
 80002c8:	4647      	mov	r7, r8
 80002ca:	0243      	lsls	r3, r0, #9
 80002cc:	0a5a      	lsrs	r2, r3, #9
 80002ce:	024e      	lsls	r6, r1, #9
 80002d0:	0045      	lsls	r5, r0, #1
 80002d2:	0fc4      	lsrs	r4, r0, #31
 80002d4:	0048      	lsls	r0, r1, #1
 80002d6:	4691      	mov	r9, r2
 80002d8:	0e2d      	lsrs	r5, r5, #24
 80002da:	0a72      	lsrs	r2, r6, #9
 80002dc:	0e00      	lsrs	r0, r0, #24
 80002de:	4694      	mov	ip, r2
 80002e0:	b580      	push	{r7, lr}
 80002e2:	099b      	lsrs	r3, r3, #6
 80002e4:	0fc9      	lsrs	r1, r1, #31
 80002e6:	09b6      	lsrs	r6, r6, #6
 80002e8:	1a2a      	subs	r2, r5, r0
 80002ea:	428c      	cmp	r4, r1
 80002ec:	d021      	beq.n	8000332 <__aeabi_fadd+0x6e>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	dd0d      	ble.n	800030e <__aeabi_fadd+0x4a>
 80002f2:	2800      	cmp	r0, #0
 80002f4:	d12d      	bne.n	8000352 <__aeabi_fadd+0x8e>
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d100      	bne.n	80002fc <__aeabi_fadd+0x38>
 80002fa:	e08d      	b.n	8000418 <__aeabi_fadd+0x154>
 80002fc:	1e51      	subs	r1, r2, #1
 80002fe:	2a01      	cmp	r2, #1
 8000300:	d100      	bne.n	8000304 <__aeabi_fadd+0x40>
 8000302:	e11d      	b.n	8000540 <__aeabi_fadd+0x27c>
 8000304:	2aff      	cmp	r2, #255	@ 0xff
 8000306:	d100      	bne.n	800030a <__aeabi_fadd+0x46>
 8000308:	e0ab      	b.n	8000462 <__aeabi_fadd+0x19e>
 800030a:	000a      	movs	r2, r1
 800030c:	e027      	b.n	800035e <__aeabi_fadd+0x9a>
 800030e:	2a00      	cmp	r2, #0
 8000310:	d04d      	beq.n	80003ae <__aeabi_fadd+0xea>
 8000312:	1b42      	subs	r2, r0, r5
 8000314:	2d00      	cmp	r5, #0
 8000316:	d000      	beq.n	800031a <__aeabi_fadd+0x56>
 8000318:	e0cc      	b.n	80004b4 <__aeabi_fadd+0x1f0>
 800031a:	2b00      	cmp	r3, #0
 800031c:	d100      	bne.n	8000320 <__aeabi_fadd+0x5c>
 800031e:	e079      	b.n	8000414 <__aeabi_fadd+0x150>
 8000320:	1e54      	subs	r4, r2, #1
 8000322:	2a01      	cmp	r2, #1
 8000324:	d100      	bne.n	8000328 <__aeabi_fadd+0x64>
 8000326:	e128      	b.n	800057a <__aeabi_fadd+0x2b6>
 8000328:	2aff      	cmp	r2, #255	@ 0xff
 800032a:	d100      	bne.n	800032e <__aeabi_fadd+0x6a>
 800032c:	e097      	b.n	800045e <__aeabi_fadd+0x19a>
 800032e:	0022      	movs	r2, r4
 8000330:	e0c5      	b.n	80004be <__aeabi_fadd+0x1fa>
 8000332:	2a00      	cmp	r2, #0
 8000334:	dc00      	bgt.n	8000338 <__aeabi_fadd+0x74>
 8000336:	e096      	b.n	8000466 <__aeabi_fadd+0x1a2>
 8000338:	2800      	cmp	r0, #0
 800033a:	d04f      	beq.n	80003dc <__aeabi_fadd+0x118>
 800033c:	2dff      	cmp	r5, #255	@ 0xff
 800033e:	d100      	bne.n	8000342 <__aeabi_fadd+0x7e>
 8000340:	e08f      	b.n	8000462 <__aeabi_fadd+0x19e>
 8000342:	2180      	movs	r1, #128	@ 0x80
 8000344:	04c9      	lsls	r1, r1, #19
 8000346:	430e      	orrs	r6, r1
 8000348:	2a1b      	cmp	r2, #27
 800034a:	dd51      	ble.n	80003f0 <__aeabi_fadd+0x12c>
 800034c:	002a      	movs	r2, r5
 800034e:	3301      	adds	r3, #1
 8000350:	e018      	b.n	8000384 <__aeabi_fadd+0xc0>
 8000352:	2dff      	cmp	r5, #255	@ 0xff
 8000354:	d100      	bne.n	8000358 <__aeabi_fadd+0x94>
 8000356:	e084      	b.n	8000462 <__aeabi_fadd+0x19e>
 8000358:	2180      	movs	r1, #128	@ 0x80
 800035a:	04c9      	lsls	r1, r1, #19
 800035c:	430e      	orrs	r6, r1
 800035e:	2101      	movs	r1, #1
 8000360:	2a1b      	cmp	r2, #27
 8000362:	dc08      	bgt.n	8000376 <__aeabi_fadd+0xb2>
 8000364:	0031      	movs	r1, r6
 8000366:	2020      	movs	r0, #32
 8000368:	40d1      	lsrs	r1, r2
 800036a:	1a82      	subs	r2, r0, r2
 800036c:	4096      	lsls	r6, r2
 800036e:	0032      	movs	r2, r6
 8000370:	1e50      	subs	r0, r2, #1
 8000372:	4182      	sbcs	r2, r0
 8000374:	4311      	orrs	r1, r2
 8000376:	1a5b      	subs	r3, r3, r1
 8000378:	015a      	lsls	r2, r3, #5
 800037a:	d459      	bmi.n	8000430 <__aeabi_fadd+0x16c>
 800037c:	2107      	movs	r1, #7
 800037e:	002a      	movs	r2, r5
 8000380:	4019      	ands	r1, r3
 8000382:	d049      	beq.n	8000418 <__aeabi_fadd+0x154>
 8000384:	210f      	movs	r1, #15
 8000386:	4019      	ands	r1, r3
 8000388:	2904      	cmp	r1, #4
 800038a:	d000      	beq.n	800038e <__aeabi_fadd+0xca>
 800038c:	3304      	adds	r3, #4
 800038e:	0159      	lsls	r1, r3, #5
 8000390:	d542      	bpl.n	8000418 <__aeabi_fadd+0x154>
 8000392:	1c50      	adds	r0, r2, #1
 8000394:	2afe      	cmp	r2, #254	@ 0xfe
 8000396:	d03a      	beq.n	800040e <__aeabi_fadd+0x14a>
 8000398:	019b      	lsls	r3, r3, #6
 800039a:	b2c0      	uxtb	r0, r0
 800039c:	0a5b      	lsrs	r3, r3, #9
 800039e:	05c0      	lsls	r0, r0, #23
 80003a0:	4318      	orrs	r0, r3
 80003a2:	07e4      	lsls	r4, r4, #31
 80003a4:	4320      	orrs	r0, r4
 80003a6:	bcc0      	pop	{r6, r7}
 80003a8:	46b9      	mov	r9, r7
 80003aa:	46b0      	mov	r8, r6
 80003ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003ae:	20fe      	movs	r0, #254	@ 0xfe
 80003b0:	4680      	mov	r8, r0
 80003b2:	1c6f      	adds	r7, r5, #1
 80003b4:	0038      	movs	r0, r7
 80003b6:	4647      	mov	r7, r8
 80003b8:	4207      	tst	r7, r0
 80003ba:	d000      	beq.n	80003be <__aeabi_fadd+0xfa>
 80003bc:	e08e      	b.n	80004dc <__aeabi_fadd+0x218>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d000      	beq.n	80003c4 <__aeabi_fadd+0x100>
 80003c2:	e0b4      	b.n	800052e <__aeabi_fadd+0x26a>
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0x106>
 80003c8:	e0db      	b.n	8000582 <__aeabi_fadd+0x2be>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d06c      	beq.n	80004a8 <__aeabi_fadd+0x1e4>
 80003ce:	1b98      	subs	r0, r3, r6
 80003d0:	0145      	lsls	r5, r0, #5
 80003d2:	d400      	bmi.n	80003d6 <__aeabi_fadd+0x112>
 80003d4:	e0f7      	b.n	80005c6 <__aeabi_fadd+0x302>
 80003d6:	000c      	movs	r4, r1
 80003d8:	1af3      	subs	r3, r6, r3
 80003da:	e03d      	b.n	8000458 <__aeabi_fadd+0x194>
 80003dc:	2e00      	cmp	r6, #0
 80003de:	d01b      	beq.n	8000418 <__aeabi_fadd+0x154>
 80003e0:	1e51      	subs	r1, r2, #1
 80003e2:	2a01      	cmp	r2, #1
 80003e4:	d100      	bne.n	80003e8 <__aeabi_fadd+0x124>
 80003e6:	e082      	b.n	80004ee <__aeabi_fadd+0x22a>
 80003e8:	2aff      	cmp	r2, #255	@ 0xff
 80003ea:	d03a      	beq.n	8000462 <__aeabi_fadd+0x19e>
 80003ec:	000a      	movs	r2, r1
 80003ee:	e7ab      	b.n	8000348 <__aeabi_fadd+0x84>
 80003f0:	0031      	movs	r1, r6
 80003f2:	2020      	movs	r0, #32
 80003f4:	40d1      	lsrs	r1, r2
 80003f6:	1a82      	subs	r2, r0, r2
 80003f8:	4096      	lsls	r6, r2
 80003fa:	0032      	movs	r2, r6
 80003fc:	1e50      	subs	r0, r2, #1
 80003fe:	4182      	sbcs	r2, r0
 8000400:	430a      	orrs	r2, r1
 8000402:	189b      	adds	r3, r3, r2
 8000404:	015a      	lsls	r2, r3, #5
 8000406:	d5b9      	bpl.n	800037c <__aeabi_fadd+0xb8>
 8000408:	1c6a      	adds	r2, r5, #1
 800040a:	2dfe      	cmp	r5, #254	@ 0xfe
 800040c:	d175      	bne.n	80004fa <__aeabi_fadd+0x236>
 800040e:	20ff      	movs	r0, #255	@ 0xff
 8000410:	2300      	movs	r3, #0
 8000412:	e7c4      	b.n	800039e <__aeabi_fadd+0xda>
 8000414:	000c      	movs	r4, r1
 8000416:	0033      	movs	r3, r6
 8000418:	08db      	lsrs	r3, r3, #3
 800041a:	2aff      	cmp	r2, #255	@ 0xff
 800041c:	d146      	bne.n	80004ac <__aeabi_fadd+0x1e8>
 800041e:	2b00      	cmp	r3, #0
 8000420:	d0f5      	beq.n	800040e <__aeabi_fadd+0x14a>
 8000422:	2280      	movs	r2, #128	@ 0x80
 8000424:	03d2      	lsls	r2, r2, #15
 8000426:	4313      	orrs	r3, r2
 8000428:	025b      	lsls	r3, r3, #9
 800042a:	20ff      	movs	r0, #255	@ 0xff
 800042c:	0a5b      	lsrs	r3, r3, #9
 800042e:	e7b6      	b.n	800039e <__aeabi_fadd+0xda>
 8000430:	019f      	lsls	r7, r3, #6
 8000432:	09bf      	lsrs	r7, r7, #6
 8000434:	0038      	movs	r0, r7
 8000436:	f000 fe03 	bl	8001040 <__clzsi2>
 800043a:	3805      	subs	r0, #5
 800043c:	4087      	lsls	r7, r0
 800043e:	4285      	cmp	r5, r0
 8000440:	dc24      	bgt.n	800048c <__aeabi_fadd+0x1c8>
 8000442:	003b      	movs	r3, r7
 8000444:	2120      	movs	r1, #32
 8000446:	1b42      	subs	r2, r0, r5
 8000448:	3201      	adds	r2, #1
 800044a:	40d3      	lsrs	r3, r2
 800044c:	1a8a      	subs	r2, r1, r2
 800044e:	4097      	lsls	r7, r2
 8000450:	1e7a      	subs	r2, r7, #1
 8000452:	4197      	sbcs	r7, r2
 8000454:	2200      	movs	r2, #0
 8000456:	433b      	orrs	r3, r7
 8000458:	0759      	lsls	r1, r3, #29
 800045a:	d193      	bne.n	8000384 <__aeabi_fadd+0xc0>
 800045c:	e797      	b.n	800038e <__aeabi_fadd+0xca>
 800045e:	000c      	movs	r4, r1
 8000460:	0033      	movs	r3, r6
 8000462:	08db      	lsrs	r3, r3, #3
 8000464:	e7db      	b.n	800041e <__aeabi_fadd+0x15a>
 8000466:	2a00      	cmp	r2, #0
 8000468:	d014      	beq.n	8000494 <__aeabi_fadd+0x1d0>
 800046a:	1b42      	subs	r2, r0, r5
 800046c:	2d00      	cmp	r5, #0
 800046e:	d14b      	bne.n	8000508 <__aeabi_fadd+0x244>
 8000470:	2b00      	cmp	r3, #0
 8000472:	d0d0      	beq.n	8000416 <__aeabi_fadd+0x152>
 8000474:	1e51      	subs	r1, r2, #1
 8000476:	2a01      	cmp	r2, #1
 8000478:	d100      	bne.n	800047c <__aeabi_fadd+0x1b8>
 800047a:	e09e      	b.n	80005ba <__aeabi_fadd+0x2f6>
 800047c:	2aff      	cmp	r2, #255	@ 0xff
 800047e:	d0ef      	beq.n	8000460 <__aeabi_fadd+0x19c>
 8000480:	000a      	movs	r2, r1
 8000482:	2a1b      	cmp	r2, #27
 8000484:	dd5f      	ble.n	8000546 <__aeabi_fadd+0x282>
 8000486:	0002      	movs	r2, r0
 8000488:	1c73      	adds	r3, r6, #1
 800048a:	e77b      	b.n	8000384 <__aeabi_fadd+0xc0>
 800048c:	4b50      	ldr	r3, [pc, #320]	@ (80005d0 <__aeabi_fadd+0x30c>)
 800048e:	1a2a      	subs	r2, r5, r0
 8000490:	403b      	ands	r3, r7
 8000492:	e7e1      	b.n	8000458 <__aeabi_fadd+0x194>
 8000494:	21fe      	movs	r1, #254	@ 0xfe
 8000496:	1c6a      	adds	r2, r5, #1
 8000498:	4211      	tst	r1, r2
 800049a:	d13b      	bne.n	8000514 <__aeabi_fadd+0x250>
 800049c:	2d00      	cmp	r5, #0
 800049e:	d15d      	bne.n	800055c <__aeabi_fadd+0x298>
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d07f      	beq.n	80005a4 <__aeabi_fadd+0x2e0>
 80004a4:	2e00      	cmp	r6, #0
 80004a6:	d17f      	bne.n	80005a8 <__aeabi_fadd+0x2e4>
 80004a8:	2200      	movs	r2, #0
 80004aa:	08db      	lsrs	r3, r3, #3
 80004ac:	025b      	lsls	r3, r3, #9
 80004ae:	0a5b      	lsrs	r3, r3, #9
 80004b0:	b2d0      	uxtb	r0, r2
 80004b2:	e774      	b.n	800039e <__aeabi_fadd+0xda>
 80004b4:	28ff      	cmp	r0, #255	@ 0xff
 80004b6:	d0d2      	beq.n	800045e <__aeabi_fadd+0x19a>
 80004b8:	2480      	movs	r4, #128	@ 0x80
 80004ba:	04e4      	lsls	r4, r4, #19
 80004bc:	4323      	orrs	r3, r4
 80004be:	2401      	movs	r4, #1
 80004c0:	2a1b      	cmp	r2, #27
 80004c2:	dc07      	bgt.n	80004d4 <__aeabi_fadd+0x210>
 80004c4:	001c      	movs	r4, r3
 80004c6:	2520      	movs	r5, #32
 80004c8:	40d4      	lsrs	r4, r2
 80004ca:	1aaa      	subs	r2, r5, r2
 80004cc:	4093      	lsls	r3, r2
 80004ce:	1e5a      	subs	r2, r3, #1
 80004d0:	4193      	sbcs	r3, r2
 80004d2:	431c      	orrs	r4, r3
 80004d4:	1b33      	subs	r3, r6, r4
 80004d6:	0005      	movs	r5, r0
 80004d8:	000c      	movs	r4, r1
 80004da:	e74d      	b.n	8000378 <__aeabi_fadd+0xb4>
 80004dc:	1b9f      	subs	r7, r3, r6
 80004de:	017a      	lsls	r2, r7, #5
 80004e0:	d422      	bmi.n	8000528 <__aeabi_fadd+0x264>
 80004e2:	2f00      	cmp	r7, #0
 80004e4:	d1a6      	bne.n	8000434 <__aeabi_fadd+0x170>
 80004e6:	2400      	movs	r4, #0
 80004e8:	2000      	movs	r0, #0
 80004ea:	2300      	movs	r3, #0
 80004ec:	e757      	b.n	800039e <__aeabi_fadd+0xda>
 80004ee:	199b      	adds	r3, r3, r6
 80004f0:	2501      	movs	r5, #1
 80004f2:	3201      	adds	r2, #1
 80004f4:	0159      	lsls	r1, r3, #5
 80004f6:	d400      	bmi.n	80004fa <__aeabi_fadd+0x236>
 80004f8:	e740      	b.n	800037c <__aeabi_fadd+0xb8>
 80004fa:	2101      	movs	r1, #1
 80004fc:	4835      	ldr	r0, [pc, #212]	@ (80005d4 <__aeabi_fadd+0x310>)
 80004fe:	4019      	ands	r1, r3
 8000500:	085b      	lsrs	r3, r3, #1
 8000502:	4003      	ands	r3, r0
 8000504:	430b      	orrs	r3, r1
 8000506:	e7a7      	b.n	8000458 <__aeabi_fadd+0x194>
 8000508:	28ff      	cmp	r0, #255	@ 0xff
 800050a:	d0a9      	beq.n	8000460 <__aeabi_fadd+0x19c>
 800050c:	2180      	movs	r1, #128	@ 0x80
 800050e:	04c9      	lsls	r1, r1, #19
 8000510:	430b      	orrs	r3, r1
 8000512:	e7b6      	b.n	8000482 <__aeabi_fadd+0x1be>
 8000514:	2aff      	cmp	r2, #255	@ 0xff
 8000516:	d100      	bne.n	800051a <__aeabi_fadd+0x256>
 8000518:	e779      	b.n	800040e <__aeabi_fadd+0x14a>
 800051a:	199b      	adds	r3, r3, r6
 800051c:	085b      	lsrs	r3, r3, #1
 800051e:	0759      	lsls	r1, r3, #29
 8000520:	d000      	beq.n	8000524 <__aeabi_fadd+0x260>
 8000522:	e72f      	b.n	8000384 <__aeabi_fadd+0xc0>
 8000524:	08db      	lsrs	r3, r3, #3
 8000526:	e7c1      	b.n	80004ac <__aeabi_fadd+0x1e8>
 8000528:	000c      	movs	r4, r1
 800052a:	1af7      	subs	r7, r6, r3
 800052c:	e782      	b.n	8000434 <__aeabi_fadd+0x170>
 800052e:	2b00      	cmp	r3, #0
 8000530:	d12c      	bne.n	800058c <__aeabi_fadd+0x2c8>
 8000532:	2e00      	cmp	r6, #0
 8000534:	d193      	bne.n	800045e <__aeabi_fadd+0x19a>
 8000536:	2380      	movs	r3, #128	@ 0x80
 8000538:	2400      	movs	r4, #0
 800053a:	20ff      	movs	r0, #255	@ 0xff
 800053c:	03db      	lsls	r3, r3, #15
 800053e:	e72e      	b.n	800039e <__aeabi_fadd+0xda>
 8000540:	2501      	movs	r5, #1
 8000542:	1b9b      	subs	r3, r3, r6
 8000544:	e718      	b.n	8000378 <__aeabi_fadd+0xb4>
 8000546:	0019      	movs	r1, r3
 8000548:	2520      	movs	r5, #32
 800054a:	40d1      	lsrs	r1, r2
 800054c:	1aaa      	subs	r2, r5, r2
 800054e:	4093      	lsls	r3, r2
 8000550:	1e5a      	subs	r2, r3, #1
 8000552:	4193      	sbcs	r3, r2
 8000554:	430b      	orrs	r3, r1
 8000556:	0005      	movs	r5, r0
 8000558:	199b      	adds	r3, r3, r6
 800055a:	e753      	b.n	8000404 <__aeabi_fadd+0x140>
 800055c:	2b00      	cmp	r3, #0
 800055e:	d100      	bne.n	8000562 <__aeabi_fadd+0x29e>
 8000560:	e77e      	b.n	8000460 <__aeabi_fadd+0x19c>
 8000562:	2e00      	cmp	r6, #0
 8000564:	d100      	bne.n	8000568 <__aeabi_fadd+0x2a4>
 8000566:	e77c      	b.n	8000462 <__aeabi_fadd+0x19e>
 8000568:	2280      	movs	r2, #128	@ 0x80
 800056a:	03d2      	lsls	r2, r2, #15
 800056c:	4591      	cmp	r9, r2
 800056e:	d302      	bcc.n	8000576 <__aeabi_fadd+0x2b2>
 8000570:	4594      	cmp	ip, r2
 8000572:	d200      	bcs.n	8000576 <__aeabi_fadd+0x2b2>
 8000574:	0033      	movs	r3, r6
 8000576:	08db      	lsrs	r3, r3, #3
 8000578:	e753      	b.n	8000422 <__aeabi_fadd+0x15e>
 800057a:	000c      	movs	r4, r1
 800057c:	1af3      	subs	r3, r6, r3
 800057e:	3501      	adds	r5, #1
 8000580:	e6fa      	b.n	8000378 <__aeabi_fadd+0xb4>
 8000582:	2e00      	cmp	r6, #0
 8000584:	d0af      	beq.n	80004e6 <__aeabi_fadd+0x222>
 8000586:	000c      	movs	r4, r1
 8000588:	0033      	movs	r3, r6
 800058a:	e78d      	b.n	80004a8 <__aeabi_fadd+0x1e4>
 800058c:	2e00      	cmp	r6, #0
 800058e:	d100      	bne.n	8000592 <__aeabi_fadd+0x2ce>
 8000590:	e767      	b.n	8000462 <__aeabi_fadd+0x19e>
 8000592:	2280      	movs	r2, #128	@ 0x80
 8000594:	03d2      	lsls	r2, r2, #15
 8000596:	4591      	cmp	r9, r2
 8000598:	d3ed      	bcc.n	8000576 <__aeabi_fadd+0x2b2>
 800059a:	4594      	cmp	ip, r2
 800059c:	d2eb      	bcs.n	8000576 <__aeabi_fadd+0x2b2>
 800059e:	000c      	movs	r4, r1
 80005a0:	0033      	movs	r3, r6
 80005a2:	e7e8      	b.n	8000576 <__aeabi_fadd+0x2b2>
 80005a4:	0033      	movs	r3, r6
 80005a6:	e77f      	b.n	80004a8 <__aeabi_fadd+0x1e4>
 80005a8:	199b      	adds	r3, r3, r6
 80005aa:	2200      	movs	r2, #0
 80005ac:	0159      	lsls	r1, r3, #5
 80005ae:	d5b9      	bpl.n	8000524 <__aeabi_fadd+0x260>
 80005b0:	4a07      	ldr	r2, [pc, #28]	@ (80005d0 <__aeabi_fadd+0x30c>)
 80005b2:	4013      	ands	r3, r2
 80005b4:	08db      	lsrs	r3, r3, #3
 80005b6:	2201      	movs	r2, #1
 80005b8:	e778      	b.n	80004ac <__aeabi_fadd+0x1e8>
 80005ba:	199b      	adds	r3, r3, r6
 80005bc:	3201      	adds	r2, #1
 80005be:	3501      	adds	r5, #1
 80005c0:	0159      	lsls	r1, r3, #5
 80005c2:	d49a      	bmi.n	80004fa <__aeabi_fadd+0x236>
 80005c4:	e6da      	b.n	800037c <__aeabi_fadd+0xb8>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d08d      	beq.n	80004e6 <__aeabi_fadd+0x222>
 80005ca:	08db      	lsrs	r3, r3, #3
 80005cc:	e76e      	b.n	80004ac <__aeabi_fadd+0x1e8>
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	fbffffff 	.word	0xfbffffff
 80005d4:	7dffffff 	.word	0x7dffffff

080005d8 <__aeabi_fdiv>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	464f      	mov	r7, r9
 80005dc:	4646      	mov	r6, r8
 80005de:	46d6      	mov	lr, sl
 80005e0:	0244      	lsls	r4, r0, #9
 80005e2:	b5c0      	push	{r6, r7, lr}
 80005e4:	0047      	lsls	r7, r0, #1
 80005e6:	1c0e      	adds	r6, r1, #0
 80005e8:	0a64      	lsrs	r4, r4, #9
 80005ea:	0e3f      	lsrs	r7, r7, #24
 80005ec:	0fc5      	lsrs	r5, r0, #31
 80005ee:	2f00      	cmp	r7, #0
 80005f0:	d03c      	beq.n	800066c <__aeabi_fdiv+0x94>
 80005f2:	2fff      	cmp	r7, #255	@ 0xff
 80005f4:	d042      	beq.n	800067c <__aeabi_fdiv+0xa4>
 80005f6:	2300      	movs	r3, #0
 80005f8:	2280      	movs	r2, #128	@ 0x80
 80005fa:	4699      	mov	r9, r3
 80005fc:	469a      	mov	sl, r3
 80005fe:	00e4      	lsls	r4, r4, #3
 8000600:	04d2      	lsls	r2, r2, #19
 8000602:	4314      	orrs	r4, r2
 8000604:	3f7f      	subs	r7, #127	@ 0x7f
 8000606:	0273      	lsls	r3, r6, #9
 8000608:	0a5b      	lsrs	r3, r3, #9
 800060a:	4698      	mov	r8, r3
 800060c:	0073      	lsls	r3, r6, #1
 800060e:	0e1b      	lsrs	r3, r3, #24
 8000610:	0ff6      	lsrs	r6, r6, #31
 8000612:	2b00      	cmp	r3, #0
 8000614:	d01b      	beq.n	800064e <__aeabi_fdiv+0x76>
 8000616:	2bff      	cmp	r3, #255	@ 0xff
 8000618:	d013      	beq.n	8000642 <__aeabi_fdiv+0x6a>
 800061a:	4642      	mov	r2, r8
 800061c:	2180      	movs	r1, #128	@ 0x80
 800061e:	00d2      	lsls	r2, r2, #3
 8000620:	04c9      	lsls	r1, r1, #19
 8000622:	4311      	orrs	r1, r2
 8000624:	4688      	mov	r8, r1
 8000626:	2000      	movs	r0, #0
 8000628:	3b7f      	subs	r3, #127	@ 0x7f
 800062a:	0029      	movs	r1, r5
 800062c:	1aff      	subs	r7, r7, r3
 800062e:	464b      	mov	r3, r9
 8000630:	4071      	eors	r1, r6
 8000632:	b2c9      	uxtb	r1, r1
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d900      	bls.n	800063a <__aeabi_fdiv+0x62>
 8000638:	e0b5      	b.n	80007a6 <__aeabi_fdiv+0x1ce>
 800063a:	4a74      	ldr	r2, [pc, #464]	@ (800080c <__aeabi_fdiv+0x234>)
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	58d3      	ldr	r3, [r2, r3]
 8000640:	469f      	mov	pc, r3
 8000642:	4643      	mov	r3, r8
 8000644:	2b00      	cmp	r3, #0
 8000646:	d13f      	bne.n	80006c8 <__aeabi_fdiv+0xf0>
 8000648:	3fff      	subs	r7, #255	@ 0xff
 800064a:	3302      	adds	r3, #2
 800064c:	e003      	b.n	8000656 <__aeabi_fdiv+0x7e>
 800064e:	4643      	mov	r3, r8
 8000650:	2b00      	cmp	r3, #0
 8000652:	d12d      	bne.n	80006b0 <__aeabi_fdiv+0xd8>
 8000654:	2301      	movs	r3, #1
 8000656:	0029      	movs	r1, r5
 8000658:	464a      	mov	r2, r9
 800065a:	4071      	eors	r1, r6
 800065c:	b2c9      	uxtb	r1, r1
 800065e:	431a      	orrs	r2, r3
 8000660:	2a0e      	cmp	r2, #14
 8000662:	d838      	bhi.n	80006d6 <__aeabi_fdiv+0xfe>
 8000664:	486a      	ldr	r0, [pc, #424]	@ (8000810 <__aeabi_fdiv+0x238>)
 8000666:	0092      	lsls	r2, r2, #2
 8000668:	5882      	ldr	r2, [r0, r2]
 800066a:	4697      	mov	pc, r2
 800066c:	2c00      	cmp	r4, #0
 800066e:	d113      	bne.n	8000698 <__aeabi_fdiv+0xc0>
 8000670:	2304      	movs	r3, #4
 8000672:	4699      	mov	r9, r3
 8000674:	3b03      	subs	r3, #3
 8000676:	2700      	movs	r7, #0
 8000678:	469a      	mov	sl, r3
 800067a:	e7c4      	b.n	8000606 <__aeabi_fdiv+0x2e>
 800067c:	2c00      	cmp	r4, #0
 800067e:	d105      	bne.n	800068c <__aeabi_fdiv+0xb4>
 8000680:	2308      	movs	r3, #8
 8000682:	4699      	mov	r9, r3
 8000684:	3b06      	subs	r3, #6
 8000686:	27ff      	movs	r7, #255	@ 0xff
 8000688:	469a      	mov	sl, r3
 800068a:	e7bc      	b.n	8000606 <__aeabi_fdiv+0x2e>
 800068c:	230c      	movs	r3, #12
 800068e:	4699      	mov	r9, r3
 8000690:	3b09      	subs	r3, #9
 8000692:	27ff      	movs	r7, #255	@ 0xff
 8000694:	469a      	mov	sl, r3
 8000696:	e7b6      	b.n	8000606 <__aeabi_fdiv+0x2e>
 8000698:	0020      	movs	r0, r4
 800069a:	f000 fcd1 	bl	8001040 <__clzsi2>
 800069e:	2776      	movs	r7, #118	@ 0x76
 80006a0:	1f43      	subs	r3, r0, #5
 80006a2:	409c      	lsls	r4, r3
 80006a4:	2300      	movs	r3, #0
 80006a6:	427f      	negs	r7, r7
 80006a8:	4699      	mov	r9, r3
 80006aa:	469a      	mov	sl, r3
 80006ac:	1a3f      	subs	r7, r7, r0
 80006ae:	e7aa      	b.n	8000606 <__aeabi_fdiv+0x2e>
 80006b0:	4640      	mov	r0, r8
 80006b2:	f000 fcc5 	bl	8001040 <__clzsi2>
 80006b6:	4642      	mov	r2, r8
 80006b8:	1f43      	subs	r3, r0, #5
 80006ba:	409a      	lsls	r2, r3
 80006bc:	2376      	movs	r3, #118	@ 0x76
 80006be:	425b      	negs	r3, r3
 80006c0:	1a1b      	subs	r3, r3, r0
 80006c2:	4690      	mov	r8, r2
 80006c4:	2000      	movs	r0, #0
 80006c6:	e7b0      	b.n	800062a <__aeabi_fdiv+0x52>
 80006c8:	2303      	movs	r3, #3
 80006ca:	464a      	mov	r2, r9
 80006cc:	431a      	orrs	r2, r3
 80006ce:	4691      	mov	r9, r2
 80006d0:	2003      	movs	r0, #3
 80006d2:	33fc      	adds	r3, #252	@ 0xfc
 80006d4:	e7a9      	b.n	800062a <__aeabi_fdiv+0x52>
 80006d6:	000d      	movs	r5, r1
 80006d8:	20ff      	movs	r0, #255	@ 0xff
 80006da:	2200      	movs	r2, #0
 80006dc:	05c0      	lsls	r0, r0, #23
 80006de:	07ed      	lsls	r5, r5, #31
 80006e0:	4310      	orrs	r0, r2
 80006e2:	4328      	orrs	r0, r5
 80006e4:	bce0      	pop	{r5, r6, r7}
 80006e6:	46ba      	mov	sl, r7
 80006e8:	46b1      	mov	r9, r6
 80006ea:	46a8      	mov	r8, r5
 80006ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ee:	000d      	movs	r5, r1
 80006f0:	2000      	movs	r0, #0
 80006f2:	2200      	movs	r2, #0
 80006f4:	e7f2      	b.n	80006dc <__aeabi_fdiv+0x104>
 80006f6:	4653      	mov	r3, sl
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	d0ed      	beq.n	80006d8 <__aeabi_fdiv+0x100>
 80006fc:	2b03      	cmp	r3, #3
 80006fe:	d033      	beq.n	8000768 <__aeabi_fdiv+0x190>
 8000700:	46a0      	mov	r8, r4
 8000702:	2b01      	cmp	r3, #1
 8000704:	d105      	bne.n	8000712 <__aeabi_fdiv+0x13a>
 8000706:	2000      	movs	r0, #0
 8000708:	2200      	movs	r2, #0
 800070a:	e7e7      	b.n	80006dc <__aeabi_fdiv+0x104>
 800070c:	0035      	movs	r5, r6
 800070e:	2803      	cmp	r0, #3
 8000710:	d07a      	beq.n	8000808 <__aeabi_fdiv+0x230>
 8000712:	003b      	movs	r3, r7
 8000714:	337f      	adds	r3, #127	@ 0x7f
 8000716:	2b00      	cmp	r3, #0
 8000718:	dd2d      	ble.n	8000776 <__aeabi_fdiv+0x19e>
 800071a:	4642      	mov	r2, r8
 800071c:	0752      	lsls	r2, r2, #29
 800071e:	d007      	beq.n	8000730 <__aeabi_fdiv+0x158>
 8000720:	220f      	movs	r2, #15
 8000722:	4641      	mov	r1, r8
 8000724:	400a      	ands	r2, r1
 8000726:	2a04      	cmp	r2, #4
 8000728:	d002      	beq.n	8000730 <__aeabi_fdiv+0x158>
 800072a:	2204      	movs	r2, #4
 800072c:	4694      	mov	ip, r2
 800072e:	44e0      	add	r8, ip
 8000730:	4642      	mov	r2, r8
 8000732:	0112      	lsls	r2, r2, #4
 8000734:	d505      	bpl.n	8000742 <__aeabi_fdiv+0x16a>
 8000736:	4642      	mov	r2, r8
 8000738:	4b36      	ldr	r3, [pc, #216]	@ (8000814 <__aeabi_fdiv+0x23c>)
 800073a:	401a      	ands	r2, r3
 800073c:	003b      	movs	r3, r7
 800073e:	4690      	mov	r8, r2
 8000740:	3380      	adds	r3, #128	@ 0x80
 8000742:	2bfe      	cmp	r3, #254	@ 0xfe
 8000744:	dcc8      	bgt.n	80006d8 <__aeabi_fdiv+0x100>
 8000746:	4642      	mov	r2, r8
 8000748:	0192      	lsls	r2, r2, #6
 800074a:	0a52      	lsrs	r2, r2, #9
 800074c:	b2d8      	uxtb	r0, r3
 800074e:	e7c5      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	2500      	movs	r5, #0
 8000754:	20ff      	movs	r0, #255	@ 0xff
 8000756:	03d2      	lsls	r2, r2, #15
 8000758:	e7c0      	b.n	80006dc <__aeabi_fdiv+0x104>
 800075a:	2280      	movs	r2, #128	@ 0x80
 800075c:	03d2      	lsls	r2, r2, #15
 800075e:	4214      	tst	r4, r2
 8000760:	d002      	beq.n	8000768 <__aeabi_fdiv+0x190>
 8000762:	4643      	mov	r3, r8
 8000764:	4213      	tst	r3, r2
 8000766:	d049      	beq.n	80007fc <__aeabi_fdiv+0x224>
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	03d2      	lsls	r2, r2, #15
 800076c:	4322      	orrs	r2, r4
 800076e:	0252      	lsls	r2, r2, #9
 8000770:	20ff      	movs	r0, #255	@ 0xff
 8000772:	0a52      	lsrs	r2, r2, #9
 8000774:	e7b2      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000776:	2201      	movs	r2, #1
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	2b1b      	cmp	r3, #27
 800077c:	dcc3      	bgt.n	8000706 <__aeabi_fdiv+0x12e>
 800077e:	4642      	mov	r2, r8
 8000780:	40da      	lsrs	r2, r3
 8000782:	4643      	mov	r3, r8
 8000784:	379e      	adds	r7, #158	@ 0x9e
 8000786:	40bb      	lsls	r3, r7
 8000788:	1e59      	subs	r1, r3, #1
 800078a:	418b      	sbcs	r3, r1
 800078c:	431a      	orrs	r2, r3
 800078e:	0753      	lsls	r3, r2, #29
 8000790:	d004      	beq.n	800079c <__aeabi_fdiv+0x1c4>
 8000792:	230f      	movs	r3, #15
 8000794:	4013      	ands	r3, r2
 8000796:	2b04      	cmp	r3, #4
 8000798:	d000      	beq.n	800079c <__aeabi_fdiv+0x1c4>
 800079a:	3204      	adds	r2, #4
 800079c:	0153      	lsls	r3, r2, #5
 800079e:	d529      	bpl.n	80007f4 <__aeabi_fdiv+0x21c>
 80007a0:	2001      	movs	r0, #1
 80007a2:	2200      	movs	r2, #0
 80007a4:	e79a      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007a6:	4642      	mov	r2, r8
 80007a8:	0163      	lsls	r3, r4, #5
 80007aa:	0155      	lsls	r5, r2, #5
 80007ac:	42ab      	cmp	r3, r5
 80007ae:	d215      	bcs.n	80007dc <__aeabi_fdiv+0x204>
 80007b0:	201b      	movs	r0, #27
 80007b2:	2200      	movs	r2, #0
 80007b4:	3f01      	subs	r7, #1
 80007b6:	2601      	movs	r6, #1
 80007b8:	001c      	movs	r4, r3
 80007ba:	0052      	lsls	r2, r2, #1
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	2c00      	cmp	r4, #0
 80007c0:	db01      	blt.n	80007c6 <__aeabi_fdiv+0x1ee>
 80007c2:	429d      	cmp	r5, r3
 80007c4:	d801      	bhi.n	80007ca <__aeabi_fdiv+0x1f2>
 80007c6:	1b5b      	subs	r3, r3, r5
 80007c8:	4332      	orrs	r2, r6
 80007ca:	3801      	subs	r0, #1
 80007cc:	2800      	cmp	r0, #0
 80007ce:	d1f3      	bne.n	80007b8 <__aeabi_fdiv+0x1e0>
 80007d0:	1e58      	subs	r0, r3, #1
 80007d2:	4183      	sbcs	r3, r0
 80007d4:	4313      	orrs	r3, r2
 80007d6:	4698      	mov	r8, r3
 80007d8:	000d      	movs	r5, r1
 80007da:	e79a      	b.n	8000712 <__aeabi_fdiv+0x13a>
 80007dc:	201a      	movs	r0, #26
 80007de:	2201      	movs	r2, #1
 80007e0:	1b5b      	subs	r3, r3, r5
 80007e2:	e7e8      	b.n	80007b6 <__aeabi_fdiv+0x1de>
 80007e4:	3b02      	subs	r3, #2
 80007e6:	425a      	negs	r2, r3
 80007e8:	4153      	adcs	r3, r2
 80007ea:	425b      	negs	r3, r3
 80007ec:	0035      	movs	r5, r6
 80007ee:	2200      	movs	r2, #0
 80007f0:	b2d8      	uxtb	r0, r3
 80007f2:	e773      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007f4:	0192      	lsls	r2, r2, #6
 80007f6:	2000      	movs	r0, #0
 80007f8:	0a52      	lsrs	r2, r2, #9
 80007fa:	e76f      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007fc:	431a      	orrs	r2, r3
 80007fe:	0252      	lsls	r2, r2, #9
 8000800:	0035      	movs	r5, r6
 8000802:	20ff      	movs	r0, #255	@ 0xff
 8000804:	0a52      	lsrs	r2, r2, #9
 8000806:	e769      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000808:	4644      	mov	r4, r8
 800080a:	e7ad      	b.n	8000768 <__aeabi_fdiv+0x190>
 800080c:	080048c0 	.word	0x080048c0
 8000810:	08004900 	.word	0x08004900
 8000814:	f7ffffff 	.word	0xf7ffffff

08000818 <__eqsf2>:
 8000818:	b570      	push	{r4, r5, r6, lr}
 800081a:	0042      	lsls	r2, r0, #1
 800081c:	024e      	lsls	r6, r1, #9
 800081e:	004c      	lsls	r4, r1, #1
 8000820:	0245      	lsls	r5, r0, #9
 8000822:	0a6d      	lsrs	r5, r5, #9
 8000824:	0e12      	lsrs	r2, r2, #24
 8000826:	0fc3      	lsrs	r3, r0, #31
 8000828:	0a76      	lsrs	r6, r6, #9
 800082a:	0e24      	lsrs	r4, r4, #24
 800082c:	0fc9      	lsrs	r1, r1, #31
 800082e:	2aff      	cmp	r2, #255	@ 0xff
 8000830:	d010      	beq.n	8000854 <__eqsf2+0x3c>
 8000832:	2cff      	cmp	r4, #255	@ 0xff
 8000834:	d00c      	beq.n	8000850 <__eqsf2+0x38>
 8000836:	2001      	movs	r0, #1
 8000838:	42a2      	cmp	r2, r4
 800083a:	d10a      	bne.n	8000852 <__eqsf2+0x3a>
 800083c:	42b5      	cmp	r5, r6
 800083e:	d108      	bne.n	8000852 <__eqsf2+0x3a>
 8000840:	428b      	cmp	r3, r1
 8000842:	d00f      	beq.n	8000864 <__eqsf2+0x4c>
 8000844:	2a00      	cmp	r2, #0
 8000846:	d104      	bne.n	8000852 <__eqsf2+0x3a>
 8000848:	0028      	movs	r0, r5
 800084a:	1e43      	subs	r3, r0, #1
 800084c:	4198      	sbcs	r0, r3
 800084e:	e000      	b.n	8000852 <__eqsf2+0x3a>
 8000850:	2001      	movs	r0, #1
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	2001      	movs	r0, #1
 8000856:	2cff      	cmp	r4, #255	@ 0xff
 8000858:	d1fb      	bne.n	8000852 <__eqsf2+0x3a>
 800085a:	4335      	orrs	r5, r6
 800085c:	d1f9      	bne.n	8000852 <__eqsf2+0x3a>
 800085e:	404b      	eors	r3, r1
 8000860:	0018      	movs	r0, r3
 8000862:	e7f6      	b.n	8000852 <__eqsf2+0x3a>
 8000864:	2000      	movs	r0, #0
 8000866:	e7f4      	b.n	8000852 <__eqsf2+0x3a>

08000868 <__gesf2>:
 8000868:	b530      	push	{r4, r5, lr}
 800086a:	0042      	lsls	r2, r0, #1
 800086c:	0244      	lsls	r4, r0, #9
 800086e:	024d      	lsls	r5, r1, #9
 8000870:	0fc3      	lsrs	r3, r0, #31
 8000872:	0048      	lsls	r0, r1, #1
 8000874:	0a64      	lsrs	r4, r4, #9
 8000876:	0e12      	lsrs	r2, r2, #24
 8000878:	0a6d      	lsrs	r5, r5, #9
 800087a:	0e00      	lsrs	r0, r0, #24
 800087c:	0fc9      	lsrs	r1, r1, #31
 800087e:	2aff      	cmp	r2, #255	@ 0xff
 8000880:	d019      	beq.n	80008b6 <__gesf2+0x4e>
 8000882:	28ff      	cmp	r0, #255	@ 0xff
 8000884:	d00b      	beq.n	800089e <__gesf2+0x36>
 8000886:	2a00      	cmp	r2, #0
 8000888:	d11e      	bne.n	80008c8 <__gesf2+0x60>
 800088a:	2800      	cmp	r0, #0
 800088c:	d10b      	bne.n	80008a6 <__gesf2+0x3e>
 800088e:	2d00      	cmp	r5, #0
 8000890:	d027      	beq.n	80008e2 <__gesf2+0x7a>
 8000892:	2c00      	cmp	r4, #0
 8000894:	d134      	bne.n	8000900 <__gesf2+0x98>
 8000896:	2900      	cmp	r1, #0
 8000898:	d02f      	beq.n	80008fa <__gesf2+0x92>
 800089a:	0008      	movs	r0, r1
 800089c:	bd30      	pop	{r4, r5, pc}
 800089e:	2d00      	cmp	r5, #0
 80008a0:	d128      	bne.n	80008f4 <__gesf2+0x8c>
 80008a2:	2a00      	cmp	r2, #0
 80008a4:	d101      	bne.n	80008aa <__gesf2+0x42>
 80008a6:	2c00      	cmp	r4, #0
 80008a8:	d0f5      	beq.n	8000896 <__gesf2+0x2e>
 80008aa:	428b      	cmp	r3, r1
 80008ac:	d107      	bne.n	80008be <__gesf2+0x56>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d023      	beq.n	80008fa <__gesf2+0x92>
 80008b2:	0018      	movs	r0, r3
 80008b4:	e7f2      	b.n	800089c <__gesf2+0x34>
 80008b6:	2c00      	cmp	r4, #0
 80008b8:	d11c      	bne.n	80008f4 <__gesf2+0x8c>
 80008ba:	28ff      	cmp	r0, #255	@ 0xff
 80008bc:	d014      	beq.n	80008e8 <__gesf2+0x80>
 80008be:	1e58      	subs	r0, r3, #1
 80008c0:	2302      	movs	r3, #2
 80008c2:	4018      	ands	r0, r3
 80008c4:	3801      	subs	r0, #1
 80008c6:	e7e9      	b.n	800089c <__gesf2+0x34>
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d0f8      	beq.n	80008be <__gesf2+0x56>
 80008cc:	428b      	cmp	r3, r1
 80008ce:	d1f6      	bne.n	80008be <__gesf2+0x56>
 80008d0:	4282      	cmp	r2, r0
 80008d2:	dcf4      	bgt.n	80008be <__gesf2+0x56>
 80008d4:	dbeb      	blt.n	80008ae <__gesf2+0x46>
 80008d6:	42ac      	cmp	r4, r5
 80008d8:	d8f1      	bhi.n	80008be <__gesf2+0x56>
 80008da:	2000      	movs	r0, #0
 80008dc:	42ac      	cmp	r4, r5
 80008de:	d2dd      	bcs.n	800089c <__gesf2+0x34>
 80008e0:	e7e5      	b.n	80008ae <__gesf2+0x46>
 80008e2:	2c00      	cmp	r4, #0
 80008e4:	d0da      	beq.n	800089c <__gesf2+0x34>
 80008e6:	e7ea      	b.n	80008be <__gesf2+0x56>
 80008e8:	2d00      	cmp	r5, #0
 80008ea:	d103      	bne.n	80008f4 <__gesf2+0x8c>
 80008ec:	428b      	cmp	r3, r1
 80008ee:	d1e6      	bne.n	80008be <__gesf2+0x56>
 80008f0:	2000      	movs	r0, #0
 80008f2:	e7d3      	b.n	800089c <__gesf2+0x34>
 80008f4:	2002      	movs	r0, #2
 80008f6:	4240      	negs	r0, r0
 80008f8:	e7d0      	b.n	800089c <__gesf2+0x34>
 80008fa:	2001      	movs	r0, #1
 80008fc:	4240      	negs	r0, r0
 80008fe:	e7cd      	b.n	800089c <__gesf2+0x34>
 8000900:	428b      	cmp	r3, r1
 8000902:	d0e8      	beq.n	80008d6 <__gesf2+0x6e>
 8000904:	e7db      	b.n	80008be <__gesf2+0x56>
 8000906:	46c0      	nop			@ (mov r8, r8)

08000908 <__lesf2>:
 8000908:	b530      	push	{r4, r5, lr}
 800090a:	0042      	lsls	r2, r0, #1
 800090c:	0244      	lsls	r4, r0, #9
 800090e:	024d      	lsls	r5, r1, #9
 8000910:	0fc3      	lsrs	r3, r0, #31
 8000912:	0048      	lsls	r0, r1, #1
 8000914:	0a64      	lsrs	r4, r4, #9
 8000916:	0e12      	lsrs	r2, r2, #24
 8000918:	0a6d      	lsrs	r5, r5, #9
 800091a:	0e00      	lsrs	r0, r0, #24
 800091c:	0fc9      	lsrs	r1, r1, #31
 800091e:	2aff      	cmp	r2, #255	@ 0xff
 8000920:	d01a      	beq.n	8000958 <__lesf2+0x50>
 8000922:	28ff      	cmp	r0, #255	@ 0xff
 8000924:	d00e      	beq.n	8000944 <__lesf2+0x3c>
 8000926:	2a00      	cmp	r2, #0
 8000928:	d11e      	bne.n	8000968 <__lesf2+0x60>
 800092a:	2800      	cmp	r0, #0
 800092c:	d10e      	bne.n	800094c <__lesf2+0x44>
 800092e:	2d00      	cmp	r5, #0
 8000930:	d02a      	beq.n	8000988 <__lesf2+0x80>
 8000932:	2c00      	cmp	r4, #0
 8000934:	d00c      	beq.n	8000950 <__lesf2+0x48>
 8000936:	428b      	cmp	r3, r1
 8000938:	d01d      	beq.n	8000976 <__lesf2+0x6e>
 800093a:	1e58      	subs	r0, r3, #1
 800093c:	2302      	movs	r3, #2
 800093e:	4018      	ands	r0, r3
 8000940:	3801      	subs	r0, #1
 8000942:	e010      	b.n	8000966 <__lesf2+0x5e>
 8000944:	2d00      	cmp	r5, #0
 8000946:	d10d      	bne.n	8000964 <__lesf2+0x5c>
 8000948:	2a00      	cmp	r2, #0
 800094a:	d120      	bne.n	800098e <__lesf2+0x86>
 800094c:	2c00      	cmp	r4, #0
 800094e:	d11e      	bne.n	800098e <__lesf2+0x86>
 8000950:	2900      	cmp	r1, #0
 8000952:	d023      	beq.n	800099c <__lesf2+0x94>
 8000954:	0008      	movs	r0, r1
 8000956:	e006      	b.n	8000966 <__lesf2+0x5e>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d103      	bne.n	8000964 <__lesf2+0x5c>
 800095c:	28ff      	cmp	r0, #255	@ 0xff
 800095e:	d1ec      	bne.n	800093a <__lesf2+0x32>
 8000960:	2d00      	cmp	r5, #0
 8000962:	d017      	beq.n	8000994 <__lesf2+0x8c>
 8000964:	2002      	movs	r0, #2
 8000966:	bd30      	pop	{r4, r5, pc}
 8000968:	2800      	cmp	r0, #0
 800096a:	d0e6      	beq.n	800093a <__lesf2+0x32>
 800096c:	428b      	cmp	r3, r1
 800096e:	d1e4      	bne.n	800093a <__lesf2+0x32>
 8000970:	4282      	cmp	r2, r0
 8000972:	dce2      	bgt.n	800093a <__lesf2+0x32>
 8000974:	db04      	blt.n	8000980 <__lesf2+0x78>
 8000976:	42ac      	cmp	r4, r5
 8000978:	d8df      	bhi.n	800093a <__lesf2+0x32>
 800097a:	2000      	movs	r0, #0
 800097c:	42ac      	cmp	r4, r5
 800097e:	d2f2      	bcs.n	8000966 <__lesf2+0x5e>
 8000980:	2b00      	cmp	r3, #0
 8000982:	d00b      	beq.n	800099c <__lesf2+0x94>
 8000984:	0018      	movs	r0, r3
 8000986:	e7ee      	b.n	8000966 <__lesf2+0x5e>
 8000988:	2c00      	cmp	r4, #0
 800098a:	d0ec      	beq.n	8000966 <__lesf2+0x5e>
 800098c:	e7d5      	b.n	800093a <__lesf2+0x32>
 800098e:	428b      	cmp	r3, r1
 8000990:	d1d3      	bne.n	800093a <__lesf2+0x32>
 8000992:	e7f5      	b.n	8000980 <__lesf2+0x78>
 8000994:	2000      	movs	r0, #0
 8000996:	428b      	cmp	r3, r1
 8000998:	d0e5      	beq.n	8000966 <__lesf2+0x5e>
 800099a:	e7ce      	b.n	800093a <__lesf2+0x32>
 800099c:	2001      	movs	r0, #1
 800099e:	4240      	negs	r0, r0
 80009a0:	e7e1      	b.n	8000966 <__lesf2+0x5e>
 80009a2:	46c0      	nop			@ (mov r8, r8)

080009a4 <__aeabi_fmul>:
 80009a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009a6:	464f      	mov	r7, r9
 80009a8:	4646      	mov	r6, r8
 80009aa:	46d6      	mov	lr, sl
 80009ac:	0243      	lsls	r3, r0, #9
 80009ae:	0a5b      	lsrs	r3, r3, #9
 80009b0:	0045      	lsls	r5, r0, #1
 80009b2:	b5c0      	push	{r6, r7, lr}
 80009b4:	4699      	mov	r9, r3
 80009b6:	1c0f      	adds	r7, r1, #0
 80009b8:	0e2d      	lsrs	r5, r5, #24
 80009ba:	0fc6      	lsrs	r6, r0, #31
 80009bc:	2d00      	cmp	r5, #0
 80009be:	d100      	bne.n	80009c2 <__aeabi_fmul+0x1e>
 80009c0:	e088      	b.n	8000ad4 <__aeabi_fmul+0x130>
 80009c2:	2dff      	cmp	r5, #255	@ 0xff
 80009c4:	d100      	bne.n	80009c8 <__aeabi_fmul+0x24>
 80009c6:	e08d      	b.n	8000ae4 <__aeabi_fmul+0x140>
 80009c8:	2280      	movs	r2, #128	@ 0x80
 80009ca:	00db      	lsls	r3, r3, #3
 80009cc:	04d2      	lsls	r2, r2, #19
 80009ce:	431a      	orrs	r2, r3
 80009d0:	2300      	movs	r3, #0
 80009d2:	4691      	mov	r9, r2
 80009d4:	4698      	mov	r8, r3
 80009d6:	469a      	mov	sl, r3
 80009d8:	3d7f      	subs	r5, #127	@ 0x7f
 80009da:	027c      	lsls	r4, r7, #9
 80009dc:	007b      	lsls	r3, r7, #1
 80009de:	0a64      	lsrs	r4, r4, #9
 80009e0:	0e1b      	lsrs	r3, r3, #24
 80009e2:	0fff      	lsrs	r7, r7, #31
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d068      	beq.n	8000aba <__aeabi_fmul+0x116>
 80009e8:	2bff      	cmp	r3, #255	@ 0xff
 80009ea:	d021      	beq.n	8000a30 <__aeabi_fmul+0x8c>
 80009ec:	2280      	movs	r2, #128	@ 0x80
 80009ee:	00e4      	lsls	r4, r4, #3
 80009f0:	04d2      	lsls	r2, r2, #19
 80009f2:	4314      	orrs	r4, r2
 80009f4:	4642      	mov	r2, r8
 80009f6:	3b7f      	subs	r3, #127	@ 0x7f
 80009f8:	195b      	adds	r3, r3, r5
 80009fa:	2100      	movs	r1, #0
 80009fc:	1c5d      	adds	r5, r3, #1
 80009fe:	2a0a      	cmp	r2, #10
 8000a00:	dc2e      	bgt.n	8000a60 <__aeabi_fmul+0xbc>
 8000a02:	407e      	eors	r6, r7
 8000a04:	4642      	mov	r2, r8
 8000a06:	2a02      	cmp	r2, #2
 8000a08:	dc23      	bgt.n	8000a52 <__aeabi_fmul+0xae>
 8000a0a:	3a01      	subs	r2, #1
 8000a0c:	2a01      	cmp	r2, #1
 8000a0e:	d900      	bls.n	8000a12 <__aeabi_fmul+0x6e>
 8000a10:	e0bd      	b.n	8000b8e <__aeabi_fmul+0x1ea>
 8000a12:	2902      	cmp	r1, #2
 8000a14:	d06e      	beq.n	8000af4 <__aeabi_fmul+0x150>
 8000a16:	2901      	cmp	r1, #1
 8000a18:	d12c      	bne.n	8000a74 <__aeabi_fmul+0xd0>
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	05c0      	lsls	r0, r0, #23
 8000a20:	07f6      	lsls	r6, r6, #31
 8000a22:	4310      	orrs	r0, r2
 8000a24:	4330      	orrs	r0, r6
 8000a26:	bce0      	pop	{r5, r6, r7}
 8000a28:	46ba      	mov	sl, r7
 8000a2a:	46b1      	mov	r9, r6
 8000a2c:	46a8      	mov	r8, r5
 8000a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a30:	002b      	movs	r3, r5
 8000a32:	33ff      	adds	r3, #255	@ 0xff
 8000a34:	2c00      	cmp	r4, #0
 8000a36:	d065      	beq.n	8000b04 <__aeabi_fmul+0x160>
 8000a38:	2203      	movs	r2, #3
 8000a3a:	4641      	mov	r1, r8
 8000a3c:	4311      	orrs	r1, r2
 8000a3e:	0032      	movs	r2, r6
 8000a40:	3501      	adds	r5, #1
 8000a42:	4688      	mov	r8, r1
 8000a44:	407a      	eors	r2, r7
 8000a46:	35ff      	adds	r5, #255	@ 0xff
 8000a48:	290a      	cmp	r1, #10
 8000a4a:	dd00      	ble.n	8000a4e <__aeabi_fmul+0xaa>
 8000a4c:	e0d8      	b.n	8000c00 <__aeabi_fmul+0x25c>
 8000a4e:	0016      	movs	r6, r2
 8000a50:	2103      	movs	r1, #3
 8000a52:	4640      	mov	r0, r8
 8000a54:	2201      	movs	r2, #1
 8000a56:	4082      	lsls	r2, r0
 8000a58:	20a6      	movs	r0, #166	@ 0xa6
 8000a5a:	00c0      	lsls	r0, r0, #3
 8000a5c:	4202      	tst	r2, r0
 8000a5e:	d020      	beq.n	8000aa2 <__aeabi_fmul+0xfe>
 8000a60:	4653      	mov	r3, sl
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d046      	beq.n	8000af4 <__aeabi_fmul+0x150>
 8000a66:	2b03      	cmp	r3, #3
 8000a68:	d100      	bne.n	8000a6c <__aeabi_fmul+0xc8>
 8000a6a:	e0bb      	b.n	8000be4 <__aeabi_fmul+0x240>
 8000a6c:	4651      	mov	r1, sl
 8000a6e:	464c      	mov	r4, r9
 8000a70:	2901      	cmp	r1, #1
 8000a72:	d0d2      	beq.n	8000a1a <__aeabi_fmul+0x76>
 8000a74:	002b      	movs	r3, r5
 8000a76:	337f      	adds	r3, #127	@ 0x7f
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	dd70      	ble.n	8000b5e <__aeabi_fmul+0x1ba>
 8000a7c:	0762      	lsls	r2, r4, #29
 8000a7e:	d004      	beq.n	8000a8a <__aeabi_fmul+0xe6>
 8000a80:	220f      	movs	r2, #15
 8000a82:	4022      	ands	r2, r4
 8000a84:	2a04      	cmp	r2, #4
 8000a86:	d000      	beq.n	8000a8a <__aeabi_fmul+0xe6>
 8000a88:	3404      	adds	r4, #4
 8000a8a:	0122      	lsls	r2, r4, #4
 8000a8c:	d503      	bpl.n	8000a96 <__aeabi_fmul+0xf2>
 8000a8e:	4b63      	ldr	r3, [pc, #396]	@ (8000c1c <__aeabi_fmul+0x278>)
 8000a90:	401c      	ands	r4, r3
 8000a92:	002b      	movs	r3, r5
 8000a94:	3380      	adds	r3, #128	@ 0x80
 8000a96:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a98:	dc2c      	bgt.n	8000af4 <__aeabi_fmul+0x150>
 8000a9a:	01a2      	lsls	r2, r4, #6
 8000a9c:	0a52      	lsrs	r2, r2, #9
 8000a9e:	b2d8      	uxtb	r0, r3
 8000aa0:	e7bd      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000aa2:	2090      	movs	r0, #144	@ 0x90
 8000aa4:	0080      	lsls	r0, r0, #2
 8000aa6:	4202      	tst	r2, r0
 8000aa8:	d127      	bne.n	8000afa <__aeabi_fmul+0x156>
 8000aaa:	38b9      	subs	r0, #185	@ 0xb9
 8000aac:	38ff      	subs	r0, #255	@ 0xff
 8000aae:	4210      	tst	r0, r2
 8000ab0:	d06d      	beq.n	8000b8e <__aeabi_fmul+0x1ea>
 8000ab2:	003e      	movs	r6, r7
 8000ab4:	46a1      	mov	r9, r4
 8000ab6:	468a      	mov	sl, r1
 8000ab8:	e7d2      	b.n	8000a60 <__aeabi_fmul+0xbc>
 8000aba:	2c00      	cmp	r4, #0
 8000abc:	d141      	bne.n	8000b42 <__aeabi_fmul+0x19e>
 8000abe:	2301      	movs	r3, #1
 8000ac0:	4642      	mov	r2, r8
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	4690      	mov	r8, r2
 8000ac6:	002b      	movs	r3, r5
 8000ac8:	4642      	mov	r2, r8
 8000aca:	2101      	movs	r1, #1
 8000acc:	1c5d      	adds	r5, r3, #1
 8000ace:	2a0a      	cmp	r2, #10
 8000ad0:	dd97      	ble.n	8000a02 <__aeabi_fmul+0x5e>
 8000ad2:	e7c5      	b.n	8000a60 <__aeabi_fmul+0xbc>
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d126      	bne.n	8000b26 <__aeabi_fmul+0x182>
 8000ad8:	2304      	movs	r3, #4
 8000ada:	4698      	mov	r8, r3
 8000adc:	3b03      	subs	r3, #3
 8000ade:	2500      	movs	r5, #0
 8000ae0:	469a      	mov	sl, r3
 8000ae2:	e77a      	b.n	80009da <__aeabi_fmul+0x36>
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d118      	bne.n	8000b1a <__aeabi_fmul+0x176>
 8000ae8:	2308      	movs	r3, #8
 8000aea:	4698      	mov	r8, r3
 8000aec:	3b06      	subs	r3, #6
 8000aee:	25ff      	movs	r5, #255	@ 0xff
 8000af0:	469a      	mov	sl, r3
 8000af2:	e772      	b.n	80009da <__aeabi_fmul+0x36>
 8000af4:	20ff      	movs	r0, #255	@ 0xff
 8000af6:	2200      	movs	r2, #0
 8000af8:	e791      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000afa:	2280      	movs	r2, #128	@ 0x80
 8000afc:	2600      	movs	r6, #0
 8000afe:	20ff      	movs	r0, #255	@ 0xff
 8000b00:	03d2      	lsls	r2, r2, #15
 8000b02:	e78c      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000b04:	4641      	mov	r1, r8
 8000b06:	2202      	movs	r2, #2
 8000b08:	3501      	adds	r5, #1
 8000b0a:	4311      	orrs	r1, r2
 8000b0c:	4688      	mov	r8, r1
 8000b0e:	35ff      	adds	r5, #255	@ 0xff
 8000b10:	290a      	cmp	r1, #10
 8000b12:	dca5      	bgt.n	8000a60 <__aeabi_fmul+0xbc>
 8000b14:	2102      	movs	r1, #2
 8000b16:	407e      	eors	r6, r7
 8000b18:	e774      	b.n	8000a04 <__aeabi_fmul+0x60>
 8000b1a:	230c      	movs	r3, #12
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	3b09      	subs	r3, #9
 8000b20:	25ff      	movs	r5, #255	@ 0xff
 8000b22:	469a      	mov	sl, r3
 8000b24:	e759      	b.n	80009da <__aeabi_fmul+0x36>
 8000b26:	0018      	movs	r0, r3
 8000b28:	f000 fa8a 	bl	8001040 <__clzsi2>
 8000b2c:	464a      	mov	r2, r9
 8000b2e:	1f43      	subs	r3, r0, #5
 8000b30:	2576      	movs	r5, #118	@ 0x76
 8000b32:	409a      	lsls	r2, r3
 8000b34:	2300      	movs	r3, #0
 8000b36:	426d      	negs	r5, r5
 8000b38:	4691      	mov	r9, r2
 8000b3a:	4698      	mov	r8, r3
 8000b3c:	469a      	mov	sl, r3
 8000b3e:	1a2d      	subs	r5, r5, r0
 8000b40:	e74b      	b.n	80009da <__aeabi_fmul+0x36>
 8000b42:	0020      	movs	r0, r4
 8000b44:	f000 fa7c 	bl	8001040 <__clzsi2>
 8000b48:	4642      	mov	r2, r8
 8000b4a:	1f43      	subs	r3, r0, #5
 8000b4c:	409c      	lsls	r4, r3
 8000b4e:	1a2b      	subs	r3, r5, r0
 8000b50:	3b76      	subs	r3, #118	@ 0x76
 8000b52:	2100      	movs	r1, #0
 8000b54:	1c5d      	adds	r5, r3, #1
 8000b56:	2a0a      	cmp	r2, #10
 8000b58:	dc00      	bgt.n	8000b5c <__aeabi_fmul+0x1b8>
 8000b5a:	e752      	b.n	8000a02 <__aeabi_fmul+0x5e>
 8000b5c:	e780      	b.n	8000a60 <__aeabi_fmul+0xbc>
 8000b5e:	2201      	movs	r2, #1
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	2b1b      	cmp	r3, #27
 8000b64:	dd00      	ble.n	8000b68 <__aeabi_fmul+0x1c4>
 8000b66:	e758      	b.n	8000a1a <__aeabi_fmul+0x76>
 8000b68:	359e      	adds	r5, #158	@ 0x9e
 8000b6a:	0022      	movs	r2, r4
 8000b6c:	40ac      	lsls	r4, r5
 8000b6e:	40da      	lsrs	r2, r3
 8000b70:	1e63      	subs	r3, r4, #1
 8000b72:	419c      	sbcs	r4, r3
 8000b74:	4322      	orrs	r2, r4
 8000b76:	0753      	lsls	r3, r2, #29
 8000b78:	d004      	beq.n	8000b84 <__aeabi_fmul+0x1e0>
 8000b7a:	230f      	movs	r3, #15
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	d000      	beq.n	8000b84 <__aeabi_fmul+0x1e0>
 8000b82:	3204      	adds	r2, #4
 8000b84:	0153      	lsls	r3, r2, #5
 8000b86:	d537      	bpl.n	8000bf8 <__aeabi_fmul+0x254>
 8000b88:	2001      	movs	r0, #1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	e747      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000b8e:	0c21      	lsrs	r1, r4, #16
 8000b90:	464a      	mov	r2, r9
 8000b92:	0424      	lsls	r4, r4, #16
 8000b94:	0c24      	lsrs	r4, r4, #16
 8000b96:	0027      	movs	r7, r4
 8000b98:	0c10      	lsrs	r0, r2, #16
 8000b9a:	0412      	lsls	r2, r2, #16
 8000b9c:	0c12      	lsrs	r2, r2, #16
 8000b9e:	4344      	muls	r4, r0
 8000ba0:	4357      	muls	r7, r2
 8000ba2:	4348      	muls	r0, r1
 8000ba4:	4351      	muls	r1, r2
 8000ba6:	0c3a      	lsrs	r2, r7, #16
 8000ba8:	1909      	adds	r1, r1, r4
 8000baa:	1852      	adds	r2, r2, r1
 8000bac:	4294      	cmp	r4, r2
 8000bae:	d903      	bls.n	8000bb8 <__aeabi_fmul+0x214>
 8000bb0:	2180      	movs	r1, #128	@ 0x80
 8000bb2:	0249      	lsls	r1, r1, #9
 8000bb4:	468c      	mov	ip, r1
 8000bb6:	4460      	add	r0, ip
 8000bb8:	043f      	lsls	r7, r7, #16
 8000bba:	0411      	lsls	r1, r2, #16
 8000bbc:	0c3f      	lsrs	r7, r7, #16
 8000bbe:	19c9      	adds	r1, r1, r7
 8000bc0:	018c      	lsls	r4, r1, #6
 8000bc2:	1e67      	subs	r7, r4, #1
 8000bc4:	41bc      	sbcs	r4, r7
 8000bc6:	0c12      	lsrs	r2, r2, #16
 8000bc8:	0e89      	lsrs	r1, r1, #26
 8000bca:	1812      	adds	r2, r2, r0
 8000bcc:	430c      	orrs	r4, r1
 8000bce:	0192      	lsls	r2, r2, #6
 8000bd0:	4314      	orrs	r4, r2
 8000bd2:	0112      	lsls	r2, r2, #4
 8000bd4:	d50e      	bpl.n	8000bf4 <__aeabi_fmul+0x250>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	0862      	lsrs	r2, r4, #1
 8000bda:	401c      	ands	r4, r3
 8000bdc:	4314      	orrs	r4, r2
 8000bde:	e749      	b.n	8000a74 <__aeabi_fmul+0xd0>
 8000be0:	003e      	movs	r6, r7
 8000be2:	46a1      	mov	r9, r4
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	464b      	mov	r3, r9
 8000be8:	03d2      	lsls	r2, r2, #15
 8000bea:	431a      	orrs	r2, r3
 8000bec:	0252      	lsls	r2, r2, #9
 8000bee:	20ff      	movs	r0, #255	@ 0xff
 8000bf0:	0a52      	lsrs	r2, r2, #9
 8000bf2:	e714      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000bf4:	001d      	movs	r5, r3
 8000bf6:	e73d      	b.n	8000a74 <__aeabi_fmul+0xd0>
 8000bf8:	0192      	lsls	r2, r2, #6
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	0a52      	lsrs	r2, r2, #9
 8000bfe:	e70e      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000c00:	290f      	cmp	r1, #15
 8000c02:	d1ed      	bne.n	8000be0 <__aeabi_fmul+0x23c>
 8000c04:	2280      	movs	r2, #128	@ 0x80
 8000c06:	464b      	mov	r3, r9
 8000c08:	03d2      	lsls	r2, r2, #15
 8000c0a:	4213      	tst	r3, r2
 8000c0c:	d0ea      	beq.n	8000be4 <__aeabi_fmul+0x240>
 8000c0e:	4214      	tst	r4, r2
 8000c10:	d1e8      	bne.n	8000be4 <__aeabi_fmul+0x240>
 8000c12:	003e      	movs	r6, r7
 8000c14:	20ff      	movs	r0, #255	@ 0xff
 8000c16:	4322      	orrs	r2, r4
 8000c18:	e701      	b.n	8000a1e <__aeabi_fmul+0x7a>
 8000c1a:	46c0      	nop			@ (mov r8, r8)
 8000c1c:	f7ffffff 	.word	0xf7ffffff

08000c20 <__aeabi_fsub>:
 8000c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c22:	4647      	mov	r7, r8
 8000c24:	46ce      	mov	lr, r9
 8000c26:	024e      	lsls	r6, r1, #9
 8000c28:	0243      	lsls	r3, r0, #9
 8000c2a:	0045      	lsls	r5, r0, #1
 8000c2c:	0a72      	lsrs	r2, r6, #9
 8000c2e:	0fc4      	lsrs	r4, r0, #31
 8000c30:	0048      	lsls	r0, r1, #1
 8000c32:	b580      	push	{r7, lr}
 8000c34:	4694      	mov	ip, r2
 8000c36:	0a5f      	lsrs	r7, r3, #9
 8000c38:	0e2d      	lsrs	r5, r5, #24
 8000c3a:	099b      	lsrs	r3, r3, #6
 8000c3c:	0e00      	lsrs	r0, r0, #24
 8000c3e:	0fc9      	lsrs	r1, r1, #31
 8000c40:	09b6      	lsrs	r6, r6, #6
 8000c42:	28ff      	cmp	r0, #255	@ 0xff
 8000c44:	d024      	beq.n	8000c90 <__aeabi_fsub+0x70>
 8000c46:	2201      	movs	r2, #1
 8000c48:	4051      	eors	r1, r2
 8000c4a:	1a2a      	subs	r2, r5, r0
 8000c4c:	428c      	cmp	r4, r1
 8000c4e:	d00f      	beq.n	8000c70 <__aeabi_fsub+0x50>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	dc00      	bgt.n	8000c56 <__aeabi_fsub+0x36>
 8000c54:	e16a      	b.n	8000f2c <__aeabi_fsub+0x30c>
 8000c56:	2800      	cmp	r0, #0
 8000c58:	d135      	bne.n	8000cc6 <__aeabi_fsub+0xa6>
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_fsub+0x40>
 8000c5e:	e0a2      	b.n	8000da6 <__aeabi_fsub+0x186>
 8000c60:	1e51      	subs	r1, r2, #1
 8000c62:	2a01      	cmp	r2, #1
 8000c64:	d100      	bne.n	8000c68 <__aeabi_fsub+0x48>
 8000c66:	e124      	b.n	8000eb2 <__aeabi_fsub+0x292>
 8000c68:	2aff      	cmp	r2, #255	@ 0xff
 8000c6a:	d021      	beq.n	8000cb0 <__aeabi_fsub+0x90>
 8000c6c:	000a      	movs	r2, r1
 8000c6e:	e02f      	b.n	8000cd0 <__aeabi_fsub+0xb0>
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	dc00      	bgt.n	8000c76 <__aeabi_fsub+0x56>
 8000c74:	e167      	b.n	8000f46 <__aeabi_fsub+0x326>
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d05e      	beq.n	8000d38 <__aeabi_fsub+0x118>
 8000c7a:	2dff      	cmp	r5, #255	@ 0xff
 8000c7c:	d018      	beq.n	8000cb0 <__aeabi_fsub+0x90>
 8000c7e:	2180      	movs	r1, #128	@ 0x80
 8000c80:	04c9      	lsls	r1, r1, #19
 8000c82:	430e      	orrs	r6, r1
 8000c84:	2a1b      	cmp	r2, #27
 8000c86:	dc00      	bgt.n	8000c8a <__aeabi_fsub+0x6a>
 8000c88:	e076      	b.n	8000d78 <__aeabi_fsub+0x158>
 8000c8a:	002a      	movs	r2, r5
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	e032      	b.n	8000cf6 <__aeabi_fsub+0xd6>
 8000c90:	002a      	movs	r2, r5
 8000c92:	3aff      	subs	r2, #255	@ 0xff
 8000c94:	4691      	mov	r9, r2
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d042      	beq.n	8000d20 <__aeabi_fsub+0x100>
 8000c9a:	428c      	cmp	r4, r1
 8000c9c:	d055      	beq.n	8000d4a <__aeabi_fsub+0x12a>
 8000c9e:	464a      	mov	r2, r9
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_fsub+0x86>
 8000ca4:	e09c      	b.n	8000de0 <__aeabi_fsub+0x1c0>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d100      	bne.n	8000cac <__aeabi_fsub+0x8c>
 8000caa:	e077      	b.n	8000d9c <__aeabi_fsub+0x17c>
 8000cac:	000c      	movs	r4, r1
 8000cae:	0033      	movs	r3, r6
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d100      	bne.n	8000cb8 <__aeabi_fsub+0x98>
 8000cb6:	e06e      	b.n	8000d96 <__aeabi_fsub+0x176>
 8000cb8:	2280      	movs	r2, #128	@ 0x80
 8000cba:	03d2      	lsls	r2, r2, #15
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	025b      	lsls	r3, r3, #9
 8000cc0:	20ff      	movs	r0, #255	@ 0xff
 8000cc2:	0a5b      	lsrs	r3, r3, #9
 8000cc4:	e024      	b.n	8000d10 <__aeabi_fsub+0xf0>
 8000cc6:	2dff      	cmp	r5, #255	@ 0xff
 8000cc8:	d0f2      	beq.n	8000cb0 <__aeabi_fsub+0x90>
 8000cca:	2180      	movs	r1, #128	@ 0x80
 8000ccc:	04c9      	lsls	r1, r1, #19
 8000cce:	430e      	orrs	r6, r1
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	2a1b      	cmp	r2, #27
 8000cd4:	dc08      	bgt.n	8000ce8 <__aeabi_fsub+0xc8>
 8000cd6:	0031      	movs	r1, r6
 8000cd8:	2020      	movs	r0, #32
 8000cda:	40d1      	lsrs	r1, r2
 8000cdc:	1a82      	subs	r2, r0, r2
 8000cde:	4096      	lsls	r6, r2
 8000ce0:	0032      	movs	r2, r6
 8000ce2:	1e50      	subs	r0, r2, #1
 8000ce4:	4182      	sbcs	r2, r0
 8000ce6:	4311      	orrs	r1, r2
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	015a      	lsls	r2, r3, #5
 8000cec:	d460      	bmi.n	8000db0 <__aeabi_fsub+0x190>
 8000cee:	2107      	movs	r1, #7
 8000cf0:	002a      	movs	r2, r5
 8000cf2:	4019      	ands	r1, r3
 8000cf4:	d057      	beq.n	8000da6 <__aeabi_fsub+0x186>
 8000cf6:	210f      	movs	r1, #15
 8000cf8:	4019      	ands	r1, r3
 8000cfa:	2904      	cmp	r1, #4
 8000cfc:	d000      	beq.n	8000d00 <__aeabi_fsub+0xe0>
 8000cfe:	3304      	adds	r3, #4
 8000d00:	0159      	lsls	r1, r3, #5
 8000d02:	d550      	bpl.n	8000da6 <__aeabi_fsub+0x186>
 8000d04:	1c50      	adds	r0, r2, #1
 8000d06:	2afe      	cmp	r2, #254	@ 0xfe
 8000d08:	d045      	beq.n	8000d96 <__aeabi_fsub+0x176>
 8000d0a:	019b      	lsls	r3, r3, #6
 8000d0c:	b2c0      	uxtb	r0, r0
 8000d0e:	0a5b      	lsrs	r3, r3, #9
 8000d10:	05c0      	lsls	r0, r0, #23
 8000d12:	4318      	orrs	r0, r3
 8000d14:	07e4      	lsls	r4, r4, #31
 8000d16:	4320      	orrs	r0, r4
 8000d18:	bcc0      	pop	{r6, r7}
 8000d1a:	46b9      	mov	r9, r7
 8000d1c:	46b0      	mov	r8, r6
 8000d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d20:	2201      	movs	r2, #1
 8000d22:	4051      	eors	r1, r2
 8000d24:	428c      	cmp	r4, r1
 8000d26:	d1ba      	bne.n	8000c9e <__aeabi_fsub+0x7e>
 8000d28:	464a      	mov	r2, r9
 8000d2a:	2a00      	cmp	r2, #0
 8000d2c:	d010      	beq.n	8000d50 <__aeabi_fsub+0x130>
 8000d2e:	2d00      	cmp	r5, #0
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fsub+0x114>
 8000d32:	e098      	b.n	8000e66 <__aeabi_fsub+0x246>
 8000d34:	2300      	movs	r3, #0
 8000d36:	e7bb      	b.n	8000cb0 <__aeabi_fsub+0x90>
 8000d38:	2e00      	cmp	r6, #0
 8000d3a:	d034      	beq.n	8000da6 <__aeabi_fsub+0x186>
 8000d3c:	1e51      	subs	r1, r2, #1
 8000d3e:	2a01      	cmp	r2, #1
 8000d40:	d06e      	beq.n	8000e20 <__aeabi_fsub+0x200>
 8000d42:	2aff      	cmp	r2, #255	@ 0xff
 8000d44:	d0b4      	beq.n	8000cb0 <__aeabi_fsub+0x90>
 8000d46:	000a      	movs	r2, r1
 8000d48:	e79c      	b.n	8000c84 <__aeabi_fsub+0x64>
 8000d4a:	2a00      	cmp	r2, #0
 8000d4c:	d000      	beq.n	8000d50 <__aeabi_fsub+0x130>
 8000d4e:	e088      	b.n	8000e62 <__aeabi_fsub+0x242>
 8000d50:	20fe      	movs	r0, #254	@ 0xfe
 8000d52:	1c6a      	adds	r2, r5, #1
 8000d54:	4210      	tst	r0, r2
 8000d56:	d000      	beq.n	8000d5a <__aeabi_fsub+0x13a>
 8000d58:	e092      	b.n	8000e80 <__aeabi_fsub+0x260>
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d000      	beq.n	8000d60 <__aeabi_fsub+0x140>
 8000d5e:	e0a4      	b.n	8000eaa <__aeabi_fsub+0x28a>
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d100      	bne.n	8000d66 <__aeabi_fsub+0x146>
 8000d64:	e0cb      	b.n	8000efe <__aeabi_fsub+0x2de>
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d000      	beq.n	8000d6c <__aeabi_fsub+0x14c>
 8000d6a:	e0ca      	b.n	8000f02 <__aeabi_fsub+0x2e2>
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	08db      	lsrs	r3, r3, #3
 8000d70:	025b      	lsls	r3, r3, #9
 8000d72:	0a5b      	lsrs	r3, r3, #9
 8000d74:	b2d0      	uxtb	r0, r2
 8000d76:	e7cb      	b.n	8000d10 <__aeabi_fsub+0xf0>
 8000d78:	0031      	movs	r1, r6
 8000d7a:	2020      	movs	r0, #32
 8000d7c:	40d1      	lsrs	r1, r2
 8000d7e:	1a82      	subs	r2, r0, r2
 8000d80:	4096      	lsls	r6, r2
 8000d82:	0032      	movs	r2, r6
 8000d84:	1e50      	subs	r0, r2, #1
 8000d86:	4182      	sbcs	r2, r0
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	189b      	adds	r3, r3, r2
 8000d8c:	015a      	lsls	r2, r3, #5
 8000d8e:	d5ae      	bpl.n	8000cee <__aeabi_fsub+0xce>
 8000d90:	1c6a      	adds	r2, r5, #1
 8000d92:	2dfe      	cmp	r5, #254	@ 0xfe
 8000d94:	d14a      	bne.n	8000e2c <__aeabi_fsub+0x20c>
 8000d96:	20ff      	movs	r0, #255	@ 0xff
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e7b9      	b.n	8000d10 <__aeabi_fsub+0xf0>
 8000d9c:	22ff      	movs	r2, #255	@ 0xff
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d14b      	bne.n	8000e3a <__aeabi_fsub+0x21a>
 8000da2:	000c      	movs	r4, r1
 8000da4:	0033      	movs	r3, r6
 8000da6:	08db      	lsrs	r3, r3, #3
 8000da8:	2aff      	cmp	r2, #255	@ 0xff
 8000daa:	d100      	bne.n	8000dae <__aeabi_fsub+0x18e>
 8000dac:	e781      	b.n	8000cb2 <__aeabi_fsub+0x92>
 8000dae:	e7df      	b.n	8000d70 <__aeabi_fsub+0x150>
 8000db0:	019f      	lsls	r7, r3, #6
 8000db2:	09bf      	lsrs	r7, r7, #6
 8000db4:	0038      	movs	r0, r7
 8000db6:	f000 f943 	bl	8001040 <__clzsi2>
 8000dba:	3805      	subs	r0, #5
 8000dbc:	4087      	lsls	r7, r0
 8000dbe:	4285      	cmp	r5, r0
 8000dc0:	dc21      	bgt.n	8000e06 <__aeabi_fsub+0x1e6>
 8000dc2:	003b      	movs	r3, r7
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	1b42      	subs	r2, r0, r5
 8000dc8:	3201      	adds	r2, #1
 8000dca:	40d3      	lsrs	r3, r2
 8000dcc:	1a8a      	subs	r2, r1, r2
 8000dce:	4097      	lsls	r7, r2
 8000dd0:	1e7a      	subs	r2, r7, #1
 8000dd2:	4197      	sbcs	r7, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	433b      	orrs	r3, r7
 8000dd8:	0759      	lsls	r1, r3, #29
 8000dda:	d000      	beq.n	8000dde <__aeabi_fsub+0x1be>
 8000ddc:	e78b      	b.n	8000cf6 <__aeabi_fsub+0xd6>
 8000dde:	e78f      	b.n	8000d00 <__aeabi_fsub+0xe0>
 8000de0:	20fe      	movs	r0, #254	@ 0xfe
 8000de2:	1c6a      	adds	r2, r5, #1
 8000de4:	4210      	tst	r0, r2
 8000de6:	d112      	bne.n	8000e0e <__aeabi_fsub+0x1ee>
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d152      	bne.n	8000e92 <__aeabi_fsub+0x272>
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d07c      	beq.n	8000eea <__aeabi_fsub+0x2ca>
 8000df0:	2e00      	cmp	r6, #0
 8000df2:	d0bb      	beq.n	8000d6c <__aeabi_fsub+0x14c>
 8000df4:	1b9a      	subs	r2, r3, r6
 8000df6:	0150      	lsls	r0, r2, #5
 8000df8:	d400      	bmi.n	8000dfc <__aeabi_fsub+0x1dc>
 8000dfa:	e08b      	b.n	8000f14 <__aeabi_fsub+0x2f4>
 8000dfc:	2401      	movs	r4, #1
 8000dfe:	2200      	movs	r2, #0
 8000e00:	1af3      	subs	r3, r6, r3
 8000e02:	400c      	ands	r4, r1
 8000e04:	e7e8      	b.n	8000dd8 <__aeabi_fsub+0x1b8>
 8000e06:	4b56      	ldr	r3, [pc, #344]	@ (8000f60 <__aeabi_fsub+0x340>)
 8000e08:	1a2a      	subs	r2, r5, r0
 8000e0a:	403b      	ands	r3, r7
 8000e0c:	e7e4      	b.n	8000dd8 <__aeabi_fsub+0x1b8>
 8000e0e:	1b9f      	subs	r7, r3, r6
 8000e10:	017a      	lsls	r2, r7, #5
 8000e12:	d446      	bmi.n	8000ea2 <__aeabi_fsub+0x282>
 8000e14:	2f00      	cmp	r7, #0
 8000e16:	d1cd      	bne.n	8000db4 <__aeabi_fsub+0x194>
 8000e18:	2400      	movs	r4, #0
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	e777      	b.n	8000d10 <__aeabi_fsub+0xf0>
 8000e20:	199b      	adds	r3, r3, r6
 8000e22:	2501      	movs	r5, #1
 8000e24:	3201      	adds	r2, #1
 8000e26:	0159      	lsls	r1, r3, #5
 8000e28:	d400      	bmi.n	8000e2c <__aeabi_fsub+0x20c>
 8000e2a:	e760      	b.n	8000cee <__aeabi_fsub+0xce>
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	484d      	ldr	r0, [pc, #308]	@ (8000f64 <__aeabi_fsub+0x344>)
 8000e30:	4019      	ands	r1, r3
 8000e32:	085b      	lsrs	r3, r3, #1
 8000e34:	4003      	ands	r3, r0
 8000e36:	430b      	orrs	r3, r1
 8000e38:	e7ce      	b.n	8000dd8 <__aeabi_fsub+0x1b8>
 8000e3a:	1e57      	subs	r7, r2, #1
 8000e3c:	2a01      	cmp	r2, #1
 8000e3e:	d05a      	beq.n	8000ef6 <__aeabi_fsub+0x2d6>
 8000e40:	000c      	movs	r4, r1
 8000e42:	2aff      	cmp	r2, #255	@ 0xff
 8000e44:	d033      	beq.n	8000eae <__aeabi_fsub+0x28e>
 8000e46:	2201      	movs	r2, #1
 8000e48:	2f1b      	cmp	r7, #27
 8000e4a:	dc07      	bgt.n	8000e5c <__aeabi_fsub+0x23c>
 8000e4c:	2120      	movs	r1, #32
 8000e4e:	1bc9      	subs	r1, r1, r7
 8000e50:	001a      	movs	r2, r3
 8000e52:	408b      	lsls	r3, r1
 8000e54:	40fa      	lsrs	r2, r7
 8000e56:	1e59      	subs	r1, r3, #1
 8000e58:	418b      	sbcs	r3, r1
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	0005      	movs	r5, r0
 8000e5e:	1ab3      	subs	r3, r6, r2
 8000e60:	e743      	b.n	8000cea <__aeabi_fsub+0xca>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d123      	bne.n	8000eae <__aeabi_fsub+0x28e>
 8000e66:	22ff      	movs	r2, #255	@ 0xff
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d09b      	beq.n	8000da4 <__aeabi_fsub+0x184>
 8000e6c:	1e51      	subs	r1, r2, #1
 8000e6e:	2a01      	cmp	r2, #1
 8000e70:	d0d6      	beq.n	8000e20 <__aeabi_fsub+0x200>
 8000e72:	2aff      	cmp	r2, #255	@ 0xff
 8000e74:	d01b      	beq.n	8000eae <__aeabi_fsub+0x28e>
 8000e76:	291b      	cmp	r1, #27
 8000e78:	dd2c      	ble.n	8000ed4 <__aeabi_fsub+0x2b4>
 8000e7a:	0002      	movs	r2, r0
 8000e7c:	1c73      	adds	r3, r6, #1
 8000e7e:	e73a      	b.n	8000cf6 <__aeabi_fsub+0xd6>
 8000e80:	2aff      	cmp	r2, #255	@ 0xff
 8000e82:	d088      	beq.n	8000d96 <__aeabi_fsub+0x176>
 8000e84:	199b      	adds	r3, r3, r6
 8000e86:	085b      	lsrs	r3, r3, #1
 8000e88:	0759      	lsls	r1, r3, #29
 8000e8a:	d000      	beq.n	8000e8e <__aeabi_fsub+0x26e>
 8000e8c:	e733      	b.n	8000cf6 <__aeabi_fsub+0xd6>
 8000e8e:	08db      	lsrs	r3, r3, #3
 8000e90:	e76e      	b.n	8000d70 <__aeabi_fsub+0x150>
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d110      	bne.n	8000eb8 <__aeabi_fsub+0x298>
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d043      	beq.n	8000f22 <__aeabi_fsub+0x302>
 8000e9a:	2401      	movs	r4, #1
 8000e9c:	0033      	movs	r3, r6
 8000e9e:	400c      	ands	r4, r1
 8000ea0:	e706      	b.n	8000cb0 <__aeabi_fsub+0x90>
 8000ea2:	2401      	movs	r4, #1
 8000ea4:	1af7      	subs	r7, r6, r3
 8000ea6:	400c      	ands	r4, r1
 8000ea8:	e784      	b.n	8000db4 <__aeabi_fsub+0x194>
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d104      	bne.n	8000eb8 <__aeabi_fsub+0x298>
 8000eae:	0033      	movs	r3, r6
 8000eb0:	e6fe      	b.n	8000cb0 <__aeabi_fsub+0x90>
 8000eb2:	2501      	movs	r5, #1
 8000eb4:	1b9b      	subs	r3, r3, r6
 8000eb6:	e718      	b.n	8000cea <__aeabi_fsub+0xca>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d100      	bne.n	8000ebe <__aeabi_fsub+0x29e>
 8000ebc:	e6f8      	b.n	8000cb0 <__aeabi_fsub+0x90>
 8000ebe:	2280      	movs	r2, #128	@ 0x80
 8000ec0:	03d2      	lsls	r2, r2, #15
 8000ec2:	4297      	cmp	r7, r2
 8000ec4:	d304      	bcc.n	8000ed0 <__aeabi_fsub+0x2b0>
 8000ec6:	4594      	cmp	ip, r2
 8000ec8:	d202      	bcs.n	8000ed0 <__aeabi_fsub+0x2b0>
 8000eca:	2401      	movs	r4, #1
 8000ecc:	0033      	movs	r3, r6
 8000ece:	400c      	ands	r4, r1
 8000ed0:	08db      	lsrs	r3, r3, #3
 8000ed2:	e6f1      	b.n	8000cb8 <__aeabi_fsub+0x98>
 8000ed4:	001a      	movs	r2, r3
 8000ed6:	2520      	movs	r5, #32
 8000ed8:	40ca      	lsrs	r2, r1
 8000eda:	1a69      	subs	r1, r5, r1
 8000edc:	408b      	lsls	r3, r1
 8000ede:	1e59      	subs	r1, r3, #1
 8000ee0:	418b      	sbcs	r3, r1
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	0005      	movs	r5, r0
 8000ee6:	199b      	adds	r3, r3, r6
 8000ee8:	e750      	b.n	8000d8c <__aeabi_fsub+0x16c>
 8000eea:	2e00      	cmp	r6, #0
 8000eec:	d094      	beq.n	8000e18 <__aeabi_fsub+0x1f8>
 8000eee:	2401      	movs	r4, #1
 8000ef0:	0033      	movs	r3, r6
 8000ef2:	400c      	ands	r4, r1
 8000ef4:	e73a      	b.n	8000d6c <__aeabi_fsub+0x14c>
 8000ef6:	000c      	movs	r4, r1
 8000ef8:	2501      	movs	r5, #1
 8000efa:	1af3      	subs	r3, r6, r3
 8000efc:	e6f5      	b.n	8000cea <__aeabi_fsub+0xca>
 8000efe:	0033      	movs	r3, r6
 8000f00:	e734      	b.n	8000d6c <__aeabi_fsub+0x14c>
 8000f02:	199b      	adds	r3, r3, r6
 8000f04:	2200      	movs	r2, #0
 8000f06:	0159      	lsls	r1, r3, #5
 8000f08:	d5c1      	bpl.n	8000e8e <__aeabi_fsub+0x26e>
 8000f0a:	4a15      	ldr	r2, [pc, #84]	@ (8000f60 <__aeabi_fsub+0x340>)
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	08db      	lsrs	r3, r3, #3
 8000f10:	2201      	movs	r2, #1
 8000f12:	e72d      	b.n	8000d70 <__aeabi_fsub+0x150>
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	d100      	bne.n	8000f1a <__aeabi_fsub+0x2fa>
 8000f18:	e77e      	b.n	8000e18 <__aeabi_fsub+0x1f8>
 8000f1a:	0013      	movs	r3, r2
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	08db      	lsrs	r3, r3, #3
 8000f20:	e726      	b.n	8000d70 <__aeabi_fsub+0x150>
 8000f22:	2380      	movs	r3, #128	@ 0x80
 8000f24:	2400      	movs	r4, #0
 8000f26:	20ff      	movs	r0, #255	@ 0xff
 8000f28:	03db      	lsls	r3, r3, #15
 8000f2a:	e6f1      	b.n	8000d10 <__aeabi_fsub+0xf0>
 8000f2c:	2a00      	cmp	r2, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x312>
 8000f30:	e756      	b.n	8000de0 <__aeabi_fsub+0x1c0>
 8000f32:	1b47      	subs	r7, r0, r5
 8000f34:	003a      	movs	r2, r7
 8000f36:	2d00      	cmp	r5, #0
 8000f38:	d100      	bne.n	8000f3c <__aeabi_fsub+0x31c>
 8000f3a:	e730      	b.n	8000d9e <__aeabi_fsub+0x17e>
 8000f3c:	2280      	movs	r2, #128	@ 0x80
 8000f3e:	04d2      	lsls	r2, r2, #19
 8000f40:	000c      	movs	r4, r1
 8000f42:	4313      	orrs	r3, r2
 8000f44:	e77f      	b.n	8000e46 <__aeabi_fsub+0x226>
 8000f46:	2a00      	cmp	r2, #0
 8000f48:	d100      	bne.n	8000f4c <__aeabi_fsub+0x32c>
 8000f4a:	e701      	b.n	8000d50 <__aeabi_fsub+0x130>
 8000f4c:	1b41      	subs	r1, r0, r5
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d101      	bne.n	8000f56 <__aeabi_fsub+0x336>
 8000f52:	000a      	movs	r2, r1
 8000f54:	e788      	b.n	8000e68 <__aeabi_fsub+0x248>
 8000f56:	2280      	movs	r2, #128	@ 0x80
 8000f58:	04d2      	lsls	r2, r2, #19
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	e78b      	b.n	8000e76 <__aeabi_fsub+0x256>
 8000f5e:	46c0      	nop			@ (mov r8, r8)
 8000f60:	fbffffff 	.word	0xfbffffff
 8000f64:	7dffffff 	.word	0x7dffffff

08000f68 <__aeabi_f2iz>:
 8000f68:	0241      	lsls	r1, r0, #9
 8000f6a:	0042      	lsls	r2, r0, #1
 8000f6c:	0fc3      	lsrs	r3, r0, #31
 8000f6e:	0a49      	lsrs	r1, r1, #9
 8000f70:	2000      	movs	r0, #0
 8000f72:	0e12      	lsrs	r2, r2, #24
 8000f74:	2a7e      	cmp	r2, #126	@ 0x7e
 8000f76:	dd03      	ble.n	8000f80 <__aeabi_f2iz+0x18>
 8000f78:	2a9d      	cmp	r2, #157	@ 0x9d
 8000f7a:	dd02      	ble.n	8000f82 <__aeabi_f2iz+0x1a>
 8000f7c:	4a09      	ldr	r2, [pc, #36]	@ (8000fa4 <__aeabi_f2iz+0x3c>)
 8000f7e:	1898      	adds	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	2080      	movs	r0, #128	@ 0x80
 8000f84:	0400      	lsls	r0, r0, #16
 8000f86:	4301      	orrs	r1, r0
 8000f88:	2a95      	cmp	r2, #149	@ 0x95
 8000f8a:	dc07      	bgt.n	8000f9c <__aeabi_f2iz+0x34>
 8000f8c:	2096      	movs	r0, #150	@ 0x96
 8000f8e:	1a82      	subs	r2, r0, r2
 8000f90:	40d1      	lsrs	r1, r2
 8000f92:	4248      	negs	r0, r1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1f3      	bne.n	8000f80 <__aeabi_f2iz+0x18>
 8000f98:	0008      	movs	r0, r1
 8000f9a:	e7f1      	b.n	8000f80 <__aeabi_f2iz+0x18>
 8000f9c:	3a96      	subs	r2, #150	@ 0x96
 8000f9e:	4091      	lsls	r1, r2
 8000fa0:	e7f7      	b.n	8000f92 <__aeabi_f2iz+0x2a>
 8000fa2:	46c0      	nop			@ (mov r8, r8)
 8000fa4:	7fffffff 	.word	0x7fffffff

08000fa8 <__aeabi_i2f>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	2800      	cmp	r0, #0
 8000fac:	d013      	beq.n	8000fd6 <__aeabi_i2f+0x2e>
 8000fae:	17c3      	asrs	r3, r0, #31
 8000fb0:	18c5      	adds	r5, r0, r3
 8000fb2:	405d      	eors	r5, r3
 8000fb4:	0fc4      	lsrs	r4, r0, #31
 8000fb6:	0028      	movs	r0, r5
 8000fb8:	f000 f842 	bl	8001040 <__clzsi2>
 8000fbc:	239e      	movs	r3, #158	@ 0x9e
 8000fbe:	0001      	movs	r1, r0
 8000fc0:	1a1b      	subs	r3, r3, r0
 8000fc2:	2b96      	cmp	r3, #150	@ 0x96
 8000fc4:	dc0f      	bgt.n	8000fe6 <__aeabi_i2f+0x3e>
 8000fc6:	2808      	cmp	r0, #8
 8000fc8:	d034      	beq.n	8001034 <__aeabi_i2f+0x8c>
 8000fca:	3908      	subs	r1, #8
 8000fcc:	408d      	lsls	r5, r1
 8000fce:	026d      	lsls	r5, r5, #9
 8000fd0:	0a6d      	lsrs	r5, r5, #9
 8000fd2:	b2d8      	uxtb	r0, r3
 8000fd4:	e002      	b.n	8000fdc <__aeabi_i2f+0x34>
 8000fd6:	2400      	movs	r4, #0
 8000fd8:	2000      	movs	r0, #0
 8000fda:	2500      	movs	r5, #0
 8000fdc:	05c0      	lsls	r0, r0, #23
 8000fde:	4328      	orrs	r0, r5
 8000fe0:	07e4      	lsls	r4, r4, #31
 8000fe2:	4320      	orrs	r0, r4
 8000fe4:	bd70      	pop	{r4, r5, r6, pc}
 8000fe6:	2b99      	cmp	r3, #153	@ 0x99
 8000fe8:	dc16      	bgt.n	8001018 <__aeabi_i2f+0x70>
 8000fea:	1f42      	subs	r2, r0, #5
 8000fec:	2805      	cmp	r0, #5
 8000fee:	d000      	beq.n	8000ff2 <__aeabi_i2f+0x4a>
 8000ff0:	4095      	lsls	r5, r2
 8000ff2:	002a      	movs	r2, r5
 8000ff4:	4811      	ldr	r0, [pc, #68]	@ (800103c <__aeabi_i2f+0x94>)
 8000ff6:	4002      	ands	r2, r0
 8000ff8:	076e      	lsls	r6, r5, #29
 8000ffa:	d009      	beq.n	8001010 <__aeabi_i2f+0x68>
 8000ffc:	260f      	movs	r6, #15
 8000ffe:	4035      	ands	r5, r6
 8001000:	2d04      	cmp	r5, #4
 8001002:	d005      	beq.n	8001010 <__aeabi_i2f+0x68>
 8001004:	3204      	adds	r2, #4
 8001006:	0155      	lsls	r5, r2, #5
 8001008:	d502      	bpl.n	8001010 <__aeabi_i2f+0x68>
 800100a:	239f      	movs	r3, #159	@ 0x9f
 800100c:	4002      	ands	r2, r0
 800100e:	1a5b      	subs	r3, r3, r1
 8001010:	0192      	lsls	r2, r2, #6
 8001012:	0a55      	lsrs	r5, r2, #9
 8001014:	b2d8      	uxtb	r0, r3
 8001016:	e7e1      	b.n	8000fdc <__aeabi_i2f+0x34>
 8001018:	2205      	movs	r2, #5
 800101a:	1a12      	subs	r2, r2, r0
 800101c:	0028      	movs	r0, r5
 800101e:	40d0      	lsrs	r0, r2
 8001020:	0002      	movs	r2, r0
 8001022:	0008      	movs	r0, r1
 8001024:	301b      	adds	r0, #27
 8001026:	4085      	lsls	r5, r0
 8001028:	0028      	movs	r0, r5
 800102a:	1e45      	subs	r5, r0, #1
 800102c:	41a8      	sbcs	r0, r5
 800102e:	4302      	orrs	r2, r0
 8001030:	0015      	movs	r5, r2
 8001032:	e7de      	b.n	8000ff2 <__aeabi_i2f+0x4a>
 8001034:	026d      	lsls	r5, r5, #9
 8001036:	2096      	movs	r0, #150	@ 0x96
 8001038:	0a6d      	lsrs	r5, r5, #9
 800103a:	e7cf      	b.n	8000fdc <__aeabi_i2f+0x34>
 800103c:	fbffffff 	.word	0xfbffffff

08001040 <__clzsi2>:
 8001040:	211c      	movs	r1, #28
 8001042:	2301      	movs	r3, #1
 8001044:	041b      	lsls	r3, r3, #16
 8001046:	4298      	cmp	r0, r3
 8001048:	d301      	bcc.n	800104e <__clzsi2+0xe>
 800104a:	0c00      	lsrs	r0, r0, #16
 800104c:	3910      	subs	r1, #16
 800104e:	0a1b      	lsrs	r3, r3, #8
 8001050:	4298      	cmp	r0, r3
 8001052:	d301      	bcc.n	8001058 <__clzsi2+0x18>
 8001054:	0a00      	lsrs	r0, r0, #8
 8001056:	3908      	subs	r1, #8
 8001058:	091b      	lsrs	r3, r3, #4
 800105a:	4298      	cmp	r0, r3
 800105c:	d301      	bcc.n	8001062 <__clzsi2+0x22>
 800105e:	0900      	lsrs	r0, r0, #4
 8001060:	3904      	subs	r1, #4
 8001062:	a202      	add	r2, pc, #8	@ (adr r2, 800106c <__clzsi2+0x2c>)
 8001064:	5c10      	ldrb	r0, [r2, r0]
 8001066:	1840      	adds	r0, r0, r1
 8001068:	4770      	bx	lr
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	02020304 	.word	0x02020304
 8001070:	01010101 	.word	0x01010101
	...

0800107c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	0018      	movs	r0, r3
 8001086:	230c      	movs	r3, #12
 8001088:	001a      	movs	r2, r3
 800108a:	2100      	movs	r1, #0
 800108c:	f003 fbe0 	bl	8004850 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001090:	4b26      	ldr	r3, [pc, #152]	@ (800112c <MX_ADC_Init+0xb0>)
 8001092:	4a27      	ldr	r2, [pc, #156]	@ (8001130 <MX_ADC_Init+0xb4>)
 8001094:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001096:	4b25      	ldr	r3, [pc, #148]	@ (800112c <MX_ADC_Init+0xb0>)
 8001098:	2200      	movs	r2, #0
 800109a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_10B;
 800109c:	4b23      	ldr	r3, [pc, #140]	@ (800112c <MX_ADC_Init+0xb0>)
 800109e:	2208      	movs	r2, #8
 80010a0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a2:	4b22      	ldr	r3, [pc, #136]	@ (800112c <MX_ADC_Init+0xb0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80010a8:	4b20      	ldr	r3, [pc, #128]	@ (800112c <MX_ADC_Init+0xb0>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ae:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <MX_ADC_Init+0xb0>)
 80010b0:	2204      	movs	r2, #4
 80010b2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80010b4:	4b1d      	ldr	r3, [pc, #116]	@ (800112c <MX_ADC_Init+0xb0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <MX_ADC_Init+0xb0>)
 80010bc:	2200      	movs	r2, #0
 80010be:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80010c0:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <MX_ADC_Init+0xb0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80010c6:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_ADC_Init+0xb0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010cc:	4b17      	ldr	r3, [pc, #92]	@ (800112c <MX_ADC_Init+0xb0>)
 80010ce:	22c2      	movs	r2, #194	@ 0xc2
 80010d0:	32ff      	adds	r2, #255	@ 0xff
 80010d2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d4:	4b15      	ldr	r3, [pc, #84]	@ (800112c <MX_ADC_Init+0xb0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80010da:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_ADC_Init+0xb0>)
 80010dc:	2224      	movs	r2, #36	@ 0x24
 80010de:	2100      	movs	r1, #0
 80010e0:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010e2:	4b12      	ldr	r3, [pc, #72]	@ (800112c <MX_ADC_Init+0xb0>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80010e8:	4b10      	ldr	r3, [pc, #64]	@ (800112c <MX_ADC_Init+0xb0>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f001 fa54 	bl	8002598 <HAL_ADC_Init>
 80010f0:	1e03      	subs	r3, r0, #0
 80010f2:	d001      	beq.n	80010f8 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80010f4:	f001 f955 	bl	80023a2 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2201      	movs	r2, #1
 80010fc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2280      	movs	r2, #128	@ 0x80
 8001102:	0152      	lsls	r2, r2, #5
 8001104:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	2280      	movs	r2, #128	@ 0x80
 800110a:	0552      	lsls	r2, r2, #21
 800110c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800110e:	1d3a      	adds	r2, r7, #4
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_ADC_Init+0xb0>)
 8001112:	0011      	movs	r1, r2
 8001114:	0018      	movs	r0, r3
 8001116:	f001 fb7f 	bl	8002818 <HAL_ADC_ConfigChannel>
 800111a:	1e03      	subs	r3, r0, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800111e:	f001 f940 	bl	80023a2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	b004      	add	sp, #16
 8001128:	bd80      	pop	{r7, pc}
 800112a:	46c0      	nop			@ (mov r8, r8)
 800112c:	2000002c 	.word	0x2000002c
 8001130:	40012400 	.word	0x40012400

08001134 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b08b      	sub	sp, #44	@ 0x2c
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	2414      	movs	r4, #20
 800113e:	193b      	adds	r3, r7, r4
 8001140:	0018      	movs	r0, r3
 8001142:	2314      	movs	r3, #20
 8001144:	001a      	movs	r2, r3
 8001146:	2100      	movs	r1, #0
 8001148:	f003 fb82 	bl	8004850 <memset>
  if(adcHandle->Instance==ADC1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a19      	ldr	r2, [pc, #100]	@ (80011b8 <HAL_ADC_MspInit+0x84>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d12b      	bne.n	80011ae <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001156:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 8001158:	699a      	ldr	r2, [r3, #24]
 800115a:	4b18      	ldr	r3, [pc, #96]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 800115c:	2180      	movs	r1, #128	@ 0x80
 800115e:	0089      	lsls	r1, r1, #2
 8001160:	430a      	orrs	r2, r1
 8001162:	619a      	str	r2, [r3, #24]
 8001164:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 8001166:	699a      	ldr	r2, [r3, #24]
 8001168:	2380      	movs	r3, #128	@ 0x80
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4013      	ands	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 8001174:	695a      	ldr	r2, [r3, #20]
 8001176:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 8001178:	2180      	movs	r1, #128	@ 0x80
 800117a:	0289      	lsls	r1, r1, #10
 800117c:	430a      	orrs	r2, r1
 800117e:	615a      	str	r2, [r3, #20]
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <HAL_ADC_MspInit+0x88>)
 8001182:	695a      	ldr	r2, [r3, #20]
 8001184:	2380      	movs	r3, #128	@ 0x80
 8001186:	029b      	lsls	r3, r3, #10
 8001188:	4013      	ands	r3, r2
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800118e:	193b      	adds	r3, r7, r4
 8001190:	2202      	movs	r2, #2
 8001192:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001194:	193b      	adds	r3, r7, r4
 8001196:	2203      	movs	r2, #3
 8001198:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	193b      	adds	r3, r7, r4
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a0:	193a      	adds	r2, r7, r4
 80011a2:	2390      	movs	r3, #144	@ 0x90
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	0011      	movs	r1, r2
 80011a8:	0018      	movs	r0, r3
 80011aa:	f001 fcdf 	bl	8002b6c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b00b      	add	sp, #44	@ 0x2c
 80011b4:	bd90      	pop	{r4, r7, pc}
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	40012400 	.word	0x40012400
 80011bc:	40021000 	.word	0x40021000

080011c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b089      	sub	sp, #36	@ 0x24
 80011c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c6:	240c      	movs	r4, #12
 80011c8:	193b      	adds	r3, r7, r4
 80011ca:	0018      	movs	r0, r3
 80011cc:	2314      	movs	r3, #20
 80011ce:	001a      	movs	r2, r3
 80011d0:	2100      	movs	r1, #0
 80011d2:	f003 fb3d 	bl	8004850 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001300 <MX_GPIO_Init+0x140>)
 80011d8:	695a      	ldr	r2, [r3, #20]
 80011da:	4b49      	ldr	r3, [pc, #292]	@ (8001300 <MX_GPIO_Init+0x140>)
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	0289      	lsls	r1, r1, #10
 80011e0:	430a      	orrs	r2, r1
 80011e2:	615a      	str	r2, [r3, #20]
 80011e4:	4b46      	ldr	r3, [pc, #280]	@ (8001300 <MX_GPIO_Init+0x140>)
 80011e6:	695a      	ldr	r2, [r3, #20]
 80011e8:	2380      	movs	r3, #128	@ 0x80
 80011ea:	029b      	lsls	r3, r3, #10
 80011ec:	4013      	ands	r3, r2
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	4b43      	ldr	r3, [pc, #268]	@ (8001300 <MX_GPIO_Init+0x140>)
 80011f4:	695a      	ldr	r2, [r3, #20]
 80011f6:	4b42      	ldr	r3, [pc, #264]	@ (8001300 <MX_GPIO_Init+0x140>)
 80011f8:	2180      	movs	r1, #128	@ 0x80
 80011fa:	02c9      	lsls	r1, r1, #11
 80011fc:	430a      	orrs	r2, r1
 80011fe:	615a      	str	r2, [r3, #20]
 8001200:	4b3f      	ldr	r3, [pc, #252]	@ (8001300 <MX_GPIO_Init+0x140>)
 8001202:	695a      	ldr	r2, [r3, #20]
 8001204:	2380      	movs	r3, #128	@ 0x80
 8001206:	02db      	lsls	r3, r3, #11
 8001208:	4013      	ands	r3, r2
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7
 800120e:	493d      	ldr	r1, [pc, #244]	@ (8001304 <MX_GPIO_Init+0x144>)
 8001210:	2390      	movs	r3, #144	@ 0x90
 8001212:	05db      	lsls	r3, r3, #23
 8001214:	2200      	movs	r2, #0
 8001216:	0018      	movs	r0, r3
 8001218:	f001 ff05 	bl	8003026 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6, GPIO_PIN_RESET);
 800121c:	4b3a      	ldr	r3, [pc, #232]	@ (8001308 <MX_GPIO_Init+0x148>)
 800121e:	2200      	movs	r2, #0
 8001220:	214a      	movs	r1, #74	@ 0x4a
 8001222:	0018      	movs	r0, r3
 8001224:	f001 feff 	bl	8003026 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_8;
 8001228:	193b      	adds	r3, r7, r4
 800122a:	2212      	movs	r2, #18
 800122c:	32ff      	adds	r2, #255	@ 0xff
 800122e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001230:	193b      	adds	r3, r7, r4
 8001232:	2200      	movs	r2, #0
 8001234:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001236:	193b      	adds	r3, r7, r4
 8001238:	2201      	movs	r2, #1
 800123a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123c:	193a      	adds	r2, r7, r4
 800123e:	2390      	movs	r3, #144	@ 0x90
 8001240:	05db      	lsls	r3, r3, #23
 8001242:	0011      	movs	r1, r2
 8001244:	0018      	movs	r0, r3
 8001246:	f001 fc91 	bl	8002b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA6 PA7
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7
 800124a:	193b      	adds	r3, r7, r4
 800124c:	4a2d      	ldr	r2, [pc, #180]	@ (8001304 <MX_GPIO_Init+0x144>)
 800124e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	193b      	adds	r3, r7, r4
 8001252:	2201      	movs	r2, #1
 8001254:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	193b      	adds	r3, r7, r4
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	193b      	adds	r3, r7, r4
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	193a      	adds	r2, r7, r4
 8001264:	2390      	movs	r3, #144	@ 0x90
 8001266:	05db      	lsls	r3, r3, #23
 8001268:	0011      	movs	r1, r2
 800126a:	0018      	movs	r0, r3
 800126c:	f001 fc7e 	bl	8002b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001270:	193b      	adds	r3, r7, r4
 8001272:	2211      	movs	r2, #17
 8001274:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001276:	193b      	adds	r3, r7, r4
 8001278:	2200      	movs	r2, #0
 800127a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800127c:	193b      	adds	r3, r7, r4
 800127e:	2201      	movs	r2, #1
 8001280:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	193b      	adds	r3, r7, r4
 8001284:	4a20      	ldr	r2, [pc, #128]	@ (8001308 <MX_GPIO_Init+0x148>)
 8001286:	0019      	movs	r1, r3
 8001288:	0010      	movs	r0, r2
 800128a:	f001 fc6f 	bl	8002b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB3 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6;
 800128e:	193b      	adds	r3, r7, r4
 8001290:	224a      	movs	r2, #74	@ 0x4a
 8001292:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	193b      	adds	r3, r7, r4
 8001296:	2201      	movs	r2, #1
 8001298:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	193b      	adds	r3, r7, r4
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	193b      	adds	r3, r7, r4
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a6:	193b      	adds	r3, r7, r4
 80012a8:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <MX_GPIO_Init+0x148>)
 80012aa:	0019      	movs	r1, r3
 80012ac:	0010      	movs	r0, r2
 80012ae:	f001 fc5d 	bl	8002b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012b2:	193b      	adds	r3, r7, r4
 80012b4:	2280      	movs	r2, #128	@ 0x80
 80012b6:	0212      	lsls	r2, r2, #8
 80012b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ba:	193b      	adds	r3, r7, r4
 80012bc:	2203      	movs	r2, #3
 80012be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	193b      	adds	r3, r7, r4
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c6:	193a      	adds	r2, r7, r4
 80012c8:	2390      	movs	r3, #144	@ 0x90
 80012ca:	05db      	lsls	r3, r3, #23
 80012cc:	0011      	movs	r1, r2
 80012ce:	0018      	movs	r0, r3
 80012d0:	f001 fc4c 	bl	8002b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012d4:	0021      	movs	r1, r4
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	2220      	movs	r2, #32
 80012da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	2288      	movs	r2, #136	@ 0x88
 80012e0:	0352      	lsls	r2, r2, #13
 80012e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	187b      	adds	r3, r7, r1
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <MX_GPIO_Init+0x148>)
 80012ee:	0019      	movs	r1, r3
 80012f0:	0010      	movs	r0, r2
 80012f2:	f001 fc3b 	bl	8002b6c <HAL_GPIO_Init>

}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b009      	add	sp, #36	@ 0x24
 80012fc:	bd90      	pop	{r4, r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	40021000 	.word	0x40021000
 8001304:	000018cc 	.word	0x000018cc
 8001308:	48000400 	.word	0x48000400

0800130c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001310:	4b1b      	ldr	r3, [pc, #108]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001312:	4a1c      	ldr	r2, [pc, #112]	@ (8001384 <MX_I2C1_Init+0x78>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001316:	4b1a      	ldr	r3, [pc, #104]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001318:	4a1b      	ldr	r2, [pc, #108]	@ (8001388 <MX_I2C1_Init+0x7c>)
 800131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800131c:	4b18      	ldr	r3, [pc, #96]	@ (8001380 <MX_I2C1_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001322:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001324:	2201      	movs	r2, #1
 8001326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <MX_I2C1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800132e:	4b14      	ldr	r3, [pc, #80]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800133a:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_I2C1_Init+0x74>)
 800133c:	2200      	movs	r2, #0
 800133e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001348:	0018      	movs	r0, r3
 800134a:	f001 fea5 	bl	8003098 <HAL_I2C_Init>
 800134e:	1e03      	subs	r3, r0, #0
 8001350:	d001      	beq.n	8001356 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001352:	f001 f826 	bl	80023a2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001356:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <MX_I2C1_Init+0x74>)
 8001358:	2100      	movs	r1, #0
 800135a:	0018      	movs	r0, r3
 800135c:	f002 fca0 	bl	8003ca0 <HAL_I2CEx_ConfigAnalogFilter>
 8001360:	1e03      	subs	r3, r0, #0
 8001362:	d001      	beq.n	8001368 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001364:	f001 f81d 	bl	80023a2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <MX_I2C1_Init+0x74>)
 800136a:	2100      	movs	r1, #0
 800136c:	0018      	movs	r0, r3
 800136e:	f002 fce3 	bl	8003d38 <HAL_I2CEx_ConfigDigitalFilter>
 8001372:	1e03      	subs	r3, r0, #0
 8001374:	d001      	beq.n	800137a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001376:	f001 f814 	bl	80023a2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	2000006c 	.word	0x2000006c
 8001384:	40005400 	.word	0x40005400
 8001388:	2000090e 	.word	0x2000090e

0800138c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b08b      	sub	sp, #44	@ 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	2414      	movs	r4, #20
 8001396:	193b      	adds	r3, r7, r4
 8001398:	0018      	movs	r0, r3
 800139a:	2314      	movs	r3, #20
 800139c:	001a      	movs	r2, r3
 800139e:	2100      	movs	r1, #0
 80013a0:	f003 fa56 	bl	8004850 <memset>
  if(i2cHandle->Instance==I2C1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_I2C_MspInit+0x94>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d133      	bne.n	8001416 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 80013b0:	695a      	ldr	r2, [r3, #20]
 80013b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 80013b4:	2180      	movs	r1, #128	@ 0x80
 80013b6:	0289      	lsls	r1, r1, #10
 80013b8:	430a      	orrs	r2, r1
 80013ba:	615a      	str	r2, [r3, #20]
 80013bc:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 80013be:	695a      	ldr	r2, [r3, #20]
 80013c0:	2380      	movs	r3, #128	@ 0x80
 80013c2:	029b      	lsls	r3, r3, #10
 80013c4:	4013      	ands	r3, r2
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013ca:	193b      	adds	r3, r7, r4
 80013cc:	22c0      	movs	r2, #192	@ 0xc0
 80013ce:	00d2      	lsls	r2, r2, #3
 80013d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013d2:	0021      	movs	r1, r4
 80013d4:	187b      	adds	r3, r7, r1
 80013d6:	2212      	movs	r2, #18
 80013d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	187b      	adds	r3, r7, r1
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e0:	187b      	adds	r3, r7, r1
 80013e2:	2203      	movs	r2, #3
 80013e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013e6:	187b      	adds	r3, r7, r1
 80013e8:	2204      	movs	r2, #4
 80013ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	187a      	adds	r2, r7, r1
 80013ee:	2390      	movs	r3, #144	@ 0x90
 80013f0:	05db      	lsls	r3, r3, #23
 80013f2:	0011      	movs	r1, r2
 80013f4:	0018      	movs	r0, r3
 80013f6:	f001 fbb9 	bl	8002b6c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 80013fc:	69da      	ldr	r2, [r3, #28]
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 8001400:	2180      	movs	r1, #128	@ 0x80
 8001402:	0389      	lsls	r1, r1, #14
 8001404:	430a      	orrs	r2, r1
 8001406:	61da      	str	r2, [r3, #28]
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_I2C_MspInit+0x98>)
 800140a:	69da      	ldr	r2, [r3, #28]
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	039b      	lsls	r3, r3, #14
 8001410:	4013      	ands	r3, r2
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001416:	46c0      	nop			@ (mov r8, r8)
 8001418:	46bd      	mov	sp, r7
 800141a:	b00b      	add	sp, #44	@ 0x2c
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	46c0      	nop			@ (mov r8, r8)
 8001420:	40005400 	.word	0x40005400
 8001424:	40021000 	.word	0x40021000

08001428 <lis3dh_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lis3dh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	0008      	movs	r0, r1
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	0019      	movs	r1, r3
 8001436:	230b      	movs	r3, #11
 8001438:	18fb      	adds	r3, r7, r3
 800143a:	1c02      	adds	r2, r0, #0
 800143c:	701a      	strb	r2, [r3, #0]
 800143e:	2308      	movs	r3, #8
 8001440:	18fb      	adds	r3, r7, r3
 8001442:	1c0a      	adds	r2, r1, #0
 8001444:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d102      	bne.n	8001452 <lis3dh_read_reg+0x2a>
  {
    return -1;
 800144c:	2301      	movs	r3, #1
 800144e:	425b      	negs	r3, r3
 8001450:	e00f      	b.n	8001472 <lis3dh_read_reg+0x4a>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685c      	ldr	r4, [r3, #4]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	68d8      	ldr	r0, [r3, #12]
 800145a:	2308      	movs	r3, #8
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	881d      	ldrh	r5, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	230b      	movs	r3, #11
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	7819      	ldrb	r1, [r3, #0]
 8001468:	002b      	movs	r3, r5
 800146a:	47a0      	blx	r4
 800146c:	0003      	movs	r3, r0
 800146e:	617b      	str	r3, [r7, #20]

  return ret;
 8001470:	697b      	ldr	r3, [r7, #20]
}
 8001472:	0018      	movs	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	b006      	add	sp, #24
 8001478:	bdb0      	pop	{r4, r5, r7, pc}

0800147a <lis3dh_write_reg>:
  *
  */
int32_t __weak lis3dh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800147a:	b5b0      	push	{r4, r5, r7, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	0008      	movs	r0, r1
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	0019      	movs	r1, r3
 8001488:	230b      	movs	r3, #11
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	1c02      	adds	r2, r0, #0
 800148e:	701a      	strb	r2, [r3, #0]
 8001490:	2308      	movs	r3, #8
 8001492:	18fb      	adds	r3, r7, r3
 8001494:	1c0a      	adds	r2, r1, #0
 8001496:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d102      	bne.n	80014a4 <lis3dh_write_reg+0x2a>
  {
    return -1;
 800149e:	2301      	movs	r3, #1
 80014a0:	425b      	negs	r3, r3
 80014a2:	e00f      	b.n	80014c4 <lis3dh_write_reg+0x4a>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681c      	ldr	r4, [r3, #0]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	68d8      	ldr	r0, [r3, #12]
 80014ac:	2308      	movs	r3, #8
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	881d      	ldrh	r5, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	230b      	movs	r3, #11
 80014b6:	18fb      	adds	r3, r7, r3
 80014b8:	7819      	ldrb	r1, [r3, #0]
 80014ba:	002b      	movs	r3, r5
 80014bc:	47a0      	blx	r4
 80014be:	0003      	movs	r3, r0
 80014c0:	617b      	str	r3, [r7, #20]

  return ret;
 80014c2:	697b      	ldr	r3, [r7, #20]
}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b006      	add	sp, #24
 80014ca:	bdb0      	pop	{r4, r5, r7, pc}

080014cc <lis3dh_from_fs2_hr_to_mg>:
  * @{
  *
  */

float_t lis3dh_from_fs2_hr_to_mg(int16_t lsb)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	0002      	movs	r2, r0
 80014d4:	1dbb      	adds	r3, r7, #6
 80014d6:	801a      	strh	r2, [r3, #0]
  return ((float_t)lsb / 16.0f) * 1.0f;
 80014d8:	1dbb      	adds	r3, r7, #6
 80014da:	2200      	movs	r2, #0
 80014dc:	5e9b      	ldrsh	r3, [r3, r2]
 80014de:	0018      	movs	r0, r3
 80014e0:	f7ff fd62 	bl	8000fa8 <__aeabi_i2f>
 80014e4:	1c03      	adds	r3, r0, #0
 80014e6:	2183      	movs	r1, #131	@ 0x83
 80014e8:	05c9      	lsls	r1, r1, #23
 80014ea:	1c18      	adds	r0, r3, #0
 80014ec:	f7ff f874 	bl	80005d8 <__aeabi_fdiv>
 80014f0:	1c03      	adds	r3, r0, #0
}
 80014f2:	1c18      	adds	r0, r3, #0
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}
	...

080014fc <lis3dh_from_lsb_hr_to_celsius>:
{
  return ((float_t)lsb / 16.0f) * 12.0f;
}

float_t lis3dh_from_lsb_hr_to_celsius(int16_t lsb)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	0002      	movs	r2, r0
 8001504:	1dbb      	adds	r3, r7, #6
 8001506:	801a      	strh	r2, [r3, #0]
  return (((float_t)lsb / 64.0f) / 4.0f) + 25.0f;
 8001508:	1dbb      	adds	r3, r7, #6
 800150a:	2200      	movs	r2, #0
 800150c:	5e9b      	ldrsh	r3, [r3, r2]
 800150e:	0018      	movs	r0, r3
 8001510:	f7ff fd4a 	bl	8000fa8 <__aeabi_i2f>
 8001514:	1c03      	adds	r3, r0, #0
 8001516:	2185      	movs	r1, #133	@ 0x85
 8001518:	05c9      	lsls	r1, r1, #23
 800151a:	1c18      	adds	r0, r3, #0
 800151c:	f7ff f85c 	bl	80005d8 <__aeabi_fdiv>
 8001520:	1c03      	adds	r3, r0, #0
 8001522:	2181      	movs	r1, #129	@ 0x81
 8001524:	05c9      	lsls	r1, r1, #23
 8001526:	1c18      	adds	r0, r3, #0
 8001528:	f7ff f856 	bl	80005d8 <__aeabi_fdiv>
 800152c:	1c03      	adds	r3, r0, #0
 800152e:	4904      	ldr	r1, [pc, #16]	@ (8001540 <lis3dh_from_lsb_hr_to_celsius+0x44>)
 8001530:	1c18      	adds	r0, r3, #0
 8001532:	f7fe fec7 	bl	80002c4 <__aeabi_fadd>
 8001536:	1c03      	adds	r3, r0, #0
}
 8001538:	1c18      	adds	r0, r3, #0
 800153a:	46bd      	mov	sp, r7
 800153c:	b002      	add	sp, #8
 800153e:	bd80      	pop	{r7, pc}
 8001540:	41c80000 	.word	0x41c80000

08001544 <lis3dh_temp_data_ready_get>:
  * @param  val      change the values of tda in reg STATUS_REG_AUX
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_temp_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  lis3dh_status_reg_aux_t status_reg_aux;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG_AUX,
 800154e:	2408      	movs	r4, #8
 8001550:	193a      	adds	r2, r7, r4
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	2301      	movs	r3, #1
 8001556:	2107      	movs	r1, #7
 8001558:	f7ff ff66 	bl	8001428 <lis3dh_read_reg>
 800155c:	0003      	movs	r3, r0
 800155e:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&status_reg_aux, 1);
  *val = status_reg_aux._3da;
 8001560:	193b      	adds	r3, r7, r4
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	075b      	lsls	r3, r3, #29
 8001566:	0fdb      	lsrs	r3, r3, #31
 8001568:	b2db      	uxtb	r3, r3
 800156a:	001a      	movs	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]

  return ret;
 8001570:	68fb      	ldr	r3, [r7, #12]
}
 8001572:	0018      	movs	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	b005      	add	sp, #20
 8001578:	bd90      	pop	{r4, r7, pc}

0800157a <lis3dh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800157a:	b590      	push	{r4, r7, lr}
 800157c:	b085      	sub	sp, #20
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_OUT_ADC3_L, buff, 2);
 8001584:	2408      	movs	r4, #8
 8001586:	193a      	adds	r2, r7, r4
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	2302      	movs	r3, #2
 800158c:	210c      	movs	r1, #12
 800158e:	f7ff ff4b 	bl	8001428 <lis3dh_read_reg>
 8001592:	0003      	movs	r3, r0
 8001594:	60fb      	str	r3, [r7, #12]
  *val = (int16_t)buff[1];
 8001596:	0021      	movs	r1, r4
 8001598:	187b      	adds	r3, r7, r1
 800159a:	785b      	ldrb	r3, [r3, #1]
 800159c:	b21a      	sxth	r2, r3
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2200      	movs	r2, #0
 80015a6:	5e9b      	ldrsh	r3, [r3, r2]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	187a      	adds	r2, r7, r1
 80015b0:	7812      	ldrb	r2, [r2, #0]
 80015b2:	189b      	adds	r3, r3, r2
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	801a      	strh	r2, [r3, #0]

  return ret;
 80015bc:	68fb      	ldr	r3, [r7, #12]
}
 80015be:	0018      	movs	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	b005      	add	sp, #20
 80015c4:	bd90      	pop	{r4, r7, pc}

080015c6 <lis3dh_aux_adc_set>:
  * @param  val      configure the auxiliary ADC
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_aux_adc_set(const stmdev_ctx_t *ctx, lis3dh_temp_en_t val)
{
 80015c6:	b590      	push	{r4, r7, lr}
 80015c8:	b085      	sub	sp, #20
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	000a      	movs	r2, r1
 80015d0:	1cfb      	adds	r3, r7, #3
 80015d2:	701a      	strb	r2, [r3, #0]
  lis3dh_temp_cfg_reg_t temp_cfg_reg;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_TEMP_CFG_REG,
 80015d4:	2308      	movs	r3, #8
 80015d6:	18fa      	adds	r2, r7, r3
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	2301      	movs	r3, #1
 80015dc:	211f      	movs	r1, #31
 80015de:	f7ff ff23 	bl	8001428 <lis3dh_read_reg>
 80015e2:	0003      	movs	r3, r0
 80015e4:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&temp_cfg_reg, 1);

  if (ret == 0)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d10a      	bne.n	8001602 <lis3dh_aux_adc_set+0x3c>
  {
    if (val != LIS3DH_AUX_DISABLE)
 80015ec:	1cfb      	adds	r3, r7, #3
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d006      	beq.n	8001602 <lis3dh_aux_adc_set+0x3c>
    {
      /* Required in order to use auxiliary adc */
      ret = lis3dh_block_data_update_set(ctx, PROPERTY_ENABLE);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2101      	movs	r1, #1
 80015f8:	0018      	movs	r0, r3
 80015fa:	f000 f8fa 	bl	80017f2 <lis3dh_block_data_update_set>
 80015fe:	0003      	movs	r3, r0
 8001600:	60fb      	str	r3, [r7, #12]
    }
  }

  if (ret == 0)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d128      	bne.n	800165a <lis3dh_aux_adc_set+0x94>
  {
    temp_cfg_reg.temp_en = ((uint8_t) val & 0x02U) >> 1;
 8001608:	1cfb      	adds	r3, r7, #3
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	085b      	lsrs	r3, r3, #1
 800160e:	1c1a      	adds	r2, r3, #0
 8001610:	2301      	movs	r3, #1
 8001612:	4013      	ands	r3, r2
 8001614:	b2da      	uxtb	r2, r3
 8001616:	2408      	movs	r4, #8
 8001618:	193b      	adds	r3, r7, r4
 800161a:	2101      	movs	r1, #1
 800161c:	400a      	ands	r2, r1
 800161e:	0190      	lsls	r0, r2, #6
 8001620:	781a      	ldrb	r2, [r3, #0]
 8001622:	2140      	movs	r1, #64	@ 0x40
 8001624:	438a      	bics	r2, r1
 8001626:	1c11      	adds	r1, r2, #0
 8001628:	1c02      	adds	r2, r0, #0
 800162a:	430a      	orrs	r2, r1
 800162c:	701a      	strb	r2, [r3, #0]
    temp_cfg_reg.adc_pd  = (uint8_t) val &  0x01U;
 800162e:	1cfb      	adds	r3, r7, #3
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2201      	movs	r2, #1
 8001634:	4013      	ands	r3, r2
 8001636:	b2da      	uxtb	r2, r3
 8001638:	193b      	adds	r3, r7, r4
 800163a:	01d0      	lsls	r0, r2, #7
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	217f      	movs	r1, #127	@ 0x7f
 8001640:	400a      	ands	r2, r1
 8001642:	1c11      	adds	r1, r2, #0
 8001644:	1c02      	adds	r2, r0, #0
 8001646:	430a      	orrs	r2, r1
 8001648:	701a      	strb	r2, [r3, #0]
    ret = lis3dh_write_reg(ctx, LIS3DH_TEMP_CFG_REG,
 800164a:	193a      	adds	r2, r7, r4
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	2301      	movs	r3, #1
 8001650:	211f      	movs	r1, #31
 8001652:	f7ff ff12 	bl	800147a <lis3dh_write_reg>
 8001656:	0003      	movs	r3, r0
 8001658:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&temp_cfg_reg, 1);
  }

  return ret;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	0018      	movs	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	b005      	add	sp, #20
 8001662:	bd90      	pop	{r4, r7, pc}

08001664 <lis3dh_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_operating_mode_set(const stmdev_ctx_t *ctx,
                                  lis3dh_op_md_t val)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	000a      	movs	r2, r1
 800166e:	1cfb      	adds	r3, r7, #3
 8001670:	701a      	strb	r2, [r3, #0]
  lis3dh_ctrl_reg1_t ctrl_reg1;
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1,
 8001672:	2310      	movs	r3, #16
 8001674:	18fa      	adds	r2, r7, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	2301      	movs	r3, #1
 800167a:	2120      	movs	r1, #32
 800167c:	f7ff fed4 	bl	8001428 <lis3dh_read_reg>
 8001680:	0003      	movs	r3, r0
 8001682:	617b      	str	r3, [r7, #20]
                        (uint8_t *)&ctrl_reg1, 1);

  if (ret == 0)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d108      	bne.n	800169c <lis3dh_operating_mode_set+0x38>
  {
    ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4,
 800168a:	230c      	movs	r3, #12
 800168c:	18fa      	adds	r2, r7, r3
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	2301      	movs	r3, #1
 8001692:	2123      	movs	r1, #35	@ 0x23
 8001694:	f7ff fec8 	bl	8001428 <lis3dh_read_reg>
 8001698:	0003      	movs	r3, r0
 800169a:	617b      	str	r3, [r7, #20]
                          (uint8_t *)&ctrl_reg4, 1);
  }

  if (ret == 0)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d138      	bne.n	8001714 <lis3dh_operating_mode_set+0xb0>
  {
    if (val == LIS3DH_HR_12bit)
 80016a2:	1cfb      	adds	r3, r7, #3
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10b      	bne.n	80016c2 <lis3dh_operating_mode_set+0x5e>
    {
      ctrl_reg1.lpen = 0;
 80016aa:	2310      	movs	r3, #16
 80016ac:	18fb      	adds	r3, r7, r3
 80016ae:	781a      	ldrb	r2, [r3, #0]
 80016b0:	2108      	movs	r1, #8
 80016b2:	438a      	bics	r2, r1
 80016b4:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 1;
 80016b6:	230c      	movs	r3, #12
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	781a      	ldrb	r2, [r3, #0]
 80016bc:	2108      	movs	r1, #8
 80016be:	430a      	orrs	r2, r1
 80016c0:	701a      	strb	r2, [r3, #0]
    }

    if (val == LIS3DH_NM_10bit)
 80016c2:	1cfb      	adds	r3, r7, #3
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10b      	bne.n	80016e2 <lis3dh_operating_mode_set+0x7e>
    {
      ctrl_reg1.lpen = 0;
 80016ca:	2310      	movs	r3, #16
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	781a      	ldrb	r2, [r3, #0]
 80016d0:	2108      	movs	r1, #8
 80016d2:	438a      	bics	r2, r1
 80016d4:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 80016d6:	230c      	movs	r3, #12
 80016d8:	18fb      	adds	r3, r7, r3
 80016da:	781a      	ldrb	r2, [r3, #0]
 80016dc:	2108      	movs	r1, #8
 80016de:	438a      	bics	r2, r1
 80016e0:	701a      	strb	r2, [r3, #0]
    }

    if (val == LIS3DH_LP_8bit)
 80016e2:	1cfb      	adds	r3, r7, #3
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d10b      	bne.n	8001702 <lis3dh_operating_mode_set+0x9e>
    {
      ctrl_reg1.lpen = 1;
 80016ea:	2310      	movs	r3, #16
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	781a      	ldrb	r2, [r3, #0]
 80016f0:	2108      	movs	r1, #8
 80016f2:	430a      	orrs	r2, r1
 80016f4:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 80016f6:	230c      	movs	r3, #12
 80016f8:	18fb      	adds	r3, r7, r3
 80016fa:	781a      	ldrb	r2, [r3, #0]
 80016fc:	2108      	movs	r1, #8
 80016fe:	438a      	bics	r2, r1
 8001700:	701a      	strb	r2, [r3, #0]
    }

    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001702:	2310      	movs	r3, #16
 8001704:	18fa      	adds	r2, r7, r3
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	2301      	movs	r3, #1
 800170a:	2120      	movs	r1, #32
 800170c:	f7ff feb5 	bl	800147a <lis3dh_write_reg>
 8001710:	0003      	movs	r3, r0
 8001712:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d108      	bne.n	800172c <lis3dh_operating_mode_set+0xc8>
  {
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 800171a:	230c      	movs	r3, #12
 800171c:	18fa      	adds	r2, r7, r3
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	2301      	movs	r3, #1
 8001722:	2123      	movs	r1, #35	@ 0x23
 8001724:	f7ff fea9 	bl	800147a <lis3dh_write_reg>
 8001728:	0003      	movs	r3, r0
 800172a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800172c:	697b      	ldr	r3, [r7, #20]
}
 800172e:	0018      	movs	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	b006      	add	sp, #24
 8001734:	bd80      	pop	{r7, pc}

08001736 <lis3dh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_data_rate_set(const stmdev_ctx_t *ctx, lis3dh_odr_t val)
{
 8001736:	b590      	push	{r4, r7, lr}
 8001738:	b085      	sub	sp, #20
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	000a      	movs	r2, r1
 8001740:	1cfb      	adds	r3, r7, #3
 8001742:	701a      	strb	r2, [r3, #0]
  lis3dh_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001744:	2408      	movs	r4, #8
 8001746:	193a      	adds	r2, r7, r4
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	2301      	movs	r3, #1
 800174c:	2120      	movs	r1, #32
 800174e:	f7ff fe6b 	bl	8001428 <lis3dh_read_reg>
 8001752:	0003      	movs	r3, r0
 8001754:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d115      	bne.n	8001788 <lis3dh_data_rate_set+0x52>
  {
    ctrl_reg1.odr = (uint8_t)val;
 800175c:	1cfb      	adds	r3, r7, #3
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	220f      	movs	r2, #15
 8001762:	4013      	ands	r3, r2
 8001764:	b2da      	uxtb	r2, r3
 8001766:	193b      	adds	r3, r7, r4
 8001768:	0110      	lsls	r0, r2, #4
 800176a:	781a      	ldrb	r2, [r3, #0]
 800176c:	210f      	movs	r1, #15
 800176e:	400a      	ands	r2, r1
 8001770:	1c11      	adds	r1, r2, #0
 8001772:	1c02      	adds	r2, r0, #0
 8001774:	430a      	orrs	r2, r1
 8001776:	701a      	strb	r2, [r3, #0]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001778:	193a      	adds	r2, r7, r4
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	2301      	movs	r3, #1
 800177e:	2120      	movs	r1, #32
 8001780:	f7ff fe7b 	bl	800147a <lis3dh_write_reg>
 8001784:	0003      	movs	r3, r0
 8001786:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001788:	68fb      	ldr	r3, [r7, #12]
}
 800178a:	0018      	movs	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	b005      	add	sp, #20
 8001790:	bd90      	pop	{r4, r7, pc}

08001792 <lis3dh_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_full_scale_set(const stmdev_ctx_t *ctx, lis3dh_fs_t val)
{
 8001792:	b590      	push	{r4, r7, lr}
 8001794:	b085      	sub	sp, #20
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	000a      	movs	r2, r1
 800179c:	1cfb      	adds	r3, r7, #3
 800179e:	701a      	strb	r2, [r3, #0]
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 80017a0:	2408      	movs	r4, #8
 80017a2:	193a      	adds	r2, r7, r4
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	2301      	movs	r3, #1
 80017a8:	2123      	movs	r1, #35	@ 0x23
 80017aa:	f7ff fe3d 	bl	8001428 <lis3dh_read_reg>
 80017ae:	0003      	movs	r3, r0
 80017b0:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d117      	bne.n	80017e8 <lis3dh_full_scale_set+0x56>
  {
    ctrl_reg4.fs = (uint8_t)val;
 80017b8:	1cfb      	adds	r3, r7, #3
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2203      	movs	r2, #3
 80017be:	4013      	ands	r3, r2
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	193b      	adds	r3, r7, r4
 80017c4:	2103      	movs	r1, #3
 80017c6:	400a      	ands	r2, r1
 80017c8:	0110      	lsls	r0, r2, #4
 80017ca:	781a      	ldrb	r2, [r3, #0]
 80017cc:	2130      	movs	r1, #48	@ 0x30
 80017ce:	438a      	bics	r2, r1
 80017d0:	1c11      	adds	r1, r2, #0
 80017d2:	1c02      	adds	r2, r0, #0
 80017d4:	430a      	orrs	r2, r1
 80017d6:	701a      	strb	r2, [r3, #0]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 80017d8:	193a      	adds	r2, r7, r4
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	2301      	movs	r3, #1
 80017de:	2123      	movs	r1, #35	@ 0x23
 80017e0:	f7ff fe4b 	bl	800147a <lis3dh_write_reg>
 80017e4:	0003      	movs	r3, r0
 80017e6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80017e8:	68fb      	ldr	r3, [r7, #12]
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b005      	add	sp, #20
 80017f0:	bd90      	pop	{r4, r7, pc}

080017f2 <lis3dh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80017f2:	b590      	push	{r4, r7, lr}
 80017f4:	b085      	sub	sp, #20
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
 80017fa:	000a      	movs	r2, r1
 80017fc:	1cfb      	adds	r3, r7, #3
 80017fe:	701a      	strb	r2, [r3, #0]
  lis3dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001800:	2408      	movs	r4, #8
 8001802:	193a      	adds	r2, r7, r4
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	2301      	movs	r3, #1
 8001808:	2123      	movs	r1, #35	@ 0x23
 800180a:	f7ff fe0d 	bl	8001428 <lis3dh_read_reg>
 800180e:	0003      	movs	r3, r0
 8001810:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d115      	bne.n	8001844 <lis3dh_block_data_update_set+0x52>
  {
    ctrl_reg4.bdu = val;
 8001818:	1cfb      	adds	r3, r7, #3
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2201      	movs	r2, #1
 800181e:	4013      	ands	r3, r2
 8001820:	b2da      	uxtb	r2, r3
 8001822:	193b      	adds	r3, r7, r4
 8001824:	01d0      	lsls	r0, r2, #7
 8001826:	781a      	ldrb	r2, [r3, #0]
 8001828:	217f      	movs	r1, #127	@ 0x7f
 800182a:	400a      	ands	r2, r1
 800182c:	1c11      	adds	r1, r2, #0
 800182e:	1c02      	adds	r2, r0, #0
 8001830:	430a      	orrs	r2, r1
 8001832:	701a      	strb	r2, [r3, #0]
    ret = lis3dh_write_reg(ctx, LIS3DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001834:	193a      	adds	r2, r7, r4
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	2301      	movs	r3, #1
 800183a:	2123      	movs	r1, #35	@ 0x23
 800183c:	f7ff fe1d 	bl	800147a <lis3dh_write_reg>
 8001840:	0003      	movs	r3, r0
 8001842:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001844:	68fb      	ldr	r3, [r7, #12]
}
 8001846:	0018      	movs	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	b005      	add	sp, #20
 800184c:	bd90      	pop	{r4, r7, pc}

0800184e <lis3dh_xl_data_ready_get>:
  * @param  val      change the values of zyxda in reg STATUS_REG
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_xl_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800184e:	b590      	push	{r4, r7, lr}
 8001850:	b085      	sub	sp, #20
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
 8001856:	6039      	str	r1, [r7, #0]
  lis3dh_status_reg_t status_reg;
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_STATUS_REG, (uint8_t *)&status_reg, 1);
 8001858:	2408      	movs	r4, #8
 800185a:	193a      	adds	r2, r7, r4
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	2301      	movs	r3, #1
 8001860:	2127      	movs	r1, #39	@ 0x27
 8001862:	f7ff fde1 	bl	8001428 <lis3dh_read_reg>
 8001866:	0003      	movs	r3, r0
 8001868:	60fb      	str	r3, [r7, #12]
  *val = status_reg.zyxda;
 800186a:	193b      	adds	r3, r7, r4
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	071b      	lsls	r3, r3, #28
 8001870:	0fdb      	lsrs	r3, r3, #31
 8001872:	b2db      	uxtb	r3, r3
 8001874:	001a      	movs	r2, r3
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	701a      	strb	r2, [r3, #0]

  return ret;
 800187a:	68fb      	ldr	r3, [r7, #12]
}
 800187c:	0018      	movs	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	b005      	add	sp, #20
 8001882:	bd90      	pop	{r4, r7, pc}

08001884 <lis3dh_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b087      	sub	sp, #28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_OUT_X_L, buff, 6);
 800188e:	240c      	movs	r4, #12
 8001890:	193a      	adds	r2, r7, r4
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	2306      	movs	r3, #6
 8001896:	2128      	movs	r1, #40	@ 0x28
 8001898:	f7ff fdc6 	bl	8001428 <lis3dh_read_reg>
 800189c:	0003      	movs	r3, r0
 800189e:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 80018a0:	0021      	movs	r1, r4
 80018a2:	187b      	adds	r3, r7, r1
 80018a4:	785b      	ldrb	r3, [r3, #1]
 80018a6:	b21a      	sxth	r2, r3
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2200      	movs	r2, #0
 80018b0:	5e9b      	ldrsh	r3, [r3, r2]
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	021b      	lsls	r3, r3, #8
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	187a      	adds	r2, r7, r1
 80018ba:	7812      	ldrb	r2, [r2, #0]
 80018bc:	189b      	adds	r3, r3, r2
 80018be:	b29b      	uxth	r3, r3
 80018c0:	b21a      	sxth	r2, r3
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80018c6:	187b      	adds	r3, r7, r1
 80018c8:	78da      	ldrb	r2, [r3, #3]
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	3302      	adds	r3, #2
 80018ce:	b212      	sxth	r2, r2
 80018d0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	3302      	adds	r3, #2
 80018d6:	2200      	movs	r2, #0
 80018d8:	5e9b      	ldrsh	r3, [r3, r2]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	021b      	lsls	r3, r3, #8
 80018de:	b29b      	uxth	r3, r3
 80018e0:	187a      	adds	r2, r7, r1
 80018e2:	7892      	ldrb	r2, [r2, #2]
 80018e4:	189b      	adds	r3, r3, r2
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	3302      	adds	r3, #2
 80018ec:	b212      	sxth	r2, r2
 80018ee:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	795a      	ldrb	r2, [r3, #5]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	3304      	adds	r3, #4
 80018f8:	b212      	sxth	r2, r2
 80018fa:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	3304      	adds	r3, #4
 8001900:	2200      	movs	r2, #0
 8001902:	5e9b      	ldrsh	r3, [r3, r2]
 8001904:	b29b      	uxth	r3, r3
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	b29b      	uxth	r3, r3
 800190a:	187a      	adds	r2, r7, r1
 800190c:	7912      	ldrb	r2, [r2, #4]
 800190e:	189b      	adds	r3, r3, r2
 8001910:	b29a      	uxth	r2, r3
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	3304      	adds	r3, #4
 8001916:	b212      	sxth	r2, r2
 8001918:	801a      	strh	r2, [r3, #0]

  return ret;
 800191a:	697b      	ldr	r3, [r7, #20]
}
 800191c:	0018      	movs	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	b007      	add	sp, #28
 8001922:	bd90      	pop	{r4, r7, pc}

08001924 <lis3dh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3dh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis3dh_read_reg(ctx, LIS3DH_WHO_AM_I, buff, 1);
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	2301      	movs	r3, #1
 8001934:	210f      	movs	r1, #15
 8001936:	f7ff fd77 	bl	8001428 <lis3dh_read_reg>
 800193a:	0003      	movs	r3, r0
 800193c:	60fb      	str	r3, [r7, #12]

  return ret;
 800193e:	68fb      	ldr	r3, [r7, #12]
}
 8001940:	0018      	movs	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	b004      	add	sp, #16
 8001946:	bd80      	pop	{r7, pc}

08001948 <theCode>:
static int16_t data_raw_acceleration[3];
static int16_t data_raw_temperature;
static float acceleration_mg[3];
static float temperature_degC;

int theCode(int N1, int N2, int N3, int N4) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
 8001954:	603b      	str	r3, [r7, #0]
    // Check if the light state is equal to the code input to the function
    if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) != N1) && (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) != N2)
 8001956:	2380      	movs	r3, #128	@ 0x80
 8001958:	011a      	lsls	r2, r3, #4
 800195a:	2390      	movs	r3, #144	@ 0x90
 800195c:	05db      	lsls	r3, r3, #23
 800195e:	0011      	movs	r1, r2
 8001960:	0018      	movs	r0, r3
 8001962:	f001 fb43 	bl	8002fec <HAL_GPIO_ReadPin>
 8001966:	0003      	movs	r3, r0
 8001968:	001a      	movs	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4293      	cmp	r3, r2
 800196e:	d021      	beq.n	80019b4 <theCode+0x6c>
 8001970:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <theCode+0x78>)
 8001972:	2140      	movs	r1, #64	@ 0x40
 8001974:	0018      	movs	r0, r3
 8001976:	f001 fb39 	bl	8002fec <HAL_GPIO_ReadPin>
 800197a:	0003      	movs	r3, r0
 800197c:	001a      	movs	r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	4293      	cmp	r3, r2
 8001982:	d017      	beq.n	80019b4 <theCode+0x6c>
    	&& (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) != N3) && (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) != N4)) {
 8001984:	2390      	movs	r3, #144	@ 0x90
 8001986:	05db      	lsls	r3, r3, #23
 8001988:	2180      	movs	r1, #128	@ 0x80
 800198a:	0018      	movs	r0, r3
 800198c:	f001 fb2e 	bl	8002fec <HAL_GPIO_ReadPin>
 8001990:	0003      	movs	r3, r0
 8001992:	001a      	movs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4293      	cmp	r3, r2
 8001998:	d00c      	beq.n	80019b4 <theCode+0x6c>
 800199a:	2390      	movs	r3, #144	@ 0x90
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	2140      	movs	r1, #64	@ 0x40
 80019a0:	0018      	movs	r0, r3
 80019a2:	f001 fb23 	bl	8002fec <HAL_GPIO_ReadPin>
 80019a6:	0003      	movs	r3, r0
 80019a8:	001a      	movs	r2, r3
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d001      	beq.n	80019b4 <theCode+0x6c>
        return 1;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <theCode+0x6e>
    } else {
        return 0;
 80019b4:	2300      	movs	r3, #0
    }
}
 80019b6:	0018      	movs	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	b004      	add	sp, #16
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	46c0      	nop			@ (mov r8, r8)
 80019c0:	48000400 	.word	0x48000400

080019c4 <ButtonToDec>:

int ButtonToDec() {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
	int d = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	607b      	str	r3, [r7, #4]
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 0) {
 80019ce:	2380      	movs	r3, #128	@ 0x80
 80019d0:	011a      	lsls	r2, r3, #4
 80019d2:	2390      	movs	r3, #144	@ 0x90
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	0011      	movs	r1, r2
 80019d8:	0018      	movs	r0, r3
 80019da:	f001 fb07 	bl	8002fec <HAL_GPIO_ReadPin>
 80019de:	1e03      	subs	r3, r0, #0
 80019e0:	d102      	bne.n	80019e8 <ButtonToDec+0x24>
		d = d + 1;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	3301      	adds	r3, #1
 80019e6:	607b      	str	r3, [r7, #4]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == 0) {
 80019e8:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <ButtonToDec+0x70>)
 80019ea:	2140      	movs	r1, #64	@ 0x40
 80019ec:	0018      	movs	r0, r3
 80019ee:	f001 fafd 	bl	8002fec <HAL_GPIO_ReadPin>
 80019f2:	1e03      	subs	r3, r0, #0
 80019f4:	d102      	bne.n	80019fc <ButtonToDec+0x38>
		d = d + 2;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	3302      	adds	r3, #2
 80019fa:	607b      	str	r3, [r7, #4]
	}
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0) {
 80019fc:	2390      	movs	r3, #144	@ 0x90
 80019fe:	05db      	lsls	r3, r3, #23
 8001a00:	2180      	movs	r1, #128	@ 0x80
 8001a02:	0018      	movs	r0, r3
 8001a04:	f001 faf2 	bl	8002fec <HAL_GPIO_ReadPin>
 8001a08:	1e03      	subs	r3, r0, #0
 8001a0a:	d102      	bne.n	8001a12 <ButtonToDec+0x4e>
		d = d + 4;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3304      	adds	r3, #4
 8001a10:	607b      	str	r3, [r7, #4]
	}
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0) {
 8001a12:	2390      	movs	r3, #144	@ 0x90
 8001a14:	05db      	lsls	r3, r3, #23
 8001a16:	2140      	movs	r1, #64	@ 0x40
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f001 fae7 	bl	8002fec <HAL_GPIO_ReadPin>
 8001a1e:	1e03      	subs	r3, r0, #0
 8001a20:	d102      	bne.n	8001a28 <ButtonToDec+0x64>
		d = d + 8;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3308      	adds	r3, #8
 8001a26:	607b      	str	r3, [r7, #4]
	}
	return d;
 8001a28:	687b      	ldr	r3, [r7, #4]
}
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	46c0      	nop			@ (mov r8, r8)
 8001a34:	48000400 	.word	0x48000400

08001a38 <allState>:

void allState(int state) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, state);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	2390      	movs	r3, #144	@ 0x90
 8001a46:	05db      	lsls	r3, r3, #23
 8001a48:	2104      	movs	r1, #4
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f001 faeb 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, state);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	2390      	movs	r3, #144	@ 0x90
 8001a56:	05db      	lsls	r3, r3, #23
 8001a58:	2140      	movs	r1, #64	@ 0x40
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f001 fae3 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, state);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	2390      	movs	r3, #144	@ 0x90
 8001a66:	05db      	lsls	r3, r3, #23
 8001a68:	2180      	movs	r1, #128	@ 0x80
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f001 fadb 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, state);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	2380      	movs	r3, #128	@ 0x80
 8001a76:	0119      	lsls	r1, r3, #4
 8001a78:	2390      	movs	r3, #144	@ 0x90
 8001a7a:	05db      	lsls	r3, r3, #23
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f001 fad2 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, state);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	2380      	movs	r3, #128	@ 0x80
 8001a88:	0159      	lsls	r1, r3, #5
 8001a8a:	2390      	movs	r3, #144	@ 0x90
 8001a8c:	05db      	lsls	r3, r3, #23
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f001 fac9 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, state);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	4807      	ldr	r0, [pc, #28]	@ (8001ab8 <allState+0x80>)
 8001a9a:	001a      	movs	r2, r3
 8001a9c:	2102      	movs	r1, #2
 8001a9e:	f001 fac2 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, state);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <allState+0x80>)
 8001aa8:	001a      	movs	r2, r3
 8001aaa:	2140      	movs	r1, #64	@ 0x40
 8001aac:	f001 fabb 	bl	8003026 <HAL_GPIO_WritePin>
}
 8001ab0:	46c0      	nop			@ (mov r8, r8)
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b002      	add	sp, #8
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	48000400 	.word	0x48000400

08001abc <BeepX>:

void BeepX(float seconds, float beepNumPerSecond) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
	float j = seconds * beepNumPerSecond;
 8001ac6:	6839      	ldr	r1, [r7, #0]
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7fe ff6b 	bl	80009a4 <__aeabi_fmul>
 8001ace:	1c03      	adds	r3, r0, #0
 8001ad0:	613b      	str	r3, [r7, #16]
	float t = 1000.0 / beepNumPerSecond;
 8001ad2:	6839      	ldr	r1, [r7, #0]
 8001ad4:	481e      	ldr	r0, [pc, #120]	@ (8001b50 <BeepX+0x94>)
 8001ad6:	f7fe fd7f 	bl	80005d8 <__aeabi_fdiv>
 8001ada:	1c03      	adds	r3, r0, #0
 8001adc:	60fb      	str	r3, [r7, #12]
	float x = t/2.0;
 8001ade:	2180      	movs	r1, #128	@ 0x80
 8001ae0:	05c9      	lsls	r1, r1, #23
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f7fe fd78 	bl	80005d8 <__aeabi_fdiv>
 8001ae8:	1c03      	adds	r3, r0, #0
 8001aea:	60bb      	str	r3, [r7, #8]
	for (float i = 0; i <= j; i++){
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e022      	b.n	8001b38 <BeepX+0x7c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 8001af2:	2390      	movs	r3, #144	@ 0x90
 8001af4:	05db      	lsls	r3, r3, #23
 8001af6:	2201      	movs	r2, #1
 8001af8:	2108      	movs	r1, #8
 8001afa:	0018      	movs	r0, r3
 8001afc:	f001 fa93 	bl	8003026 <HAL_GPIO_WritePin>
		HAL_Delay(x);
 8001b00:	68b8      	ldr	r0, [r7, #8]
 8001b02:	f7fe fbc7 	bl	8000294 <__aeabi_f2uiz>
 8001b06:	0003      	movs	r3, r0
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f000 fd21 	bl	8002550 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 8001b0e:	2390      	movs	r3, #144	@ 0x90
 8001b10:	05db      	lsls	r3, r3, #23
 8001b12:	2200      	movs	r2, #0
 8001b14:	2108      	movs	r1, #8
 8001b16:	0018      	movs	r0, r3
 8001b18:	f001 fa85 	bl	8003026 <HAL_GPIO_WritePin>
		HAL_Delay(x);
 8001b1c:	68b8      	ldr	r0, [r7, #8]
 8001b1e:	f7fe fbb9 	bl	8000294 <__aeabi_f2uiz>
 8001b22:	0003      	movs	r3, r0
 8001b24:	0018      	movs	r0, r3
 8001b26:	f000 fd13 	bl	8002550 <HAL_Delay>
	for (float i = 0; i <= j; i++){
 8001b2a:	21fe      	movs	r1, #254	@ 0xfe
 8001b2c:	0589      	lsls	r1, r1, #22
 8001b2e:	6978      	ldr	r0, [r7, #20]
 8001b30:	f7fe fbc8 	bl	80002c4 <__aeabi_fadd>
 8001b34:	1c03      	adds	r3, r0, #0
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	6939      	ldr	r1, [r7, #16]
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7fe fb8c 	bl	8000258 <__aeabi_fcmple>
 8001b40:	1e03      	subs	r3, r0, #0
 8001b42:	d1d6      	bne.n	8001af2 <BeepX+0x36>
	}
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b006      	add	sp, #24
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			@ (mov r8, r8)
 8001b50:	447a0000 	.word	0x447a0000

08001b54 <buttonsNlights>:

void buttonsNlights() {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 0)
 8001b58:	2380      	movs	r3, #128	@ 0x80
 8001b5a:	005a      	lsls	r2, r3, #1
 8001b5c:	2390      	movs	r3, #144	@ 0x90
 8001b5e:	05db      	lsls	r3, r3, #23
 8001b60:	0011      	movs	r1, r2
 8001b62:	0018      	movs	r0, r3
 8001b64:	f001 fa42 	bl	8002fec <HAL_GPIO_ReadPin>
 8001b68:	1e03      	subs	r3, r0, #0
 8001b6a:	d10c      	bne.n	8001b86 <buttonsNlights+0x32>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 8001b6c:	2380      	movs	r3, #128	@ 0x80
 8001b6e:	011a      	lsls	r2, r3, #4
 8001b70:	2390      	movs	r3, #144	@ 0x90
 8001b72:	05db      	lsls	r3, r3, #23
 8001b74:	0011      	movs	r1, r2
 8001b76:	0018      	movs	r0, r3
 8001b78:	f001 fa72 	bl	8003060 <HAL_GPIO_TogglePin>
		HAL_Delay(debounce);
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf8 <buttonsNlights+0xa4>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	0018      	movs	r0, r3
 8001b82:	f000 fce5 	bl	8002550 <HAL_Delay>
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0)
 8001b86:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <buttonsNlights+0xa8>)
 8001b88:	2110      	movs	r1, #16
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f001 fa2e 	bl	8002fec <HAL_GPIO_ReadPin>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d109      	bne.n	8001ba8 <buttonsNlights+0x54>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001b94:	4b19      	ldr	r3, [pc, #100]	@ (8001bfc <buttonsNlights+0xa8>)
 8001b96:	2140      	movs	r1, #64	@ 0x40
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f001 fa61 	bl	8003060 <HAL_GPIO_TogglePin>
		HAL_Delay(debounce);
 8001b9e:	4b16      	ldr	r3, [pc, #88]	@ (8001bf8 <buttonsNlights+0xa4>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f000 fcd4 	bl	8002550 <HAL_Delay>
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 0)
 8001ba8:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <buttonsNlights+0xa8>)
 8001baa:	2101      	movs	r1, #1
 8001bac:	0018      	movs	r0, r3
 8001bae:	f001 fa1d 	bl	8002fec <HAL_GPIO_ReadPin>
 8001bb2:	1e03      	subs	r3, r0, #0
 8001bb4:	d10a      	bne.n	8001bcc <buttonsNlights+0x78>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8001bb6:	2390      	movs	r3, #144	@ 0x90
 8001bb8:	05db      	lsls	r3, r3, #23
 8001bba:	2180      	movs	r1, #128	@ 0x80
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f001 fa4f 	bl	8003060 <HAL_GPIO_TogglePin>
		HAL_Delay(debounce);
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <buttonsNlights+0xa4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f000 fcc2 	bl	8002550 <HAL_Delay>
	}
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0)
 8001bcc:	2390      	movs	r3, #144	@ 0x90
 8001bce:	05db      	lsls	r3, r3, #23
 8001bd0:	2110      	movs	r1, #16
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f001 fa0a 	bl	8002fec <HAL_GPIO_ReadPin>
 8001bd8:	1e03      	subs	r3, r0, #0
 8001bda:	d10a      	bne.n	8001bf2 <buttonsNlights+0x9e>
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8001bdc:	2390      	movs	r3, #144	@ 0x90
 8001bde:	05db      	lsls	r3, r3, #23
 8001be0:	2140      	movs	r1, #64	@ 0x40
 8001be2:	0018      	movs	r0, r3
 8001be4:	f001 fa3c 	bl	8003060 <HAL_GPIO_TogglePin>
		HAL_Delay(debounce);
 8001be8:	4b03      	ldr	r3, [pc, #12]	@ (8001bf8 <buttonsNlights+0xa4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	0018      	movs	r0, r3
 8001bee:	f000 fcaf 	bl	8002550 <HAL_Delay>
	}
}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	48000400 	.word	0x48000400

08001c00 <ErrorSound>:

void ErrorSound() {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	BeepX(0.5,698);
 8001c04:	4a0e      	ldr	r2, [pc, #56]	@ (8001c40 <ErrorSound+0x40>)
 8001c06:	23fc      	movs	r3, #252	@ 0xfc
 8001c08:	059b      	lsls	r3, r3, #22
 8001c0a:	1c11      	adds	r1, r2, #0
 8001c0c:	1c18      	adds	r0, r3, #0
 8001c0e:	f7ff ff55 	bl	8001abc <BeepX>
	BeepX(0.5,520);
 8001c12:	4a0c      	ldr	r2, [pc, #48]	@ (8001c44 <ErrorSound+0x44>)
 8001c14:	23fc      	movs	r3, #252	@ 0xfc
 8001c16:	059b      	lsls	r3, r3, #22
 8001c18:	1c11      	adds	r1, r2, #0
 8001c1a:	1c18      	adds	r0, r3, #0
 8001c1c:	f7ff ff4e 	bl	8001abc <BeepX>
	BeepX(0.5,350);
 8001c20:	4a09      	ldr	r2, [pc, #36]	@ (8001c48 <ErrorSound+0x48>)
 8001c22:	23fc      	movs	r3, #252	@ 0xfc
 8001c24:	059b      	lsls	r3, r3, #22
 8001c26:	1c11      	adds	r1, r2, #0
 8001c28:	1c18      	adds	r0, r3, #0
 8001c2a:	f7ff ff47 	bl	8001abc <BeepX>
	HAL_Delay(1000);
 8001c2e:	23fa      	movs	r3, #250	@ 0xfa
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	0018      	movs	r0, r3
 8001c34:	f000 fc8c 	bl	8002550 <HAL_Delay>
}
 8001c38:	46c0      	nop			@ (mov r8, r8)
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	442e8000 	.word	0x442e8000
 8001c44:	44020000 	.word	0x44020000
 8001c48:	43af0000 	.word	0x43af0000

08001c4c <platform_write>:
}

//static uint8_t tx_buffer[1000];

/** Please note that is MANDATORY: return 0 -> no Error.**/
int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8001c4c:	b5b0      	push	{r4, r5, r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af04      	add	r7, sp, #16
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	0008      	movs	r0, r1
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	0019      	movs	r1, r3
 8001c5a:	240b      	movs	r4, #11
 8001c5c:	193b      	adds	r3, r7, r4
 8001c5e:	1c02      	adds	r2, r0, #0
 8001c60:	701a      	strb	r2, [r3, #0]
 8001c62:	2508      	movs	r5, #8
 8001c64:	197b      	adds	r3, r7, r5
 8001c66:	1c0a      	adds	r2, r1, #0
 8001c68:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8001c6a:	0020      	movs	r0, r4
 8001c6c:	183b      	adds	r3, r7, r0
 8001c6e:	183a      	adds	r2, r7, r0
 8001c70:	7812      	ldrb	r2, [r2, #0]
 8001c72:	2180      	movs	r1, #128	@ 0x80
 8001c74:	4249      	negs	r1, r1
 8001c76:	430a      	orrs	r2, r1
 8001c78:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(handle, 0x30, reg, 1, (uint8_t*) bufp, len, 1000); //define 8bit
 8001c7a:	183b      	adds	r3, r7, r0
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	23fa      	movs	r3, #250	@ 0xfa
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	197b      	adds	r3, r7, r5
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	9301      	str	r3, [sp, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	9300      	str	r3, [sp, #0]
 8001c92:	2301      	movs	r3, #1
 8001c94:	2130      	movs	r1, #48	@ 0x30
 8001c96:	f001 faa5 	bl	80031e4 <HAL_I2C_Mem_Write>
}
 8001c9a:	46c0      	nop			@ (mov r8, r8)
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b004      	add	sp, #16
 8001ca2:	bdb0      	pop	{r4, r5, r7, pc}

08001ca4 <platform_read>:

int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8001ca4:	b5b0      	push	{r4, r5, r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af04      	add	r7, sp, #16
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	0008      	movs	r0, r1
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	240b      	movs	r4, #11
 8001cb4:	193b      	adds	r3, r7, r4
 8001cb6:	1c02      	adds	r2, r0, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	2508      	movs	r5, #8
 8001cbc:	197b      	adds	r3, r7, r5
 8001cbe:	1c0a      	adds	r2, r1, #0
 8001cc0:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8001cc2:	0020      	movs	r0, r4
 8001cc4:	183b      	adds	r3, r7, r0
 8001cc6:	183a      	adds	r2, r7, r0
 8001cc8:	7812      	ldrb	r2, [r2, #0]
 8001cca:	2180      	movs	r1, #128	@ 0x80
 8001ccc:	4249      	negs	r1, r1
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Read(handle, 0x30, reg, 1, bufp, len, 1000);
 8001cd2:	183b      	adds	r3, r7, r0
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	68f8      	ldr	r0, [r7, #12]
 8001cda:	23fa      	movs	r3, #250	@ 0xfa
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	9302      	str	r3, [sp, #8]
 8001ce0:	197b      	adds	r3, r7, r5
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2301      	movs	r3, #1
 8001cec:	2130      	movs	r1, #48	@ 0x30
 8001cee:	f001 fba7 	bl	8003440 <HAL_I2C_Mem_Read>
}
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b004      	add	sp, #16
 8001cfa:	bdb0      	pop	{r4, r5, r7, pc}

08001cfc <platform_delay>:

/** Optional (may be required by driver) **/
void platform_delay(uint32_t millisec) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	HAL_Delay(millisec);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	0018      	movs	r0, r3
 8001d08:	f000 fc22 	bl	8002550 <HAL_Delay>
}
 8001d0c:	46c0      	nop			@ (mov r8, r8)
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b002      	add	sp, #8
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <UpdateValues>:


void UpdateValues(void)
{
 8001d14:	b590      	push	{r4, r7, lr}
 8001d16:	b087      	sub	sp, #28
 8001d18:	af00      	add	r7, sp, #0
  stmdev_ctx_t dev_ctx;
  dev_ctx.write_reg = platform_write;
 8001d1a:	2408      	movs	r4, #8
 8001d1c:	193b      	adds	r3, r7, r4
 8001d1e:	4a43      	ldr	r2, [pc, #268]	@ (8001e2c <UpdateValues+0x118>)
 8001d20:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 8001d22:	193b      	adds	r3, r7, r4
 8001d24:	4a42      	ldr	r2, [pc, #264]	@ (8001e30 <UpdateValues+0x11c>)
 8001d26:	605a      	str	r2, [r3, #4]
  dev_ctx.mdelay = platform_delay;
 8001d28:	193b      	adds	r3, r7, r4
 8001d2a:	4a42      	ldr	r2, [pc, #264]	@ (8001e34 <UpdateValues+0x120>)
 8001d2c:	609a      	str	r2, [r3, #8]
  dev_ctx.handle = &SENSOR_BUS;
 8001d2e:	193b      	adds	r3, r7, r4
 8001d30:	4a41      	ldr	r2, [pc, #260]	@ (8001e38 <UpdateValues+0x124>)
 8001d32:	60da      	str	r2, [r3, #12]
  platform_delay(10);
 8001d34:	200a      	movs	r0, #10
 8001d36:	f7ff ffe1 	bl	8001cfc <platform_delay>
  lis3dh_device_id_get(&dev_ctx, &whoamI);
 8001d3a:	4a40      	ldr	r2, [pc, #256]	@ (8001e3c <UpdateValues+0x128>)
 8001d3c:	193b      	adds	r3, r7, r4
 8001d3e:	0011      	movs	r1, r2
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7ff fdef 	bl	8001924 <lis3dh_device_id_get>

  if (whoamI != LIS3DH_ID) {
 8001d46:	4b3d      	ldr	r3, [pc, #244]	@ (8001e3c <UpdateValues+0x128>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	2b33      	cmp	r3, #51	@ 0x33
 8001d4c:	d002      	beq.n	8001d54 <UpdateValues+0x40>
    while (1) {
    	ErrorSound();
 8001d4e:	f7ff ff57 	bl	8001c00 <ErrorSound>
 8001d52:	e7fc      	b.n	8001d4e <UpdateValues+0x3a>
    }
  }

  /* Enable Block Data Update. */
  lis3dh_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8001d54:	2408      	movs	r4, #8
 8001d56:	193b      	adds	r3, r7, r4
 8001d58:	2101      	movs	r1, #1
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7ff fd49 	bl	80017f2 <lis3dh_block_data_update_set>
  /* Set Output Data Rate to 1Hz. */
  lis3dh_data_rate_set(&dev_ctx, LIS3DH_ODR_10Hz);
 8001d60:	193b      	adds	r3, r7, r4
 8001d62:	2102      	movs	r1, #2
 8001d64:	0018      	movs	r0, r3
 8001d66:	f7ff fce6 	bl	8001736 <lis3dh_data_rate_set>
  /* Set full scale to 2g. */
  lis3dh_full_scale_set(&dev_ctx, LIS3DH_2g);
 8001d6a:	193b      	adds	r3, r7, r4
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f7ff fd0f 	bl	8001792 <lis3dh_full_scale_set>
  /* Enable temperature sensor. */
  lis3dh_aux_adc_set(&dev_ctx, LIS3DH_AUX_ON_TEMPERATURE);
 8001d74:	193b      	adds	r3, r7, r4
 8001d76:	2103      	movs	r1, #3
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f7ff fc24 	bl	80015c6 <lis3dh_aux_adc_set>
  /* Set device in continuous mode with 12 bit resol. */
  lis3dh_operating_mode_set(&dev_ctx, LIS3DH_HR_12bit);
 8001d7e:	193b      	adds	r3, r7, r4
 8001d80:	2100      	movs	r1, #0
 8001d82:	0018      	movs	r0, r3
 8001d84:	f7ff fc6e 	bl	8001664 <lis3dh_operating_mode_set>

  lis3dh_reg_t reg;
  /* Read output only if new value available */
  lis3dh_xl_data_ready_get(&dev_ctx, &reg.byte);
 8001d88:	1d3a      	adds	r2, r7, #4
 8001d8a:	193b      	adds	r3, r7, r4
 8001d8c:	0011      	movs	r1, r2
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f7ff fd5d 	bl	800184e <lis3dh_xl_data_ready_get>

    if (reg.byte) {
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d026      	beq.n	8001dea <UpdateValues+0xd6>
      memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001d9c:	4b28      	ldr	r3, [pc, #160]	@ (8001e40 <UpdateValues+0x12c>)
 8001d9e:	2206      	movs	r2, #6
 8001da0:	2100      	movs	r1, #0
 8001da2:	0018      	movs	r0, r3
 8001da4:	f002 fd54 	bl	8004850 <memset>
      lis3dh_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 8001da8:	4a25      	ldr	r2, [pc, #148]	@ (8001e40 <UpdateValues+0x12c>)
 8001daa:	193b      	adds	r3, r7, r4
 8001dac:	0011      	movs	r1, r2
 8001dae:	0018      	movs	r0, r3
 8001db0:	f7ff fd68 	bl	8001884 <lis3dh_acceleration_raw_get>
      acceleration_mg[0] =
        lis3dh_from_fs2_hr_to_mg(data_raw_acceleration[0]);
 8001db4:	4b22      	ldr	r3, [pc, #136]	@ (8001e40 <UpdateValues+0x12c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	5e9b      	ldrsh	r3, [r3, r2]
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f7ff fb86 	bl	80014cc <lis3dh_from_fs2_hr_to_mg>
 8001dc0:	1c02      	adds	r2, r0, #0
      acceleration_mg[0] =
 8001dc2:	4b20      	ldr	r3, [pc, #128]	@ (8001e44 <UpdateValues+0x130>)
 8001dc4:	601a      	str	r2, [r3, #0]
      acceleration_mg[1] =
        lis3dh_from_fs2_hr_to_mg(data_raw_acceleration[1]);
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <UpdateValues+0x12c>)
 8001dc8:	2202      	movs	r2, #2
 8001dca:	5e9b      	ldrsh	r3, [r3, r2]
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff fb7d 	bl	80014cc <lis3dh_from_fs2_hr_to_mg>
 8001dd2:	1c02      	adds	r2, r0, #0
      acceleration_mg[1] =
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e44 <UpdateValues+0x130>)
 8001dd6:	605a      	str	r2, [r3, #4]
      acceleration_mg[2] =
        lis3dh_from_fs2_hr_to_mg(data_raw_acceleration[2]);
 8001dd8:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <UpdateValues+0x12c>)
 8001dda:	2204      	movs	r2, #4
 8001ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8001dde:	0018      	movs	r0, r3
 8001de0:	f7ff fb74 	bl	80014cc <lis3dh_from_fs2_hr_to_mg>
 8001de4:	1c02      	adds	r2, r0, #0
      acceleration_mg[2] =
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <UpdateValues+0x130>)
 8001de8:	609a      	str	r2, [r3, #8]
    }

    lis3dh_temp_data_ready_get(&dev_ctx, &reg.byte);
 8001dea:	1d3a      	adds	r2, r7, #4
 8001dec:	2408      	movs	r4, #8
 8001dee:	193b      	adds	r3, r7, r4
 8001df0:	0011      	movs	r1, r2
 8001df2:	0018      	movs	r0, r3
 8001df4:	f7ff fba6 	bl	8001544 <lis3dh_temp_data_ready_get>

    if (reg.byte) {
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d011      	beq.n	8001e24 <UpdateValues+0x110>
      /* Read temperature data */
      memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 8001e00:	4b11      	ldr	r3, [pc, #68]	@ (8001e48 <UpdateValues+0x134>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	801a      	strh	r2, [r3, #0]
      lis3dh_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 8001e06:	4a10      	ldr	r2, [pc, #64]	@ (8001e48 <UpdateValues+0x134>)
 8001e08:	193b      	adds	r3, r7, r4
 8001e0a:	0011      	movs	r1, r2
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f7ff fbb4 	bl	800157a <lis3dh_temperature_raw_get>
      temperature_degC = lis3dh_from_lsb_hr_to_celsius(data_raw_temperature);
 8001e12:	4b0d      	ldr	r3, [pc, #52]	@ (8001e48 <UpdateValues+0x134>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	5e9b      	ldrsh	r3, [r3, r2]
 8001e18:	0018      	movs	r0, r3
 8001e1a:	f7ff fb6f 	bl	80014fc <lis3dh_from_lsb_hr_to_celsius>
 8001e1e:	1c02      	adds	r2, r0, #0
 8001e20:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <UpdateValues+0x138>)
 8001e22:	601a      	str	r2, [r3, #0]
    }
}
 8001e24:	46c0      	nop			@ (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b007      	add	sp, #28
 8001e2a:	bd90      	pop	{r4, r7, pc}
 8001e2c:	08001c4d 	.word	0x08001c4d
 8001e30:	08001ca5 	.word	0x08001ca5
 8001e34:	08001cfd 	.word	0x08001cfd
 8001e38:	2000006c 	.word	0x2000006c
 8001e3c:	200000c0 	.word	0x200000c0
 8001e40:	200000c4 	.word	0x200000c4
 8001e44:	200000cc 	.word	0x200000cc
 8001e48:	200000ca 	.word	0x200000ca
 8001e4c:	200000d8 	.word	0x200000d8

08001e50 <BarSet>:


int BarSet(int n1, int n2, int n3, int n4) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	603b      	str	r3, [r7, #0]
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, !n1);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	425a      	negs	r2, r3
 8001e62:	4153      	adcs	r3, r2
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	001a      	movs	r2, r3
 8001e68:	2380      	movs	r3, #128	@ 0x80
 8001e6a:	0119      	lsls	r1, r3, #4
 8001e6c:	2390      	movs	r3, #144	@ 0x90
 8001e6e:	05db      	lsls	r3, r3, #23
 8001e70:	0018      	movs	r0, r3
 8001e72:	f001 f8d8 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, !n2);
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	425a      	negs	r2, r3
 8001e7a:	4153      	adcs	r3, r2
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	001a      	movs	r2, r3
 8001e80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec0 <BarSet+0x70>)
 8001e82:	2140      	movs	r1, #64	@ 0x40
 8001e84:	0018      	movs	r0, r3
 8001e86:	f001 f8ce 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, !n3);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	425a      	negs	r2, r3
 8001e8e:	4153      	adcs	r3, r2
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	001a      	movs	r2, r3
 8001e94:	2390      	movs	r3, #144	@ 0x90
 8001e96:	05db      	lsls	r3, r3, #23
 8001e98:	2180      	movs	r1, #128	@ 0x80
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f001 f8c3 	bl	8003026 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, !n4);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	425a      	negs	r2, r3
 8001ea4:	4153      	adcs	r3, r2
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	001a      	movs	r2, r3
 8001eaa:	2390      	movs	r3, #144	@ 0x90
 8001eac:	05db      	lsls	r3, r3, #23
 8001eae:	2140      	movs	r1, #64	@ 0x40
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f001 f8b8 	bl	8003026 <HAL_GPIO_WritePin>
}
 8001eb6:	46c0      	nop			@ (mov r8, r8)
 8001eb8:	0018      	movs	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	b004      	add	sp, #16
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	48000400 	.word	0x48000400

08001ec4 <TempLightBar>:



void TempLightBar() {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	  UpdateValues();
 8001ec8:	f7ff ff24 	bl	8001d14 <UpdateValues>
	  if (temperature_degC > 35) {
 8001ecc:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <TempLightBar+0xa8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4927      	ldr	r1, [pc, #156]	@ (8001f70 <TempLightBar+0xac>)
 8001ed2:	1c18      	adds	r0, r3, #0
 8001ed4:	f7fe f9ca 	bl	800026c <__aeabi_fcmpgt>
 8001ed8:	1e03      	subs	r3, r0, #0
 8001eda:	d006      	beq.n	8001eea <TempLightBar+0x26>
		  BarSet(1,1,1,1);
 8001edc:	2301      	movs	r3, #1
 8001ede:	2201      	movs	r2, #1
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	f7ff ffb4 	bl	8001e50 <BarSet>
	  } else if (temperature_degC > 27.5) {
		  BarSet(0,0,0,1);
	  } else if (temperature_degC < 27.5) {
		  BarSet(0,0,0,0);
	  }
}
 8001ee8:	e03c      	b.n	8001f64 <TempLightBar+0xa0>
	  } else if (temperature_degC > 32) {
 8001eea:	4b20      	ldr	r3, [pc, #128]	@ (8001f6c <TempLightBar+0xa8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2184      	movs	r1, #132	@ 0x84
 8001ef0:	05c9      	lsls	r1, r1, #23
 8001ef2:	1c18      	adds	r0, r3, #0
 8001ef4:	f7fe f9ba 	bl	800026c <__aeabi_fcmpgt>
 8001ef8:	1e03      	subs	r3, r0, #0
 8001efa:	d006      	beq.n	8001f0a <TempLightBar+0x46>
		  BarSet(0,1,1,1);
 8001efc:	2301      	movs	r3, #1
 8001efe:	2201      	movs	r2, #1
 8001f00:	2101      	movs	r1, #1
 8001f02:	2000      	movs	r0, #0
 8001f04:	f7ff ffa4 	bl	8001e50 <BarSet>
}
 8001f08:	e02c      	b.n	8001f64 <TempLightBar+0xa0>
	  } else if (temperature_degC > 29) {
 8001f0a:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <TempLightBar+0xa8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4919      	ldr	r1, [pc, #100]	@ (8001f74 <TempLightBar+0xb0>)
 8001f10:	1c18      	adds	r0, r3, #0
 8001f12:	f7fe f9ab 	bl	800026c <__aeabi_fcmpgt>
 8001f16:	1e03      	subs	r3, r0, #0
 8001f18:	d006      	beq.n	8001f28 <TempLightBar+0x64>
		  BarSet(0,0,1,1);
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	2100      	movs	r1, #0
 8001f20:	2000      	movs	r0, #0
 8001f22:	f7ff ff95 	bl	8001e50 <BarSet>
}
 8001f26:	e01d      	b.n	8001f64 <TempLightBar+0xa0>
	  } else if (temperature_degC > 27.5) {
 8001f28:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <TempLightBar+0xa8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4912      	ldr	r1, [pc, #72]	@ (8001f78 <TempLightBar+0xb4>)
 8001f2e:	1c18      	adds	r0, r3, #0
 8001f30:	f7fe f99c 	bl	800026c <__aeabi_fcmpgt>
 8001f34:	1e03      	subs	r3, r0, #0
 8001f36:	d006      	beq.n	8001f46 <TempLightBar+0x82>
		  BarSet(0,0,0,1);
 8001f38:	2301      	movs	r3, #1
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f7ff ff86 	bl	8001e50 <BarSet>
}
 8001f44:	e00e      	b.n	8001f64 <TempLightBar+0xa0>
	  } else if (temperature_degC < 27.5) {
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <TempLightBar+0xa8>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	490b      	ldr	r1, [pc, #44]	@ (8001f78 <TempLightBar+0xb4>)
 8001f4c:	1c18      	adds	r0, r3, #0
 8001f4e:	f7fe f979 	bl	8000244 <__aeabi_fcmplt>
 8001f52:	1e03      	subs	r3, r0, #0
 8001f54:	d100      	bne.n	8001f58 <TempLightBar+0x94>
}
 8001f56:	e005      	b.n	8001f64 <TempLightBar+0xa0>
		  BarSet(0,0,0,0);
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7ff ff76 	bl	8001e50 <BarSet>
}
 8001f64:	46c0      	nop			@ (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	46c0      	nop			@ (mov r8, r8)
 8001f6c:	200000d8 	.word	0x200000d8
 8001f70:	420c0000 	.word	0x420c0000
 8001f74:	41e80000 	.word	0x41e80000
 8001f78:	41dc0000 	.word	0x41dc0000

08001f7c <stmSTOP>:
        n = n / 2;
        i++;
    }
}

void stmSTOP() {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Init = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	0018      	movs	r0, r3
 8001f86:	2314      	movs	r3, #20
 8001f88:	001a      	movs	r2, r3
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	f002 fc60 	bl	8004850 <memset>
    GPIO_Init.Pin          = GPIO_PIN_0;
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2201      	movs	r2, #1
 8001f94:	601a      	str	r2, [r3, #0]
    GPIO_Init.Mode         = GPIO_MODE_EVT_FALLING;
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	2288      	movs	r2, #136	@ 0x88
 8001f9a:	0392      	lsls	r2, r2, #14
 8001f9c:	605a      	str	r2, [r3, #4]
    GPIO_Init.Pull         = GPIO_PULLUP;
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_Init);
 8001fa4:	1d3a      	adds	r2, r7, #4
 8001fa6:	2390      	movs	r3, #144	@ 0x90
 8001fa8:	05db      	lsls	r3, r3, #23
 8001faa:	0011      	movs	r1, r2
 8001fac:	0018      	movs	r0, r3
 8001fae:	f000 fddd 	bl	8002b6c <HAL_GPIO_Init>

    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFE);
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	f001 ff0b 	bl	8003dd0 <HAL_PWR_EnterSTOPMode>

    //Device is in stop mode

    SystemInit();
 8001fba:	f000 fa36 	bl	800242a <SystemInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8001fbe:	2390      	movs	r3, #144	@ 0x90
 8001fc0:	05db      	lsls	r3, r3, #23
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f000 ff41 	bl	8002e4c <HAL_GPIO_DeInit>

    GPIO_Init.Pin          = GPIO_PIN_0;
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2201      	movs	r2, #1
 8001fce:	601a      	str	r2, [r3, #0]
    GPIO_Init.Mode         = GPIO_MODE_INPUT;
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	605a      	str	r2, [r3, #4]
    GPIO_Init.Pull         = GPIO_PULLUP;
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	2201      	movs	r2, #1
 8001fda:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_Init);
 8001fdc:	1d3a      	adds	r2, r7, #4
 8001fde:	2390      	movs	r3, #144	@ 0x90
 8001fe0:	05db      	lsls	r3, r3, #23
 8001fe2:	0011      	movs	r1, r2
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f000 fdc1 	bl	8002b6c <HAL_GPIO_Init>
}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b006      	add	sp, #24
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <AccelDetecting>:


void AccelDetecting(int sensitivity) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08e      	sub	sp, #56	@ 0x38
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	  BarSet(1,1,1,1);
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	2201      	movs	r2, #1
 8002000:	2101      	movs	r1, #1
 8002002:	2001      	movs	r0, #1
 8002004:	f7ff ff24 	bl	8001e50 <BarSet>
	  HAL_Delay(500);
 8002008:	23fa      	movs	r3, #250	@ 0xfa
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	0018      	movs	r0, r3
 800200e:	f000 fa9f 	bl	8002550 <HAL_Delay>
	  BarSet(0,1,1,1);
 8002012:	2301      	movs	r3, #1
 8002014:	2201      	movs	r2, #1
 8002016:	2101      	movs	r1, #1
 8002018:	2000      	movs	r0, #0
 800201a:	f7ff ff19 	bl	8001e50 <BarSet>
	  HAL_Delay(500);
 800201e:	23fa      	movs	r3, #250	@ 0xfa
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	0018      	movs	r0, r3
 8002024:	f000 fa94 	bl	8002550 <HAL_Delay>
	  BarSet(0,0,1,1);
 8002028:	2301      	movs	r3, #1
 800202a:	2201      	movs	r2, #1
 800202c:	2100      	movs	r1, #0
 800202e:	2000      	movs	r0, #0
 8002030:	f7ff ff0e 	bl	8001e50 <BarSet>
	  HAL_Delay(500);
 8002034:	23fa      	movs	r3, #250	@ 0xfa
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	0018      	movs	r0, r3
 800203a:	f000 fa89 	bl	8002550 <HAL_Delay>
	  BarSet(0,0,0,1);
 800203e:	2301      	movs	r3, #1
 8002040:	2200      	movs	r2, #0
 8002042:	2100      	movs	r1, #0
 8002044:	2000      	movs	r0, #0
 8002046:	f7ff ff03 	bl	8001e50 <BarSet>
	  HAL_Delay(500);
 800204a:	23fa      	movs	r3, #250	@ 0xfa
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	0018      	movs	r0, r3
 8002050:	f000 fa7e 	bl	8002550 <HAL_Delay>
	  BarSet(0,0,0,0);
 8002054:	2300      	movs	r3, #0
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2000      	movs	r0, #0
 800205c:	f7ff fef8 	bl	8001e50 <BarSet>
	  UpdateValues();
 8002060:	f7ff fe58 	bl	8001d14 <UpdateValues>
	  int Xinit = acceleration_mg[0];
 8002064:	4b7a      	ldr	r3, [pc, #488]	@ (8002250 <AccelDetecting+0x25c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	1c18      	adds	r0, r3, #0
 800206a:	f7fe ff7d 	bl	8000f68 <__aeabi_f2iz>
 800206e:	0003      	movs	r3, r0
 8002070:	637b      	str	r3, [r7, #52]	@ 0x34
	  int Yinit = acceleration_mg[1];
 8002072:	4b77      	ldr	r3, [pc, #476]	@ (8002250 <AccelDetecting+0x25c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	1c18      	adds	r0, r3, #0
 8002078:	f7fe ff76 	bl	8000f68 <__aeabi_f2iz>
 800207c:	0003      	movs	r3, r0
 800207e:	633b      	str	r3, [r7, #48]	@ 0x30
	  int Zinit = acceleration_mg[2];
 8002080:	4b73      	ldr	r3, [pc, #460]	@ (8002250 <AccelDetecting+0x25c>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	1c18      	adds	r0, r3, #0
 8002086:	f7fe ff6f 	bl	8000f68 <__aeabi_f2iz>
 800208a:	0003      	movs	r3, r0
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  int j = 1;
 800208e:	2301      	movs	r3, #1
 8002090:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_Delay(200);
 8002092:	20c8      	movs	r0, #200	@ 0xc8
 8002094:	f000 fa5c 	bl	8002550 <HAL_Delay>
	  while (j == 1) {
 8002098:	e0d1      	b.n	800223e <AccelDetecting+0x24a>
		  UpdateValues();
 800209a:	f7ff fe3b 	bl	8001d14 <UpdateValues>
		  HAL_Delay(50);
 800209e:	2032      	movs	r0, #50	@ 0x32
 80020a0:	f000 fa56 	bl	8002550 <HAL_Delay>
		  int Xcurr = acceleration_mg[0];
 80020a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002250 <AccelDetecting+0x25c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	1c18      	adds	r0, r3, #0
 80020aa:	f7fe ff5d 	bl	8000f68 <__aeabi_f2iz>
 80020ae:	0003      	movs	r3, r0
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
		  int Ycurr = acceleration_mg[1];
 80020b2:	4b67      	ldr	r3, [pc, #412]	@ (8002250 <AccelDetecting+0x25c>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	1c18      	adds	r0, r3, #0
 80020b8:	f7fe ff56 	bl	8000f68 <__aeabi_f2iz>
 80020bc:	0003      	movs	r3, r0
 80020be:	623b      	str	r3, [r7, #32]
		  int Zcurr = acceleration_mg[2];
 80020c0:	4b63      	ldr	r3, [pc, #396]	@ (8002250 <AccelDetecting+0x25c>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	1c18      	adds	r0, r3, #0
 80020c6:	f7fe ff4f 	bl	8000f68 <__aeabi_f2iz>
 80020ca:	0003      	movs	r3, r0
 80020cc:	61fb      	str	r3, [r7, #28]
		  int Trig5 = 60 * sensitivity;
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	0013      	movs	r3, r2
 80020d2:	011b      	lsls	r3, r3, #4
 80020d4:	1a9b      	subs	r3, r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	61bb      	str	r3, [r7, #24]
		  int Trig4 = 50 * sensitivity;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2232      	movs	r2, #50	@ 0x32
 80020de:	4353      	muls	r3, r2
 80020e0:	617b      	str	r3, [r7, #20]
		  int Trig3 = 40 * sensitivity;
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	0013      	movs	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	189b      	adds	r3, r3, r2
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	613b      	str	r3, [r7, #16]
		  int Trig2 = 30 * sensitivity;
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	0013      	movs	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
		  int Trig1 = 20 * sensitivity;
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	0013      	movs	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	189b      	adds	r3, r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	60bb      	str	r3, [r7, #8]
//					  j=j+1;
//				  }
//				  i=i+1;
//			  }
//		  }
		  if (Xcurr - Xinit > Trig5 || Ycurr - Yinit > Trig5 || Zcurr - Zinit > Trig5) {
 8002106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	429a      	cmp	r2, r3
 8002110:	db0b      	blt.n	800212a <AccelDetecting+0x136>
 8002112:	6a3a      	ldr	r2, [r7, #32]
 8002114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	429a      	cmp	r2, r3
 800211c:	db05      	blt.n	800212a <AccelDetecting+0x136>
 800211e:	69fa      	ldr	r2, [r7, #28]
 8002120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	429a      	cmp	r2, r3
 8002128:	da0d      	bge.n	8002146 <AccelDetecting+0x152>
			  allState(0);
 800212a:	2000      	movs	r0, #0
 800212c:	f7ff fc84 	bl	8001a38 <allState>
			  BeepX(0.5,45);
 8002130:	4a48      	ldr	r2, [pc, #288]	@ (8002254 <AccelDetecting+0x260>)
 8002132:	23fc      	movs	r3, #252	@ 0xfc
 8002134:	059b      	lsls	r3, r3, #22
 8002136:	1c11      	adds	r1, r2, #0
 8002138:	1c18      	adds	r0, r3, #0
 800213a:	f7ff fcbf 	bl	8001abc <BeepX>
			  //HAL_Delay(500);
			  allState(1);
 800213e:	2001      	movs	r0, #1
 8002140:	f7ff fc7a 	bl	8001a38 <allState>
 8002144:	e07b      	b.n	800223e <AccelDetecting+0x24a>
			  //HAL_Delay(500);
			  //j = 2;
		  }
		  else if (Xcurr - Xinit > Trig4 || Ycurr - Yinit > Trig4 || Zcurr - Zinit > Trig4) {
 8002146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	429a      	cmp	r2, r3
 8002150:	db0b      	blt.n	800216a <AccelDetecting+0x176>
 8002152:	6a3a      	ldr	r2, [r7, #32]
 8002154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	429a      	cmp	r2, r3
 800215c:	db05      	blt.n	800216a <AccelDetecting+0x176>
 800215e:	69fa      	ldr	r2, [r7, #28]
 8002160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	429a      	cmp	r2, r3
 8002168:	da06      	bge.n	8002178 <AccelDetecting+0x184>
			  BarSet(1,1,1,1);
 800216a:	2301      	movs	r3, #1
 800216c:	2201      	movs	r2, #1
 800216e:	2101      	movs	r1, #1
 8002170:	2001      	movs	r0, #1
 8002172:	f7ff fe6d 	bl	8001e50 <BarSet>
 8002176:	e062      	b.n	800223e <AccelDetecting+0x24a>
		  }
		  else if (Xcurr - Xinit > Trig3 || Ycurr - Yinit > Trig3 || Zcurr - Zinit > Trig3) {
 8002178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800217a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	db0b      	blt.n	800219c <AccelDetecting+0x1a8>
 8002184:	6a3a      	ldr	r2, [r7, #32]
 8002186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	db05      	blt.n	800219c <AccelDetecting+0x1a8>
 8002190:	69fa      	ldr	r2, [r7, #28]
 8002192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	429a      	cmp	r2, r3
 800219a:	da06      	bge.n	80021aa <AccelDetecting+0x1b6>
			  BarSet(0,1,1,1);
 800219c:	2301      	movs	r3, #1
 800219e:	2201      	movs	r2, #1
 80021a0:	2101      	movs	r1, #1
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7ff fe54 	bl	8001e50 <BarSet>
 80021a8:	e049      	b.n	800223e <AccelDetecting+0x24a>
		  }
		  else if (Xcurr - Xinit > Trig2 || Ycurr - Yinit > Trig2 || Zcurr - Zinit > Trig2) {
 80021aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	db0b      	blt.n	80021ce <AccelDetecting+0x1da>
 80021b6:	6a3a      	ldr	r2, [r7, #32]
 80021b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	429a      	cmp	r2, r3
 80021c0:	db05      	blt.n	80021ce <AccelDetecting+0x1da>
 80021c2:	69fa      	ldr	r2, [r7, #28]
 80021c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	da06      	bge.n	80021dc <AccelDetecting+0x1e8>
			  BarSet(0,0,1,1);
 80021ce:	2301      	movs	r3, #1
 80021d0:	2201      	movs	r2, #1
 80021d2:	2100      	movs	r1, #0
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7ff fe3b 	bl	8001e50 <BarSet>
 80021da:	e030      	b.n	800223e <AccelDetecting+0x24a>
		  }
		  else if (Xcurr - Xinit > Trig1 || Ycurr - Yinit > Trig1 || Zcurr - Zinit > Trig1) {
 80021dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	db0b      	blt.n	8002200 <AccelDetecting+0x20c>
 80021e8:	6a3a      	ldr	r2, [r7, #32]
 80021ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	db05      	blt.n	8002200 <AccelDetecting+0x20c>
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	da06      	bge.n	800220e <AccelDetecting+0x21a>
			  BarSet(0,0,0,1);
 8002200:	2301      	movs	r3, #1
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	2000      	movs	r0, #0
 8002208:	f7ff fe22 	bl	8001e50 <BarSet>
 800220c:	e017      	b.n	800223e <AccelDetecting+0x24a>
		  }
		  else if (Xcurr - Xinit < Trig1 || Ycurr - Yinit < Trig1 || Zcurr - Zinit < Trig1) {
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	68ba      	ldr	r2, [r7, #8]
 8002216:	429a      	cmp	r2, r3
 8002218:	dc0b      	bgt.n	8002232 <AccelDetecting+0x23e>
 800221a:	6a3a      	ldr	r2, [r7, #32]
 800221c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	429a      	cmp	r2, r3
 8002224:	dc05      	bgt.n	8002232 <AccelDetecting+0x23e>
 8002226:	69fa      	ldr	r2, [r7, #28]
 8002228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	429a      	cmp	r2, r3
 8002230:	dd05      	ble.n	800223e <AccelDetecting+0x24a>
			  BarSet(0,0,0,0);
 8002232:	2300      	movs	r3, #0
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	2000      	movs	r0, #0
 800223a:	f7ff fe09 	bl	8001e50 <BarSet>
	  while (j == 1) {
 800223e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002240:	2b01      	cmp	r3, #1
 8002242:	d100      	bne.n	8002246 <AccelDetecting+0x252>
 8002244:	e729      	b.n	800209a <AccelDetecting+0xa6>
		  }

	  }
}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	46c0      	nop			@ (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b00e      	add	sp, #56	@ 0x38
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200000cc 	.word	0x200000cc
 8002254:	42340000 	.word	0x42340000

08002258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800225e:	f000 f913 	bl	8002488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002262:	f000 f841 	bl	80022e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002266:	f7fe ffab 	bl	80011c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800226a:	f7ff f84f 	bl	800130c <MX_I2C1_Init>
  MX_ADC_Init();
 800226e:	f7fe ff05 	bl	800107c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  allState(1);
 8002272:	2001      	movs	r0, #1
 8002274:	f7ff fbe0 	bl	8001a38 <allState>
//  //Device is asleep
//
//  HAL_ResumeTick();
//  HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);

  stmSTOP();
 8002278:	f7ff fe80 	bl	8001f7c <stmSTOP>
  //		Battery Voltage Detection

  while (1)
  {
	  // Converts button presses to LED toggles
	  HAL_Delay(50);
 800227c:	2032      	movs	r0, #50	@ 0x32
 800227e:	f000 f967 	bl	8002550 <HAL_Delay>
	  buttonsNlights();
 8002282:	f7ff fc67 	bl	8001b54 <buttonsNlights>
	  // If a code is entered, will convert from binary to decimal (sensitivity level 1-15)
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0 && theCode(0,0,0,0) != 1) {
 8002286:	2390      	movs	r3, #144	@ 0x90
 8002288:	05db      	lsls	r3, r3, #23
 800228a:	2101      	movs	r1, #1
 800228c:	0018      	movs	r0, r3
 800228e:	f000 fead 	bl	8002fec <HAL_GPIO_ReadPin>
 8002292:	1e03      	subs	r3, r0, #0
 8002294:	d114      	bne.n	80022c0 <main+0x68>
 8002296:	2300      	movs	r3, #0
 8002298:	2200      	movs	r2, #0
 800229a:	2100      	movs	r1, #0
 800229c:	2000      	movs	r0, #0
 800229e:	f7ff fb53 	bl	8001948 <theCode>
 80022a2:	0003      	movs	r3, r0
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d00b      	beq.n	80022c0 <main+0x68>
		  int sense = ButtonToDec();
 80022a8:	f7ff fb8c 	bl	80019c4 <ButtonToDec>
 80022ac:	0003      	movs	r3, r0
 80022ae:	607b      	str	r3, [r7, #4]
		  AccelDetecting(sense);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	0018      	movs	r0, r3
 80022b4:	f7ff fe9e 	bl	8001ff4 <AccelDetecting>
		  allState(1);
 80022b8:	2001      	movs	r0, #1
 80022ba:	f7ff fbbd 	bl	8001a38 <allState>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0 && theCode(0,0,0,0) != 1) {
 80022be:	e012      	b.n	80022e6 <main+0x8e>
	  // If no code entered, will display the temperature of the board with the 4 LEDs
	  } else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0 && theCode(0,0,0,0)){
 80022c0:	2390      	movs	r3, #144	@ 0x90
 80022c2:	05db      	lsls	r3, r3, #23
 80022c4:	2101      	movs	r1, #1
 80022c6:	0018      	movs	r0, r3
 80022c8:	f000 fe90 	bl	8002fec <HAL_GPIO_ReadPin>
 80022cc:	1e03      	subs	r3, r0, #0
 80022ce:	d1d5      	bne.n	800227c <main+0x24>
 80022d0:	2300      	movs	r3, #0
 80022d2:	2200      	movs	r2, #0
 80022d4:	2100      	movs	r1, #0
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7ff fb36 	bl	8001948 <theCode>
 80022dc:	1e03      	subs	r3, r0, #0
 80022de:	d0cd      	beq.n	800227c <main+0x24>
		  while (1) {
			  TempLightBar();
 80022e0:	f7ff fdf0 	bl	8001ec4 <TempLightBar>
 80022e4:	e7fc      	b.n	80022e0 <main+0x88>
	  HAL_Delay(50);
 80022e6:	e7c9      	b.n	800227c <main+0x24>

080022e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e8:	b590      	push	{r4, r7, lr}
 80022ea:	b095      	sub	sp, #84	@ 0x54
 80022ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ee:	2420      	movs	r4, #32
 80022f0:	193b      	adds	r3, r7, r4
 80022f2:	0018      	movs	r0, r3
 80022f4:	2330      	movs	r3, #48	@ 0x30
 80022f6:	001a      	movs	r2, r3
 80022f8:	2100      	movs	r1, #0
 80022fa:	f002 faa9 	bl	8004850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022fe:	2310      	movs	r3, #16
 8002300:	18fb      	adds	r3, r7, r3
 8002302:	0018      	movs	r0, r3
 8002304:	2310      	movs	r3, #16
 8002306:	001a      	movs	r2, r3
 8002308:	2100      	movs	r1, #0
 800230a:	f002 faa1 	bl	8004850 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800230e:	003b      	movs	r3, r7
 8002310:	0018      	movs	r0, r3
 8002312:	2310      	movs	r3, #16
 8002314:	001a      	movs	r2, r3
 8002316:	2100      	movs	r1, #0
 8002318:	f002 fa9a 	bl	8004850 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800231c:	0021      	movs	r1, r4
 800231e:	187b      	adds	r3, r7, r1
 8002320:	2212      	movs	r2, #18
 8002322:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002324:	187b      	adds	r3, r7, r1
 8002326:	2201      	movs	r2, #1
 8002328:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800232a:	187b      	adds	r3, r7, r1
 800232c:	2201      	movs	r2, #1
 800232e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002330:	187b      	adds	r3, r7, r1
 8002332:	2210      	movs	r2, #16
 8002334:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002336:	187b      	adds	r3, r7, r1
 8002338:	2210      	movs	r2, #16
 800233a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800233c:	187b      	adds	r3, r7, r1
 800233e:	2200      	movs	r2, #0
 8002340:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002342:	187b      	adds	r3, r7, r1
 8002344:	0018      	movs	r0, r3
 8002346:	f001 fd77 	bl	8003e38 <HAL_RCC_OscConfig>
 800234a:	1e03      	subs	r3, r0, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800234e:	f000 f828 	bl	80023a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002352:	2110      	movs	r1, #16
 8002354:	187b      	adds	r3, r7, r1
 8002356:	2207      	movs	r2, #7
 8002358:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800235a:	187b      	adds	r3, r7, r1
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002360:	187b      	adds	r3, r7, r1
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002366:	187b      	adds	r3, r7, r1
 8002368:	2200      	movs	r2, #0
 800236a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800236c:	187b      	adds	r3, r7, r1
 800236e:	2100      	movs	r1, #0
 8002370:	0018      	movs	r0, r3
 8002372:	f002 f87b 	bl	800446c <HAL_RCC_ClockConfig>
 8002376:	1e03      	subs	r3, r0, #0
 8002378:	d001      	beq.n	800237e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800237a:	f000 f812 	bl	80023a2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800237e:	003b      	movs	r3, r7
 8002380:	2220      	movs	r2, #32
 8002382:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002384:	003b      	movs	r3, r7
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800238a:	003b      	movs	r3, r7
 800238c:	0018      	movs	r0, r3
 800238e:	f002 f991 	bl	80046b4 <HAL_RCCEx_PeriphCLKConfig>
 8002392:	1e03      	subs	r3, r0, #0
 8002394:	d001      	beq.n	800239a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002396:	f000 f804 	bl	80023a2 <Error_Handler>
  }
}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	46bd      	mov	sp, r7
 800239e:	b015      	add	sp, #84	@ 0x54
 80023a0:	bd90      	pop	{r4, r7, pc}

080023a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023a6:	b672      	cpsid	i
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023aa:	46c0      	nop			@ (mov r8, r8)
 80023ac:	e7fd      	b.n	80023aa <Error_Handler+0x8>
	...

080023b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b6:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <HAL_MspInit+0x44>)
 80023b8:	699a      	ldr	r2, [r3, #24]
 80023ba:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <HAL_MspInit+0x44>)
 80023bc:	2101      	movs	r1, #1
 80023be:	430a      	orrs	r2, r1
 80023c0:	619a      	str	r2, [r3, #24]
 80023c2:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_MspInit+0x44>)
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	2201      	movs	r2, #1
 80023c8:	4013      	ands	r3, r2
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_MspInit+0x44>)
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	4b08      	ldr	r3, [pc, #32]	@ (80023f4 <HAL_MspInit+0x44>)
 80023d4:	2180      	movs	r1, #128	@ 0x80
 80023d6:	0549      	lsls	r1, r1, #21
 80023d8:	430a      	orrs	r2, r1
 80023da:	61da      	str	r2, [r3, #28]
 80023dc:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <HAL_MspInit+0x44>)
 80023de:	69da      	ldr	r2, [r3, #28]
 80023e0:	2380      	movs	r3, #128	@ 0x80
 80023e2:	055b      	lsls	r3, r3, #21
 80023e4:	4013      	ands	r3, r2
 80023e6:	603b      	str	r3, [r7, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b002      	add	sp, #8
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			@ (mov r8, r8)
 80023f4:	40021000 	.word	0x40021000

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	46c0      	nop			@ (mov r8, r8)
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	46c0      	nop			@ (mov r8, r8)
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800240c:	46c0      	nop			@ (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002416:	46c0      	nop			@ (mov r8, r8)
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002420:	f000 f87a 	bl	8002518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002434:	480d      	ldr	r0, [pc, #52]	@ (800246c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002436:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002438:	f7ff fff7 	bl	800242a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800243c:	480c      	ldr	r0, [pc, #48]	@ (8002470 <LoopForever+0x6>)
  ldr r1, =_edata
 800243e:	490d      	ldr	r1, [pc, #52]	@ (8002474 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002440:	4a0d      	ldr	r2, [pc, #52]	@ (8002478 <LoopForever+0xe>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002444:	e002      	b.n	800244c <LoopCopyDataInit>

08002446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800244a:	3304      	adds	r3, #4

0800244c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800244c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800244e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002450:	d3f9      	bcc.n	8002446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002454:	4c0a      	ldr	r4, [pc, #40]	@ (8002480 <LoopForever+0x16>)
  movs r3, #0
 8002456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002458:	e001      	b.n	800245e <LoopFillZerobss>

0800245a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800245a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800245c:	3204      	adds	r2, #4

0800245e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800245e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002460:	d3fb      	bcc.n	800245a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002462:	f002 f9fd 	bl	8004860 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002466:	f7ff fef7 	bl	8002258 <main>

0800246a <LoopForever>:

LoopForever:
    b LoopForever
 800246a:	e7fe      	b.n	800246a <LoopForever>
  ldr   r0, =_estack
 800246c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8002470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002474:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002478:	08004974 	.word	0x08004974
  ldr r2, =_sbss
 800247c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002480:	200000e0 	.word	0x200000e0

08002484 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002484:	e7fe      	b.n	8002484 <ADC1_IRQHandler>
	...

08002488 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800248c:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <HAL_Init+0x24>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_Init+0x24>)
 8002492:	2110      	movs	r1, #16
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002498:	2003      	movs	r0, #3
 800249a:	f000 f809 	bl	80024b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800249e:	f7ff ff87 	bl	80023b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	46c0      	nop			@ (mov r8, r8)
 80024ac:	40022000 	.word	0x40022000

080024b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b0:	b590      	push	{r4, r7, lr}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b8:	4b14      	ldr	r3, [pc, #80]	@ (800250c <HAL_InitTick+0x5c>)
 80024ba:	681c      	ldr	r4, [r3, #0]
 80024bc:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <HAL_InitTick+0x60>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	0019      	movs	r1, r3
 80024c2:	23fa      	movs	r3, #250	@ 0xfa
 80024c4:	0098      	lsls	r0, r3, #2
 80024c6:	f7fd fe1f 	bl	8000108 <__udivsi3>
 80024ca:	0003      	movs	r3, r0
 80024cc:	0019      	movs	r1, r3
 80024ce:	0020      	movs	r0, r4
 80024d0:	f7fd fe1a 	bl	8000108 <__udivsi3>
 80024d4:	0003      	movs	r3, r0
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 fb3b 	bl	8002b52 <HAL_SYSTICK_Config>
 80024dc:	1e03      	subs	r3, r0, #0
 80024de:	d001      	beq.n	80024e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e00f      	b.n	8002504 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b03      	cmp	r3, #3
 80024e8:	d80b      	bhi.n	8002502 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	2301      	movs	r3, #1
 80024ee:	425b      	negs	r3, r3
 80024f0:	2200      	movs	r2, #0
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 fb18 	bl	8002b28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f8:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <HAL_InitTick+0x64>)
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
}
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b003      	add	sp, #12
 800250a:	bd90      	pop	{r4, r7, pc}
 800250c:	20000004 	.word	0x20000004
 8002510:	2000000c 	.word	0x2000000c
 8002514:	20000008 	.word	0x20000008

08002518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800251c:	4b05      	ldr	r3, [pc, #20]	@ (8002534 <HAL_IncTick+0x1c>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	001a      	movs	r2, r3
 8002522:	4b05      	ldr	r3, [pc, #20]	@ (8002538 <HAL_IncTick+0x20>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	18d2      	adds	r2, r2, r3
 8002528:	4b03      	ldr	r3, [pc, #12]	@ (8002538 <HAL_IncTick+0x20>)
 800252a:	601a      	str	r2, [r3, #0]
}
 800252c:	46c0      	nop			@ (mov r8, r8)
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	46c0      	nop			@ (mov r8, r8)
 8002534:	2000000c 	.word	0x2000000c
 8002538:	200000dc 	.word	0x200000dc

0800253c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  return uwTick;
 8002540:	4b02      	ldr	r3, [pc, #8]	@ (800254c <HAL_GetTick+0x10>)
 8002542:	681b      	ldr	r3, [r3, #0]
}
 8002544:	0018      	movs	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	46c0      	nop			@ (mov r8, r8)
 800254c:	200000dc 	.word	0x200000dc

08002550 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002558:	f7ff fff0 	bl	800253c <HAL_GetTick>
 800255c:	0003      	movs	r3, r0
 800255e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	3301      	adds	r3, #1
 8002568:	d005      	beq.n	8002576 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800256a:	4b0a      	ldr	r3, [pc, #40]	@ (8002594 <HAL_Delay+0x44>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	001a      	movs	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	189b      	adds	r3, r3, r2
 8002574:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	f7ff ffe0 	bl	800253c <HAL_GetTick>
 800257c:	0002      	movs	r2, r0
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	429a      	cmp	r2, r3
 8002586:	d8f7      	bhi.n	8002578 <HAL_Delay+0x28>
  {
  }
}
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	46c0      	nop			@ (mov r8, r8)
 800258c:	46bd      	mov	sp, r7
 800258e:	b004      	add	sp, #16
 8002590:	bd80      	pop	{r7, pc}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	2000000c 	.word	0x2000000c

08002598 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a0:	230f      	movs	r3, #15
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e125      	b.n	8002802 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10a      	bne.n	80025d4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2234      	movs	r2, #52	@ 0x34
 80025c8:	2100      	movs	r1, #0
 80025ca:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	0018      	movs	r0, r3
 80025d0:	f7fe fdb0 	bl	8001134 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d8:	2210      	movs	r2, #16
 80025da:	4013      	ands	r3, r2
 80025dc:	d000      	beq.n	80025e0 <HAL_ADC_Init+0x48>
 80025de:	e103      	b.n	80027e8 <HAL_ADC_Init+0x250>
 80025e0:	230f      	movs	r3, #15
 80025e2:	18fb      	adds	r3, r7, r3
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d000      	beq.n	80025ec <HAL_ADC_Init+0x54>
 80025ea:	e0fd      	b.n	80027e8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2204      	movs	r2, #4
 80025f4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80025f6:	d000      	beq.n	80025fa <HAL_ADC_Init+0x62>
 80025f8:	e0f6      	b.n	80027e8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fe:	4a83      	ldr	r2, [pc, #524]	@ (800280c <HAL_ADC_Init+0x274>)
 8002600:	4013      	ands	r3, r2
 8002602:	2202      	movs	r2, #2
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2203      	movs	r2, #3
 8002612:	4013      	ands	r3, r2
 8002614:	2b01      	cmp	r3, #1
 8002616:	d112      	bne.n	800263e <HAL_ADC_Init+0xa6>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2201      	movs	r2, #1
 8002620:	4013      	ands	r3, r2
 8002622:	2b01      	cmp	r3, #1
 8002624:	d009      	beq.n	800263a <HAL_ADC_Init+0xa2>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	401a      	ands	r2, r3
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	021b      	lsls	r3, r3, #8
 8002636:	429a      	cmp	r2, r3
 8002638:	d101      	bne.n	800263e <HAL_ADC_Init+0xa6>
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <HAL_ADC_Init+0xa8>
 800263e:	2300      	movs	r3, #0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d116      	bne.n	8002672 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	2218      	movs	r2, #24
 800264c:	4393      	bics	r3, r2
 800264e:	0019      	movs	r1, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	0899      	lsrs	r1, r3, #2
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4964      	ldr	r1, [pc, #400]	@ (8002810 <HAL_ADC_Init+0x278>)
 800267e:	400a      	ands	r2, r1
 8002680:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7e1b      	ldrb	r3, [r3, #24]
 8002686:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	7e5b      	ldrb	r3, [r3, #25]
 800268c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800268e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	7e9b      	ldrb	r3, [r3, #26]
 8002694:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002696:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269c:	2b01      	cmp	r3, #1
 800269e:	d002      	beq.n	80026a6 <HAL_ADC_Init+0x10e>
 80026a0:	2380      	movs	r3, #128	@ 0x80
 80026a2:	015b      	lsls	r3, r3, #5
 80026a4:	e000      	b.n	80026a8 <HAL_ADC_Init+0x110>
 80026a6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80026a8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80026ae:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_Init+0x124>
 80026b8:	2304      	movs	r3, #4
 80026ba:	e000      	b.n	80026be <HAL_ADC_Init+0x126>
 80026bc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80026be:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2124      	movs	r1, #36	@ 0x24
 80026c4:	5c5b      	ldrb	r3, [r3, r1]
 80026c6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80026c8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7edb      	ldrb	r3, [r3, #27]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d115      	bne.n	8002704 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	7e9b      	ldrb	r3, [r3, #26]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d105      	bne.n	80026ec <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2280      	movs	r2, #128	@ 0x80
 80026e4:	0252      	lsls	r2, r2, #9
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	e00b      	b.n	8002704 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f0:	2220      	movs	r2, #32
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fc:	2201      	movs	r2, #1
 80026fe:	431a      	orrs	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69da      	ldr	r2, [r3, #28]
 8002708:	23c2      	movs	r3, #194	@ 0xc2
 800270a:	33ff      	adds	r3, #255	@ 0xff
 800270c:	429a      	cmp	r2, r3
 800270e:	d007      	beq.n	8002720 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002718:	4313      	orrs	r3, r2
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	4313      	orrs	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68d9      	ldr	r1, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	430a      	orrs	r2, r1
 800272e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002734:	2380      	movs	r3, #128	@ 0x80
 8002736:	055b      	lsls	r3, r3, #21
 8002738:	429a      	cmp	r2, r3
 800273a:	d01b      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002740:	2b01      	cmp	r3, #1
 8002742:	d017      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002748:	2b02      	cmp	r3, #2
 800274a:	d013      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002750:	2b03      	cmp	r3, #3
 8002752:	d00f      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	2b04      	cmp	r3, #4
 800275a:	d00b      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	2b05      	cmp	r3, #5
 8002762:	d007      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002768:	2b06      	cmp	r3, #6
 800276a:	d003      	beq.n	8002774 <HAL_ADC_Init+0x1dc>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002770:	2b07      	cmp	r3, #7
 8002772:	d112      	bne.n	800279a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	695a      	ldr	r2, [r3, #20]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2107      	movs	r1, #7
 8002780:	438a      	bics	r2, r1
 8002782:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6959      	ldr	r1, [r3, #20]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278e:	2207      	movs	r2, #7
 8002790:	401a      	ands	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002814 <HAL_ADC_Init+0x27c>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d10b      	bne.n	80027c2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b4:	2203      	movs	r2, #3
 80027b6:	4393      	bics	r3, r2
 80027b8:	2201      	movs	r2, #1
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80027c0:	e01c      	b.n	80027fc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c6:	2212      	movs	r2, #18
 80027c8:	4393      	bics	r3, r2
 80027ca:	2210      	movs	r2, #16
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d6:	2201      	movs	r2, #1
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80027de:	230f      	movs	r3, #15
 80027e0:	18fb      	adds	r3, r7, r3
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80027e6:	e009      	b.n	80027fc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ec:	2210      	movs	r2, #16
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 80027f4:	230f      	movs	r3, #15
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	2201      	movs	r2, #1
 80027fa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027fc:	230f      	movs	r3, #15
 80027fe:	18fb      	adds	r3, r7, r3
 8002800:	781b      	ldrb	r3, [r3, #0]
}
 8002802:	0018      	movs	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	b004      	add	sp, #16
 8002808:	bd80      	pop	{r7, pc}
 800280a:	46c0      	nop			@ (mov r8, r8)
 800280c:	fffffefd 	.word	0xfffffefd
 8002810:	fffe0219 	.word	0xfffe0219
 8002814:	833fffe7 	.word	0x833fffe7

08002818 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002822:	230f      	movs	r3, #15
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002832:	2380      	movs	r3, #128	@ 0x80
 8002834:	055b      	lsls	r3, r3, #21
 8002836:	429a      	cmp	r2, r3
 8002838:	d011      	beq.n	800285e <HAL_ADC_ConfigChannel+0x46>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283e:	2b01      	cmp	r3, #1
 8002840:	d00d      	beq.n	800285e <HAL_ADC_ConfigChannel+0x46>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002846:	2b02      	cmp	r3, #2
 8002848:	d009      	beq.n	800285e <HAL_ADC_ConfigChannel+0x46>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	2b03      	cmp	r3, #3
 8002850:	d005      	beq.n	800285e <HAL_ADC_ConfigChannel+0x46>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002856:	2b04      	cmp	r3, #4
 8002858:	d001      	beq.n	800285e <HAL_ADC_ConfigChannel+0x46>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2234      	movs	r2, #52	@ 0x34
 8002862:	5c9b      	ldrb	r3, [r3, r2]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_ADC_ConfigChannel+0x54>
 8002868:	2302      	movs	r3, #2
 800286a:	e0bb      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1cc>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2234      	movs	r2, #52	@ 0x34
 8002870:	2101      	movs	r1, #1
 8002872:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	2204      	movs	r2, #4
 800287c:	4013      	ands	r3, r2
 800287e:	d000      	beq.n	8002882 <HAL_ADC_ConfigChannel+0x6a>
 8002880:	e09f      	b.n	80029c2 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4a59      	ldr	r2, [pc, #356]	@ (80029ec <HAL_ADC_ConfigChannel+0x1d4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d100      	bne.n	800288e <HAL_ADC_ConfigChannel+0x76>
 800288c:	e077      	b.n	800297e <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2201      	movs	r2, #1
 800289a:	409a      	lsls	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	055b      	lsls	r3, r3, #21
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d037      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d033      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d02f      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c4:	2b03      	cmp	r3, #3
 80028c6:	d02b      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028cc:	2b04      	cmp	r3, #4
 80028ce:	d027      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d4:	2b05      	cmp	r3, #5
 80028d6:	d023      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028dc:	2b06      	cmp	r3, #6
 80028de:	d01f      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e4:	2b07      	cmp	r3, #7
 80028e6:	d01b      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	2107      	movs	r1, #7
 80028f4:	400b      	ands	r3, r1
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d012      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2107      	movs	r1, #7
 8002906:	438a      	bics	r2, r1
 8002908:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6959      	ldr	r1, [r3, #20]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2207      	movs	r2, #7
 8002916:	401a      	ands	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b10      	cmp	r3, #16
 8002926:	d003      	beq.n	8002930 <HAL_ADC_ConfigChannel+0x118>
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2b11      	cmp	r3, #17
 800292e:	d152      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002930:	4b2f      	ldr	r3, [pc, #188]	@ (80029f0 <HAL_ADC_ConfigChannel+0x1d8>)
 8002932:	6819      	ldr	r1, [r3, #0]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b10      	cmp	r3, #16
 800293a:	d102      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x12a>
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	041b      	lsls	r3, r3, #16
 8002940:	e001      	b.n	8002946 <HAL_ADC_ConfigChannel+0x12e>
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	03db      	lsls	r3, r3, #15
 8002946:	4a2a      	ldr	r2, [pc, #168]	@ (80029f0 <HAL_ADC_ConfigChannel+0x1d8>)
 8002948:	430b      	orrs	r3, r1
 800294a:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b10      	cmp	r3, #16
 8002952:	d140      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002954:	4b27      	ldr	r3, [pc, #156]	@ (80029f4 <HAL_ADC_ConfigChannel+0x1dc>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4927      	ldr	r1, [pc, #156]	@ (80029f8 <HAL_ADC_ConfigChannel+0x1e0>)
 800295a:	0018      	movs	r0, r3
 800295c:	f7fd fbd4 	bl	8000108 <__udivsi3>
 8002960:	0003      	movs	r3, r0
 8002962:	001a      	movs	r2, r3
 8002964:	0013      	movs	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	189b      	adds	r3, r3, r2
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800296e:	e002      	b.n	8002976 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	3b01      	subs	r3, #1
 8002974:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1f9      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x158>
 800297c:	e02b      	b.n	80029d6 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2101      	movs	r1, #1
 800298a:	4099      	lsls	r1, r3
 800298c:	000b      	movs	r3, r1
 800298e:	43d9      	mvns	r1, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	400a      	ands	r2, r1
 8002996:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b10      	cmp	r3, #16
 800299e:	d003      	beq.n	80029a8 <HAL_ADC_ConfigChannel+0x190>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b11      	cmp	r3, #17
 80029a6:	d116      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80029a8:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <HAL_ADC_ConfigChannel+0x1d8>)
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b10      	cmp	r3, #16
 80029b2:	d101      	bne.n	80029b8 <HAL_ADC_ConfigChannel+0x1a0>
 80029b4:	4a11      	ldr	r2, [pc, #68]	@ (80029fc <HAL_ADC_ConfigChannel+0x1e4>)
 80029b6:	e000      	b.n	80029ba <HAL_ADC_ConfigChannel+0x1a2>
 80029b8:	4a11      	ldr	r2, [pc, #68]	@ (8002a00 <HAL_ADC_ConfigChannel+0x1e8>)
 80029ba:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <HAL_ADC_ConfigChannel+0x1d8>)
 80029bc:	400a      	ands	r2, r1
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e009      	b.n	80029d6 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c6:	2220      	movs	r2, #32
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 80029ce:	230f      	movs	r3, #15
 80029d0:	18fb      	adds	r3, r7, r3
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2234      	movs	r2, #52	@ 0x34
 80029da:	2100      	movs	r1, #0
 80029dc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80029de:	230f      	movs	r3, #15
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	781b      	ldrb	r3, [r3, #0]
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b004      	add	sp, #16
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	00001001 	.word	0x00001001
 80029f0:	40012708 	.word	0x40012708
 80029f4:	20000004 	.word	0x20000004
 80029f8:	000f4240 	.word	0x000f4240
 80029fc:	ff7fffff 	.word	0xff7fffff
 8002a00:	ffbfffff 	.word	0xffbfffff

08002a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	0002      	movs	r2, r0
 8002a0c:	6039      	str	r1, [r7, #0]
 8002a0e:	1dfb      	adds	r3, r7, #7
 8002a10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	1dfb      	adds	r3, r7, #7
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a18:	d828      	bhi.n	8002a6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a1a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ad8 <__NVIC_SetPriority+0xd4>)
 8002a1c:	1dfb      	adds	r3, r7, #7
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	b25b      	sxtb	r3, r3
 8002a22:	089b      	lsrs	r3, r3, #2
 8002a24:	33c0      	adds	r3, #192	@ 0xc0
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	589b      	ldr	r3, [r3, r2]
 8002a2a:	1dfa      	adds	r2, r7, #7
 8002a2c:	7812      	ldrb	r2, [r2, #0]
 8002a2e:	0011      	movs	r1, r2
 8002a30:	2203      	movs	r2, #3
 8002a32:	400a      	ands	r2, r1
 8002a34:	00d2      	lsls	r2, r2, #3
 8002a36:	21ff      	movs	r1, #255	@ 0xff
 8002a38:	4091      	lsls	r1, r2
 8002a3a:	000a      	movs	r2, r1
 8002a3c:	43d2      	mvns	r2, r2
 8002a3e:	401a      	ands	r2, r3
 8002a40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	019b      	lsls	r3, r3, #6
 8002a46:	22ff      	movs	r2, #255	@ 0xff
 8002a48:	401a      	ands	r2, r3
 8002a4a:	1dfb      	adds	r3, r7, #7
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	0018      	movs	r0, r3
 8002a50:	2303      	movs	r3, #3
 8002a52:	4003      	ands	r3, r0
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a58:	481f      	ldr	r0, [pc, #124]	@ (8002ad8 <__NVIC_SetPriority+0xd4>)
 8002a5a:	1dfb      	adds	r3, r7, #7
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	b25b      	sxtb	r3, r3
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	430a      	orrs	r2, r1
 8002a64:	33c0      	adds	r3, #192	@ 0xc0
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002a6a:	e031      	b.n	8002ad0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002adc <__NVIC_SetPriority+0xd8>)
 8002a6e:	1dfb      	adds	r3, r7, #7
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	0019      	movs	r1, r3
 8002a74:	230f      	movs	r3, #15
 8002a76:	400b      	ands	r3, r1
 8002a78:	3b08      	subs	r3, #8
 8002a7a:	089b      	lsrs	r3, r3, #2
 8002a7c:	3306      	adds	r3, #6
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	18d3      	adds	r3, r2, r3
 8002a82:	3304      	adds	r3, #4
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	1dfa      	adds	r2, r7, #7
 8002a88:	7812      	ldrb	r2, [r2, #0]
 8002a8a:	0011      	movs	r1, r2
 8002a8c:	2203      	movs	r2, #3
 8002a8e:	400a      	ands	r2, r1
 8002a90:	00d2      	lsls	r2, r2, #3
 8002a92:	21ff      	movs	r1, #255	@ 0xff
 8002a94:	4091      	lsls	r1, r2
 8002a96:	000a      	movs	r2, r1
 8002a98:	43d2      	mvns	r2, r2
 8002a9a:	401a      	ands	r2, r3
 8002a9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	019b      	lsls	r3, r3, #6
 8002aa2:	22ff      	movs	r2, #255	@ 0xff
 8002aa4:	401a      	ands	r2, r3
 8002aa6:	1dfb      	adds	r3, r7, #7
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	0018      	movs	r0, r3
 8002aac:	2303      	movs	r3, #3
 8002aae:	4003      	ands	r3, r0
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ab4:	4809      	ldr	r0, [pc, #36]	@ (8002adc <__NVIC_SetPriority+0xd8>)
 8002ab6:	1dfb      	adds	r3, r7, #7
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	001c      	movs	r4, r3
 8002abc:	230f      	movs	r3, #15
 8002abe:	4023      	ands	r3, r4
 8002ac0:	3b08      	subs	r3, #8
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	3306      	adds	r3, #6
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	18c3      	adds	r3, r0, r3
 8002acc:	3304      	adds	r3, #4
 8002ace:	601a      	str	r2, [r3, #0]
}
 8002ad0:	46c0      	nop			@ (mov r8, r8)
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	b003      	add	sp, #12
 8002ad6:	bd90      	pop	{r4, r7, pc}
 8002ad8:	e000e100 	.word	0xe000e100
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	1e5a      	subs	r2, r3, #1
 8002aec:	2380      	movs	r3, #128	@ 0x80
 8002aee:	045b      	lsls	r3, r3, #17
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d301      	bcc.n	8002af8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af4:	2301      	movs	r3, #1
 8002af6:	e010      	b.n	8002b1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002af8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <SysTick_Config+0x44>)
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	3a01      	subs	r2, #1
 8002afe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b00:	2301      	movs	r3, #1
 8002b02:	425b      	negs	r3, r3
 8002b04:	2103      	movs	r1, #3
 8002b06:	0018      	movs	r0, r3
 8002b08:	f7ff ff7c 	bl	8002a04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <SysTick_Config+0x44>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b12:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <SysTick_Config+0x44>)
 8002b14:	2207      	movs	r2, #7
 8002b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	b002      	add	sp, #8
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	46c0      	nop			@ (mov r8, r8)
 8002b24:	e000e010 	.word	0xe000e010

08002b28 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	210f      	movs	r1, #15
 8002b34:	187b      	adds	r3, r7, r1
 8002b36:	1c02      	adds	r2, r0, #0
 8002b38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	187b      	adds	r3, r7, r1
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b25b      	sxtb	r3, r3
 8002b42:	0011      	movs	r1, r2
 8002b44:	0018      	movs	r0, r3
 8002b46:	f7ff ff5d 	bl	8002a04 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002b4a:	46c0      	nop			@ (mov r8, r8)
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b004      	add	sp, #16
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f7ff ffbf 	bl	8002ae0 <SysTick_Config>
 8002b62:	0003      	movs	r3, r0
}
 8002b64:	0018      	movs	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b002      	add	sp, #8
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b7a:	e14f      	b.n	8002e1c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2101      	movs	r1, #1
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	4091      	lsls	r1, r2
 8002b86:	000a      	movs	r2, r1
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d100      	bne.n	8002b94 <HAL_GPIO_Init+0x28>
 8002b92:	e140      	b.n	8002e16 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2203      	movs	r2, #3
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d005      	beq.n	8002bac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d130      	bne.n	8002c0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	2203      	movs	r2, #3
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	0013      	movs	r3, r2
 8002bbc:	43da      	mvns	r2, r3
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	0013      	movs	r3, r2
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be2:	2201      	movs	r2, #1
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	409a      	lsls	r2, r3
 8002be8:	0013      	movs	r3, r2
 8002bea:	43da      	mvns	r2, r3
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	091b      	lsrs	r3, r3, #4
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	0013      	movs	r3, r2
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2203      	movs	r2, #3
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b03      	cmp	r3, #3
 8002c18:	d017      	beq.n	8002c4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	2203      	movs	r2, #3
 8002c26:	409a      	lsls	r2, r3
 8002c28:	0013      	movs	r3, r2
 8002c2a:	43da      	mvns	r2, r3
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	0013      	movs	r3, r2
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2203      	movs	r2, #3
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d123      	bne.n	8002c9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	0092      	lsls	r2, r2, #2
 8002c60:	58d3      	ldr	r3, [r2, r3]
 8002c62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	2207      	movs	r2, #7
 8002c68:	4013      	ands	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	220f      	movs	r2, #15
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	0013      	movs	r3, r2
 8002c72:	43da      	mvns	r2, r3
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	4013      	ands	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	691a      	ldr	r2, [r3, #16]
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2107      	movs	r1, #7
 8002c82:	400b      	ands	r3, r1
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	409a      	lsls	r2, r3
 8002c88:	0013      	movs	r3, r2
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	08da      	lsrs	r2, r3, #3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3208      	adds	r2, #8
 8002c98:	0092      	lsls	r2, r2, #2
 8002c9a:	6939      	ldr	r1, [r7, #16]
 8002c9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	2203      	movs	r2, #3
 8002caa:	409a      	lsls	r2, r3
 8002cac:	0013      	movs	r3, r2
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2203      	movs	r2, #3
 8002cbc:	401a      	ands	r2, r3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	0013      	movs	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	23c0      	movs	r3, #192	@ 0xc0
 8002cd8:	029b      	lsls	r3, r3, #10
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d100      	bne.n	8002ce0 <HAL_GPIO_Init+0x174>
 8002cde:	e09a      	b.n	8002e16 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce0:	4b54      	ldr	r3, [pc, #336]	@ (8002e34 <HAL_GPIO_Init+0x2c8>)
 8002ce2:	699a      	ldr	r2, [r3, #24]
 8002ce4:	4b53      	ldr	r3, [pc, #332]	@ (8002e34 <HAL_GPIO_Init+0x2c8>)
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	619a      	str	r2, [r3, #24]
 8002cec:	4b51      	ldr	r3, [pc, #324]	@ (8002e34 <HAL_GPIO_Init+0x2c8>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cf8:	4a4f      	ldr	r2, [pc, #316]	@ (8002e38 <HAL_GPIO_Init+0x2cc>)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	3302      	adds	r3, #2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	589b      	ldr	r3, [r3, r2]
 8002d04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2203      	movs	r2, #3
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	220f      	movs	r2, #15
 8002d10:	409a      	lsls	r2, r3
 8002d12:	0013      	movs	r3, r2
 8002d14:	43da      	mvns	r2, r3
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	2390      	movs	r3, #144	@ 0x90
 8002d20:	05db      	lsls	r3, r3, #23
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d013      	beq.n	8002d4e <HAL_GPIO_Init+0x1e2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a44      	ldr	r2, [pc, #272]	@ (8002e3c <HAL_GPIO_Init+0x2d0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00d      	beq.n	8002d4a <HAL_GPIO_Init+0x1de>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a43      	ldr	r2, [pc, #268]	@ (8002e40 <HAL_GPIO_Init+0x2d4>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d007      	beq.n	8002d46 <HAL_GPIO_Init+0x1da>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a42      	ldr	r2, [pc, #264]	@ (8002e44 <HAL_GPIO_Init+0x2d8>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_GPIO_Init+0x1d6>
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e006      	b.n	8002d50 <HAL_GPIO_Init+0x1e4>
 8002d42:	2305      	movs	r3, #5
 8002d44:	e004      	b.n	8002d50 <HAL_GPIO_Init+0x1e4>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e002      	b.n	8002d50 <HAL_GPIO_Init+0x1e4>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <HAL_GPIO_Init+0x1e4>
 8002d4e:	2300      	movs	r3, #0
 8002d50:	697a      	ldr	r2, [r7, #20]
 8002d52:	2103      	movs	r1, #3
 8002d54:	400a      	ands	r2, r1
 8002d56:	0092      	lsls	r2, r2, #2
 8002d58:	4093      	lsls	r3, r2
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d60:	4935      	ldr	r1, [pc, #212]	@ (8002e38 <HAL_GPIO_Init+0x2cc>)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	089b      	lsrs	r3, r3, #2
 8002d66:	3302      	adds	r3, #2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d6e:	4b36      	ldr	r3, [pc, #216]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	43da      	mvns	r2, r3
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	2380      	movs	r3, #128	@ 0x80
 8002d84:	035b      	lsls	r3, r3, #13
 8002d86:	4013      	ands	r3, r2
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d92:	4b2d      	ldr	r3, [pc, #180]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d98:	4b2b      	ldr	r3, [pc, #172]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	43da      	mvns	r2, r3
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4013      	ands	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	2380      	movs	r3, #128	@ 0x80
 8002dae:	039b      	lsls	r3, r3, #14
 8002db0:	4013      	ands	r3, r2
 8002db2:	d003      	beq.n	8002dbc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dbc:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002dc2:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	43da      	mvns	r2, r3
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685a      	ldr	r2, [r3, #4]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	029b      	lsls	r3, r3, #10
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d003      	beq.n	8002de6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002de6:	4b18      	ldr	r3, [pc, #96]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002dec:	4b16      	ldr	r3, [pc, #88]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	43da      	mvns	r2, r3
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	025b      	lsls	r3, r3, #9
 8002e04:	4013      	ands	r3, r2
 8002e06:	d003      	beq.n	8002e10 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e10:	4b0d      	ldr	r3, [pc, #52]	@ (8002e48 <HAL_GPIO_Init+0x2dc>)
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	40da      	lsrs	r2, r3
 8002e24:	1e13      	subs	r3, r2, #0
 8002e26:	d000      	beq.n	8002e2a <HAL_GPIO_Init+0x2be>
 8002e28:	e6a8      	b.n	8002b7c <HAL_GPIO_Init+0x10>
  } 
}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	46c0      	nop			@ (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b006      	add	sp, #24
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40010000 	.word	0x40010000
 8002e3c:	48000400 	.word	0x48000400
 8002e40:	48000800 	.word	0x48000800
 8002e44:	48000c00 	.word	0x48000c00
 8002e48:	40010400 	.word	0x40010400

08002e4c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002e5a:	e0b1      	b.n	8002fc0 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	409a      	lsls	r2, r3
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d100      	bne.n	8002e70 <HAL_GPIO_DeInit+0x24>
 8002e6e:	e0a4      	b.n	8002fba <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002e70:	4a59      	ldr	r2, [pc, #356]	@ (8002fd8 <HAL_GPIO_DeInit+0x18c>)
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	089b      	lsrs	r3, r3, #2
 8002e76:	3302      	adds	r3, #2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	589b      	ldr	r3, [r3, r2]
 8002e7c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2203      	movs	r2, #3
 8002e82:	4013      	ands	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	220f      	movs	r2, #15
 8002e88:	409a      	lsls	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	2390      	movs	r3, #144	@ 0x90
 8002e94:	05db      	lsls	r3, r3, #23
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d013      	beq.n	8002ec2 <HAL_GPIO_DeInit+0x76>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a4f      	ldr	r2, [pc, #316]	@ (8002fdc <HAL_GPIO_DeInit+0x190>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00d      	beq.n	8002ebe <HAL_GPIO_DeInit+0x72>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a4e      	ldr	r2, [pc, #312]	@ (8002fe0 <HAL_GPIO_DeInit+0x194>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d007      	beq.n	8002eba <HAL_GPIO_DeInit+0x6e>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a4d      	ldr	r2, [pc, #308]	@ (8002fe4 <HAL_GPIO_DeInit+0x198>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d101      	bne.n	8002eb6 <HAL_GPIO_DeInit+0x6a>
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e006      	b.n	8002ec4 <HAL_GPIO_DeInit+0x78>
 8002eb6:	2305      	movs	r3, #5
 8002eb8:	e004      	b.n	8002ec4 <HAL_GPIO_DeInit+0x78>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e002      	b.n	8002ec4 <HAL_GPIO_DeInit+0x78>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_GPIO_DeInit+0x78>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	2103      	movs	r1, #3
 8002ec8:	400a      	ands	r2, r1
 8002eca:	0092      	lsls	r2, r2, #2
 8002ecc:	4093      	lsls	r3, r2
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d132      	bne.n	8002f3a <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002ed4:	4b44      	ldr	r3, [pc, #272]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	43d9      	mvns	r1, r3
 8002edc:	4b42      	ldr	r3, [pc, #264]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002ede:	400a      	ands	r2, r1
 8002ee0:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002ee2:	4b41      	ldr	r3, [pc, #260]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	43d9      	mvns	r1, r3
 8002eea:	4b3f      	ldr	r3, [pc, #252]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002eec:	400a      	ands	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002ef0:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	43d9      	mvns	r1, r3
 8002ef8:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002efa:	400a      	ands	r2, r1
 8002efc:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002efe:	4b3a      	ldr	r3, [pc, #232]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	43d9      	mvns	r1, r3
 8002f06:	4b38      	ldr	r3, [pc, #224]	@ (8002fe8 <HAL_GPIO_DeInit+0x19c>)
 8002f08:	400a      	ands	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	2203      	movs	r2, #3
 8002f10:	4013      	ands	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	220f      	movs	r2, #15
 8002f16:	409a      	lsls	r2, r3
 8002f18:	0013      	movs	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002f1c:	4a2e      	ldr	r2, [pc, #184]	@ (8002fd8 <HAL_GPIO_DeInit+0x18c>)
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	089b      	lsrs	r3, r3, #2
 8002f22:	3302      	adds	r3, #2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	589a      	ldr	r2, [r3, r2]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	43d9      	mvns	r1, r3
 8002f2c:	482a      	ldr	r0, [pc, #168]	@ (8002fd8 <HAL_GPIO_DeInit+0x18c>)
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	089b      	lsrs	r3, r3, #2
 8002f32:	400a      	ands	r2, r1
 8002f34:	3302      	adds	r3, #2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	0052      	lsls	r2, r2, #1
 8002f42:	2103      	movs	r1, #3
 8002f44:	4091      	lsls	r1, r2
 8002f46:	000a      	movs	r2, r1
 8002f48:	43d2      	mvns	r2, r2
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	08da      	lsrs	r2, r3, #3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3208      	adds	r2, #8
 8002f58:	0092      	lsls	r2, r2, #2
 8002f5a:	58d3      	ldr	r3, [r2, r3]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	2107      	movs	r1, #7
 8002f60:	400a      	ands	r2, r1
 8002f62:	0092      	lsls	r2, r2, #2
 8002f64:	210f      	movs	r1, #15
 8002f66:	4091      	lsls	r1, r2
 8002f68:	000a      	movs	r2, r1
 8002f6a:	43d1      	mvns	r1, r2
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	08d2      	lsrs	r2, r2, #3
 8002f70:	4019      	ands	r1, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3208      	adds	r2, #8
 8002f76:	0092      	lsls	r2, r2, #2
 8002f78:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	0052      	lsls	r2, r2, #1
 8002f82:	2103      	movs	r1, #3
 8002f84:	4091      	lsls	r1, r2
 8002f86:	000a      	movs	r2, r1
 8002f88:	43d2      	mvns	r2, r2
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2101      	movs	r1, #1
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4091      	lsls	r1, r2
 8002f9a:	000a      	movs	r2, r1
 8002f9c:	43d2      	mvns	r2, r2
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	0052      	lsls	r2, r2, #1
 8002fac:	2103      	movs	r1, #3
 8002fae:	4091      	lsls	r1, r2
 8002fb0:	000a      	movs	r2, r1
 8002fb2:	43d2      	mvns	r2, r2
 8002fb4:	401a      	ands	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	609a      	str	r2, [r3, #8]

    }

    position++;
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	40da      	lsrs	r2, r3
 8002fc6:	1e13      	subs	r3, r2, #0
 8002fc8:	d000      	beq.n	8002fcc <HAL_GPIO_DeInit+0x180>
 8002fca:	e747      	b.n	8002e5c <HAL_GPIO_DeInit+0x10>
  }
}
 8002fcc:	46c0      	nop			@ (mov r8, r8)
 8002fce:	46c0      	nop			@ (mov r8, r8)
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	b006      	add	sp, #24
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	40010000 	.word	0x40010000
 8002fdc:	48000400 	.word	0x48000400
 8002fe0:	48000800 	.word	0x48000800
 8002fe4:	48000c00 	.word	0x48000c00
 8002fe8:	40010400 	.word	0x40010400

08002fec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	000a      	movs	r2, r1
 8002ff6:	1cbb      	adds	r3, r7, #2
 8002ff8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	1cba      	adds	r2, r7, #2
 8003000:	8812      	ldrh	r2, [r2, #0]
 8003002:	4013      	ands	r3, r2
 8003004:	d004      	beq.n	8003010 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003006:	230f      	movs	r3, #15
 8003008:	18fb      	adds	r3, r7, r3
 800300a:	2201      	movs	r2, #1
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	e003      	b.n	8003018 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003010:	230f      	movs	r3, #15
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	2200      	movs	r2, #0
 8003016:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003018:	230f      	movs	r3, #15
 800301a:	18fb      	adds	r3, r7, r3
 800301c:	781b      	ldrb	r3, [r3, #0]
  }
 800301e:	0018      	movs	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	b004      	add	sp, #16
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
 800302e:	0008      	movs	r0, r1
 8003030:	0011      	movs	r1, r2
 8003032:	1cbb      	adds	r3, r7, #2
 8003034:	1c02      	adds	r2, r0, #0
 8003036:	801a      	strh	r2, [r3, #0]
 8003038:	1c7b      	adds	r3, r7, #1
 800303a:	1c0a      	adds	r2, r1, #0
 800303c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800303e:	1c7b      	adds	r3, r7, #1
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003046:	1cbb      	adds	r3, r7, #2
 8003048:	881a      	ldrh	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800304e:	e003      	b.n	8003058 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003050:	1cbb      	adds	r3, r7, #2
 8003052:	881a      	ldrh	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003058:	46c0      	nop			@ (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	000a      	movs	r2, r1
 800306a:	1cbb      	adds	r3, r7, #2
 800306c:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003074:	1cbb      	adds	r3, r7, #2
 8003076:	881b      	ldrh	r3, [r3, #0]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4013      	ands	r3, r2
 800307c:	041a      	lsls	r2, r3, #16
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	43db      	mvns	r3, r3
 8003082:	1cb9      	adds	r1, r7, #2
 8003084:	8809      	ldrh	r1, [r1, #0]
 8003086:	400b      	ands	r3, r1
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	619a      	str	r2, [r3, #24]
}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e08f      	b.n	80031ca <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2241      	movs	r2, #65	@ 0x41
 80030ae:	5c9b      	ldrb	r3, [r3, r2]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d107      	bne.n	80030c6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2240      	movs	r2, #64	@ 0x40
 80030ba:	2100      	movs	r1, #0
 80030bc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7fe f963 	bl	800138c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2241      	movs	r2, #65	@ 0x41
 80030ca:	2124      	movs	r1, #36	@ 0x24
 80030cc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2101      	movs	r1, #1
 80030da:	438a      	bics	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	493b      	ldr	r1, [pc, #236]	@ (80031d4 <HAL_I2C_Init+0x13c>)
 80030e8:	400a      	ands	r2, r1
 80030ea:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4938      	ldr	r1, [pc, #224]	@ (80031d8 <HAL_I2C_Init+0x140>)
 80030f8:	400a      	ands	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d108      	bne.n	8003116 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2180      	movs	r1, #128	@ 0x80
 800310e:	0209      	lsls	r1, r1, #8
 8003110:	430a      	orrs	r2, r1
 8003112:	609a      	str	r2, [r3, #8]
 8003114:	e007      	b.n	8003126 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2184      	movs	r1, #132	@ 0x84
 8003120:	0209      	lsls	r1, r1, #8
 8003122:	430a      	orrs	r2, r1
 8003124:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d109      	bne.n	8003142 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2180      	movs	r1, #128	@ 0x80
 800313a:	0109      	lsls	r1, r1, #4
 800313c:	430a      	orrs	r2, r1
 800313e:	605a      	str	r2, [r3, #4]
 8003140:	e007      	b.n	8003152 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4923      	ldr	r1, [pc, #140]	@ (80031dc <HAL_I2C_Init+0x144>)
 800314e:	400a      	ands	r2, r1
 8003150:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4920      	ldr	r1, [pc, #128]	@ (80031e0 <HAL_I2C_Init+0x148>)
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68da      	ldr	r2, [r3, #12]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	491a      	ldr	r1, [pc, #104]	@ (80031d8 <HAL_I2C_Init+0x140>)
 800316e:	400a      	ands	r2, r1
 8003170:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691a      	ldr	r2, [r3, #16]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	431a      	orrs	r2, r3
 800317c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69d9      	ldr	r1, [r3, #28]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a1a      	ldr	r2, [r3, #32]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2101      	movs	r1, #1
 80031a8:	430a      	orrs	r2, r1
 80031aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2241      	movs	r2, #65	@ 0x41
 80031b6:	2120      	movs	r1, #32
 80031b8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2242      	movs	r2, #66	@ 0x42
 80031c4:	2100      	movs	r1, #0
 80031c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	0018      	movs	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b002      	add	sp, #8
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	f0ffffff 	.word	0xf0ffffff
 80031d8:	ffff7fff 	.word	0xffff7fff
 80031dc:	fffff7ff 	.word	0xfffff7ff
 80031e0:	02008000 	.word	0x02008000

080031e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e4:	b590      	push	{r4, r7, lr}
 80031e6:	b089      	sub	sp, #36	@ 0x24
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	000c      	movs	r4, r1
 80031ee:	0010      	movs	r0, r2
 80031f0:	0019      	movs	r1, r3
 80031f2:	230a      	movs	r3, #10
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	1c22      	adds	r2, r4, #0
 80031f8:	801a      	strh	r2, [r3, #0]
 80031fa:	2308      	movs	r3, #8
 80031fc:	18fb      	adds	r3, r7, r3
 80031fe:	1c02      	adds	r2, r0, #0
 8003200:	801a      	strh	r2, [r3, #0]
 8003202:	1dbb      	adds	r3, r7, #6
 8003204:	1c0a      	adds	r2, r1, #0
 8003206:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2241      	movs	r2, #65	@ 0x41
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b20      	cmp	r3, #32
 8003212:	d000      	beq.n	8003216 <HAL_I2C_Mem_Write+0x32>
 8003214:	e10c      	b.n	8003430 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003218:	2b00      	cmp	r3, #0
 800321a:	d004      	beq.n	8003226 <HAL_I2C_Mem_Write+0x42>
 800321c:	232c      	movs	r3, #44	@ 0x2c
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d105      	bne.n	8003232 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2280      	movs	r2, #128	@ 0x80
 800322a:	0092      	lsls	r2, r2, #2
 800322c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e0ff      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2240      	movs	r2, #64	@ 0x40
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_I2C_Mem_Write+0x5c>
 800323c:	2302      	movs	r3, #2
 800323e:	e0f8      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2240      	movs	r2, #64	@ 0x40
 8003244:	2101      	movs	r1, #1
 8003246:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003248:	f7ff f978 	bl	800253c <HAL_GetTick>
 800324c:	0003      	movs	r3, r0
 800324e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003250:	2380      	movs	r3, #128	@ 0x80
 8003252:	0219      	lsls	r1, r3, #8
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	2319      	movs	r3, #25
 800325c:	2201      	movs	r2, #1
 800325e:	f000 fb0b 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 8003262:	1e03      	subs	r3, r0, #0
 8003264:	d001      	beq.n	800326a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e0e3      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2241      	movs	r2, #65	@ 0x41
 800326e:	2121      	movs	r1, #33	@ 0x21
 8003270:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2242      	movs	r2, #66	@ 0x42
 8003276:	2140      	movs	r1, #64	@ 0x40
 8003278:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003284:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	222c      	movs	r2, #44	@ 0x2c
 800328a:	18ba      	adds	r2, r7, r2
 800328c:	8812      	ldrh	r2, [r2, #0]
 800328e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003296:	1dbb      	adds	r3, r7, #6
 8003298:	881c      	ldrh	r4, [r3, #0]
 800329a:	2308      	movs	r3, #8
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	881a      	ldrh	r2, [r3, #0]
 80032a0:	230a      	movs	r3, #10
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	8819      	ldrh	r1, [r3, #0]
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	9301      	str	r3, [sp, #4]
 80032ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	0023      	movs	r3, r4
 80032b2:	f000 f9f9 	bl	80036a8 <I2C_RequestMemoryWrite>
 80032b6:	1e03      	subs	r3, r0, #0
 80032b8:	d005      	beq.n	80032c6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2240      	movs	r2, #64	@ 0x40
 80032be:	2100      	movs	r1, #0
 80032c0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e0b5      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2bff      	cmp	r3, #255	@ 0xff
 80032ce:	d911      	bls.n	80032f4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	22ff      	movs	r2, #255	@ 0xff
 80032d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	2380      	movs	r3, #128	@ 0x80
 80032de:	045c      	lsls	r4, r3, #17
 80032e0:	230a      	movs	r3, #10
 80032e2:	18fb      	adds	r3, r7, r3
 80032e4:	8819      	ldrh	r1, [r3, #0]
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	2300      	movs	r3, #0
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	0023      	movs	r3, r4
 80032ee:	f000 fc9d 	bl	8003c2c <I2C_TransferConfig>
 80032f2:	e012      	b.n	800331a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003302:	b2da      	uxtb	r2, r3
 8003304:	2380      	movs	r3, #128	@ 0x80
 8003306:	049c      	lsls	r4, r3, #18
 8003308:	230a      	movs	r3, #10
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	8819      	ldrh	r1, [r3, #0]
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	2300      	movs	r3, #0
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	0023      	movs	r3, r4
 8003316:	f000 fc89 	bl	8003c2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	0018      	movs	r0, r3
 8003322:	f000 fb01 	bl	8003928 <I2C_WaitOnTXISFlagUntilTimeout>
 8003326:	1e03      	subs	r3, r0, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e081      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003332:	781a      	ldrb	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d03a      	beq.n	80033de <HAL_I2C_Mem_Write+0x1fa>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336c:	2b00      	cmp	r3, #0
 800336e:	d136      	bne.n	80033de <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	0013      	movs	r3, r2
 800337a:	2200      	movs	r2, #0
 800337c:	2180      	movs	r1, #128	@ 0x80
 800337e:	f000 fa7b 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 8003382:	1e03      	subs	r3, r0, #0
 8003384:	d001      	beq.n	800338a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e053      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	2bff      	cmp	r3, #255	@ 0xff
 8003392:	d911      	bls.n	80033b8 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	22ff      	movs	r2, #255	@ 0xff
 8003398:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	b2da      	uxtb	r2, r3
 80033a0:	2380      	movs	r3, #128	@ 0x80
 80033a2:	045c      	lsls	r4, r3, #17
 80033a4:	230a      	movs	r3, #10
 80033a6:	18fb      	adds	r3, r7, r3
 80033a8:	8819      	ldrh	r1, [r3, #0]
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	2300      	movs	r3, #0
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	0023      	movs	r3, r4
 80033b2:	f000 fc3b 	bl	8003c2c <I2C_TransferConfig>
 80033b6:	e012      	b.n	80033de <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	049c      	lsls	r4, r3, #18
 80033cc:	230a      	movs	r3, #10
 80033ce:	18fb      	adds	r3, r7, r3
 80033d0:	8819      	ldrh	r1, [r3, #0]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	2300      	movs	r3, #0
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	0023      	movs	r3, r4
 80033da:	f000 fc27 	bl	8003c2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d198      	bne.n	800331a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	0018      	movs	r0, r3
 80033f0:	f000 fae0 	bl	80039b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033f4:	1e03      	subs	r3, r0, #0
 80033f6:	d001      	beq.n	80033fc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e01a      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2220      	movs	r2, #32
 8003402:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	490b      	ldr	r1, [pc, #44]	@ (800343c <HAL_I2C_Mem_Write+0x258>)
 8003410:	400a      	ands	r2, r1
 8003412:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2241      	movs	r2, #65	@ 0x41
 8003418:	2120      	movs	r1, #32
 800341a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2242      	movs	r2, #66	@ 0x42
 8003420:	2100      	movs	r1, #0
 8003422:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2240      	movs	r2, #64	@ 0x40
 8003428:	2100      	movs	r1, #0
 800342a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	e000      	b.n	8003432 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003430:	2302      	movs	r3, #2
  }
}
 8003432:	0018      	movs	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	b007      	add	sp, #28
 8003438:	bd90      	pop	{r4, r7, pc}
 800343a:	46c0      	nop			@ (mov r8, r8)
 800343c:	fe00e800 	.word	0xfe00e800

08003440 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003440:	b590      	push	{r4, r7, lr}
 8003442:	b089      	sub	sp, #36	@ 0x24
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	000c      	movs	r4, r1
 800344a:	0010      	movs	r0, r2
 800344c:	0019      	movs	r1, r3
 800344e:	230a      	movs	r3, #10
 8003450:	18fb      	adds	r3, r7, r3
 8003452:	1c22      	adds	r2, r4, #0
 8003454:	801a      	strh	r2, [r3, #0]
 8003456:	2308      	movs	r3, #8
 8003458:	18fb      	adds	r3, r7, r3
 800345a:	1c02      	adds	r2, r0, #0
 800345c:	801a      	strh	r2, [r3, #0]
 800345e:	1dbb      	adds	r3, r7, #6
 8003460:	1c0a      	adds	r2, r1, #0
 8003462:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2241      	movs	r2, #65	@ 0x41
 8003468:	5c9b      	ldrb	r3, [r3, r2]
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b20      	cmp	r3, #32
 800346e:	d000      	beq.n	8003472 <HAL_I2C_Mem_Read+0x32>
 8003470:	e110      	b.n	8003694 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8003472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_I2C_Mem_Read+0x42>
 8003478:	232c      	movs	r3, #44	@ 0x2c
 800347a:	18fb      	adds	r3, r7, r3
 800347c:	881b      	ldrh	r3, [r3, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d105      	bne.n	800348e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2280      	movs	r2, #128	@ 0x80
 8003486:	0092      	lsls	r2, r2, #2
 8003488:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e103      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2240      	movs	r2, #64	@ 0x40
 8003492:	5c9b      	ldrb	r3, [r3, r2]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <HAL_I2C_Mem_Read+0x5c>
 8003498:	2302      	movs	r3, #2
 800349a:	e0fc      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2240      	movs	r2, #64	@ 0x40
 80034a0:	2101      	movs	r1, #1
 80034a2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034a4:	f7ff f84a 	bl	800253c <HAL_GetTick>
 80034a8:	0003      	movs	r3, r0
 80034aa:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034ac:	2380      	movs	r3, #128	@ 0x80
 80034ae:	0219      	lsls	r1, r3, #8
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	2319      	movs	r3, #25
 80034b8:	2201      	movs	r2, #1
 80034ba:	f000 f9dd 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 80034be:	1e03      	subs	r3, r0, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e0e7      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2241      	movs	r2, #65	@ 0x41
 80034ca:	2122      	movs	r1, #34	@ 0x22
 80034cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2242      	movs	r2, #66	@ 0x42
 80034d2:	2140      	movs	r1, #64	@ 0x40
 80034d4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	222c      	movs	r2, #44	@ 0x2c
 80034e6:	18ba      	adds	r2, r7, r2
 80034e8:	8812      	ldrh	r2, [r2, #0]
 80034ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034f2:	1dbb      	adds	r3, r7, #6
 80034f4:	881c      	ldrh	r4, [r3, #0]
 80034f6:	2308      	movs	r3, #8
 80034f8:	18fb      	adds	r3, r7, r3
 80034fa:	881a      	ldrh	r2, [r3, #0]
 80034fc:	230a      	movs	r3, #10
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	8819      	ldrh	r1, [r3, #0]
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	0023      	movs	r3, r4
 800350e:	f000 f92f 	bl	8003770 <I2C_RequestMemoryRead>
 8003512:	1e03      	subs	r3, r0, #0
 8003514:	d005      	beq.n	8003522 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2240      	movs	r2, #64	@ 0x40
 800351a:	2100      	movs	r1, #0
 800351c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e0b9      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003526:	b29b      	uxth	r3, r3
 8003528:	2bff      	cmp	r3, #255	@ 0xff
 800352a:	d911      	bls.n	8003550 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003536:	b2da      	uxtb	r2, r3
 8003538:	2380      	movs	r3, #128	@ 0x80
 800353a:	045c      	lsls	r4, r3, #17
 800353c:	230a      	movs	r3, #10
 800353e:	18fb      	adds	r3, r7, r3
 8003540:	8819      	ldrh	r1, [r3, #0]
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	4b56      	ldr	r3, [pc, #344]	@ (80036a0 <HAL_I2C_Mem_Read+0x260>)
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	0023      	movs	r3, r4
 800354a:	f000 fb6f 	bl	8003c2c <I2C_TransferConfig>
 800354e:	e012      	b.n	8003576 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355e:	b2da      	uxtb	r2, r3
 8003560:	2380      	movs	r3, #128	@ 0x80
 8003562:	049c      	lsls	r4, r3, #18
 8003564:	230a      	movs	r3, #10
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	8819      	ldrh	r1, [r3, #0]
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	4b4c      	ldr	r3, [pc, #304]	@ (80036a0 <HAL_I2C_Mem_Read+0x260>)
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	0023      	movs	r3, r4
 8003572:	f000 fb5b 	bl	8003c2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	9300      	str	r3, [sp, #0]
 800357e:	0013      	movs	r3, r2
 8003580:	2200      	movs	r2, #0
 8003582:	2104      	movs	r1, #4
 8003584:	f000 f978 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 8003588:	1e03      	subs	r3, r0, #0
 800358a:	d001      	beq.n	8003590 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e082      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d03a      	beq.n	8003642 <HAL_I2C_Mem_Read+0x202>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d136      	bne.n	8003642 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	0013      	movs	r3, r2
 80035de:	2200      	movs	r2, #0
 80035e0:	2180      	movs	r1, #128	@ 0x80
 80035e2:	f000 f949 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 80035e6:	1e03      	subs	r3, r0, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e053      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2bff      	cmp	r3, #255	@ 0xff
 80035f6:	d911      	bls.n	800361c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003602:	b2da      	uxtb	r2, r3
 8003604:	2380      	movs	r3, #128	@ 0x80
 8003606:	045c      	lsls	r4, r3, #17
 8003608:	230a      	movs	r3, #10
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	8819      	ldrh	r1, [r3, #0]
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	2300      	movs	r3, #0
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	0023      	movs	r3, r4
 8003616:	f000 fb09 	bl	8003c2c <I2C_TransferConfig>
 800361a:	e012      	b.n	8003642 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362a:	b2da      	uxtb	r2, r3
 800362c:	2380      	movs	r3, #128	@ 0x80
 800362e:	049c      	lsls	r4, r3, #18
 8003630:	230a      	movs	r3, #10
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	8819      	ldrh	r1, [r3, #0]
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	2300      	movs	r3, #0
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	0023      	movs	r3, r4
 800363e:	f000 faf5 	bl	8003c2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003646:	b29b      	uxth	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d194      	bne.n	8003576 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364c:	697a      	ldr	r2, [r7, #20]
 800364e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	0018      	movs	r0, r3
 8003654:	f000 f9ae 	bl	80039b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003658:	1e03      	subs	r3, r0, #0
 800365a:	d001      	beq.n	8003660 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e01a      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2220      	movs	r2, #32
 8003666:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	490c      	ldr	r1, [pc, #48]	@ (80036a4 <HAL_I2C_Mem_Read+0x264>)
 8003674:	400a      	ands	r2, r1
 8003676:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2241      	movs	r2, #65	@ 0x41
 800367c:	2120      	movs	r1, #32
 800367e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2242      	movs	r2, #66	@ 0x42
 8003684:	2100      	movs	r1, #0
 8003686:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2240      	movs	r2, #64	@ 0x40
 800368c:	2100      	movs	r1, #0
 800368e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003690:	2300      	movs	r3, #0
 8003692:	e000      	b.n	8003696 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003694:	2302      	movs	r3, #2
  }
}
 8003696:	0018      	movs	r0, r3
 8003698:	46bd      	mov	sp, r7
 800369a:	b007      	add	sp, #28
 800369c:	bd90      	pop	{r4, r7, pc}
 800369e:	46c0      	nop			@ (mov r8, r8)
 80036a0:	80002400 	.word	0x80002400
 80036a4:	fe00e800 	.word	0xfe00e800

080036a8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80036a8:	b5b0      	push	{r4, r5, r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	000c      	movs	r4, r1
 80036b2:	0010      	movs	r0, r2
 80036b4:	0019      	movs	r1, r3
 80036b6:	250a      	movs	r5, #10
 80036b8:	197b      	adds	r3, r7, r5
 80036ba:	1c22      	adds	r2, r4, #0
 80036bc:	801a      	strh	r2, [r3, #0]
 80036be:	2308      	movs	r3, #8
 80036c0:	18fb      	adds	r3, r7, r3
 80036c2:	1c02      	adds	r2, r0, #0
 80036c4:	801a      	strh	r2, [r3, #0]
 80036c6:	1dbb      	adds	r3, r7, #6
 80036c8:	1c0a      	adds	r2, r1, #0
 80036ca:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80036cc:	1dbb      	adds	r3, r7, #6
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	2380      	movs	r3, #128	@ 0x80
 80036d4:	045c      	lsls	r4, r3, #17
 80036d6:	197b      	adds	r3, r7, r5
 80036d8:	8819      	ldrh	r1, [r3, #0]
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	4b23      	ldr	r3, [pc, #140]	@ (800376c <I2C_RequestMemoryWrite+0xc4>)
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	0023      	movs	r3, r4
 80036e2:	f000 faa3 	bl	8003c2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036e8:	6a39      	ldr	r1, [r7, #32]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f000 f91b 	bl	8003928 <I2C_WaitOnTXISFlagUntilTimeout>
 80036f2:	1e03      	subs	r3, r0, #0
 80036f4:	d001      	beq.n	80036fa <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e033      	b.n	8003762 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036fa:	1dbb      	adds	r3, r7, #6
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d107      	bne.n	8003712 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003702:	2308      	movs	r3, #8
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	b2da      	uxtb	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003710:	e019      	b.n	8003746 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003712:	2308      	movs	r3, #8
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	0a1b      	lsrs	r3, r3, #8
 800371a:	b29b      	uxth	r3, r3
 800371c:	b2da      	uxtb	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003724:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003726:	6a39      	ldr	r1, [r7, #32]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	0018      	movs	r0, r3
 800372c:	f000 f8fc 	bl	8003928 <I2C_WaitOnTXISFlagUntilTimeout>
 8003730:	1e03      	subs	r3, r0, #0
 8003732:	d001      	beq.n	8003738 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e014      	b.n	8003762 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003738:	2308      	movs	r3, #8
 800373a:	18fb      	adds	r3, r7, r3
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	b2da      	uxtb	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003746:	6a3a      	ldr	r2, [r7, #32]
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	0013      	movs	r3, r2
 8003750:	2200      	movs	r2, #0
 8003752:	2180      	movs	r1, #128	@ 0x80
 8003754:	f000 f890 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 8003758:	1e03      	subs	r3, r0, #0
 800375a:	d001      	beq.n	8003760 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e000      	b.n	8003762 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	0018      	movs	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	b004      	add	sp, #16
 8003768:	bdb0      	pop	{r4, r5, r7, pc}
 800376a:	46c0      	nop			@ (mov r8, r8)
 800376c:	80002000 	.word	0x80002000

08003770 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003770:	b5b0      	push	{r4, r5, r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af02      	add	r7, sp, #8
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	000c      	movs	r4, r1
 800377a:	0010      	movs	r0, r2
 800377c:	0019      	movs	r1, r3
 800377e:	250a      	movs	r5, #10
 8003780:	197b      	adds	r3, r7, r5
 8003782:	1c22      	adds	r2, r4, #0
 8003784:	801a      	strh	r2, [r3, #0]
 8003786:	2308      	movs	r3, #8
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	1c02      	adds	r2, r0, #0
 800378c:	801a      	strh	r2, [r3, #0]
 800378e:	1dbb      	adds	r3, r7, #6
 8003790:	1c0a      	adds	r2, r1, #0
 8003792:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003794:	1dbb      	adds	r3, r7, #6
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	b2da      	uxtb	r2, r3
 800379a:	197b      	adds	r3, r7, r5
 800379c:	8819      	ldrh	r1, [r3, #0]
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	4b23      	ldr	r3, [pc, #140]	@ (8003830 <I2C_RequestMemoryRead+0xc0>)
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	2300      	movs	r3, #0
 80037a6:	f000 fa41 	bl	8003c2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ac:	6a39      	ldr	r1, [r7, #32]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f000 f8b9 	bl	8003928 <I2C_WaitOnTXISFlagUntilTimeout>
 80037b6:	1e03      	subs	r3, r0, #0
 80037b8:	d001      	beq.n	80037be <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e033      	b.n	8003826 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037be:	1dbb      	adds	r3, r7, #6
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d107      	bne.n	80037d6 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037c6:	2308      	movs	r3, #8
 80037c8:	18fb      	adds	r3, r7, r3
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80037d4:	e019      	b.n	800380a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80037d6:	2308      	movs	r3, #8
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	b29b      	uxth	r3, r3
 80037e0:	b2da      	uxtb	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ea:	6a39      	ldr	r1, [r7, #32]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	0018      	movs	r0, r3
 80037f0:	f000 f89a 	bl	8003928 <I2C_WaitOnTXISFlagUntilTimeout>
 80037f4:	1e03      	subs	r3, r0, #0
 80037f6:	d001      	beq.n	80037fc <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e014      	b.n	8003826 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037fc:	2308      	movs	r3, #8
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	b2da      	uxtb	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800380a:	6a3a      	ldr	r2, [r7, #32]
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	0013      	movs	r3, r2
 8003814:	2200      	movs	r2, #0
 8003816:	2140      	movs	r1, #64	@ 0x40
 8003818:	f000 f82e 	bl	8003878 <I2C_WaitOnFlagUntilTimeout>
 800381c:	1e03      	subs	r3, r0, #0
 800381e:	d001      	beq.n	8003824 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e000      	b.n	8003826 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	0018      	movs	r0, r3
 8003828:	46bd      	mov	sp, r7
 800382a:	b004      	add	sp, #16
 800382c:	bdb0      	pop	{r4, r5, r7, pc}
 800382e:	46c0      	nop			@ (mov r8, r8)
 8003830:	80002000 	.word	0x80002000

08003834 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	2202      	movs	r2, #2
 8003844:	4013      	ands	r3, r2
 8003846:	2b02      	cmp	r3, #2
 8003848:	d103      	bne.n	8003852 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2200      	movs	r2, #0
 8003850:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	2201      	movs	r2, #1
 800385a:	4013      	ands	r3, r2
 800385c:	2b01      	cmp	r3, #1
 800385e:	d007      	beq.n	8003870 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	699a      	ldr	r2, [r3, #24]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2101      	movs	r1, #1
 800386c:	430a      	orrs	r2, r1
 800386e:	619a      	str	r2, [r3, #24]
  }
}
 8003870:	46c0      	nop			@ (mov r8, r8)
 8003872:	46bd      	mov	sp, r7
 8003874:	b002      	add	sp, #8
 8003876:	bd80      	pop	{r7, pc}

08003878 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	603b      	str	r3, [r7, #0]
 8003884:	1dfb      	adds	r3, r7, #7
 8003886:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003888:	e03a      	b.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	6839      	ldr	r1, [r7, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	0018      	movs	r0, r3
 8003892:	f000 f8d3 	bl	8003a3c <I2C_IsErrorOccurred>
 8003896:	1e03      	subs	r3, r0, #0
 8003898:	d001      	beq.n	800389e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e040      	b.n	8003920 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	3301      	adds	r3, #1
 80038a2:	d02d      	beq.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a4:	f7fe fe4a 	bl	800253c <HAL_GetTick>
 80038a8:	0002      	movs	r2, r0
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d302      	bcc.n	80038ba <I2C_WaitOnFlagUntilTimeout+0x42>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d122      	bne.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	4013      	ands	r3, r2
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	425a      	negs	r2, r3
 80038ca:	4153      	adcs	r3, r2
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	001a      	movs	r2, r3
 80038d0:	1dfb      	adds	r3, r7, #7
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d113      	bne.n	8003900 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038dc:	2220      	movs	r2, #32
 80038de:	431a      	orrs	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2241      	movs	r2, #65	@ 0x41
 80038e8:	2120      	movs	r1, #32
 80038ea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2242      	movs	r2, #66	@ 0x42
 80038f0:	2100      	movs	r1, #0
 80038f2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2240      	movs	r2, #64	@ 0x40
 80038f8:	2100      	movs	r1, #0
 80038fa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e00f      	b.n	8003920 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	4013      	ands	r3, r2
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	425a      	negs	r2, r3
 8003910:	4153      	adcs	r3, r2
 8003912:	b2db      	uxtb	r3, r3
 8003914:	001a      	movs	r2, r3
 8003916:	1dfb      	adds	r3, r7, #7
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d0b5      	beq.n	800388a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	0018      	movs	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	b004      	add	sp, #16
 8003926:	bd80      	pop	{r7, pc}

08003928 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003934:	e032      	b.n	800399c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	0018      	movs	r0, r3
 800393e:	f000 f87d 	bl	8003a3c <I2C_IsErrorOccurred>
 8003942:	1e03      	subs	r3, r0, #0
 8003944:	d001      	beq.n	800394a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e030      	b.n	80039ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	3301      	adds	r3, #1
 800394e:	d025      	beq.n	800399c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003950:	f7fe fdf4 	bl	800253c <HAL_GetTick>
 8003954:	0002      	movs	r2, r0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	429a      	cmp	r2, r3
 800395e:	d302      	bcc.n	8003966 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d11a      	bne.n	800399c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	2202      	movs	r2, #2
 800396e:	4013      	ands	r3, r2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d013      	beq.n	800399c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003978:	2220      	movs	r2, #32
 800397a:	431a      	orrs	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2241      	movs	r2, #65	@ 0x41
 8003984:	2120      	movs	r1, #32
 8003986:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2242      	movs	r2, #66	@ 0x42
 800398c:	2100      	movs	r1, #0
 800398e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2240      	movs	r2, #64	@ 0x40
 8003994:	2100      	movs	r1, #0
 8003996:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e007      	b.n	80039ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	2202      	movs	r2, #2
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d1c5      	bne.n	8003936 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	0018      	movs	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b004      	add	sp, #16
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c0:	e02f      	b.n	8003a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	0018      	movs	r0, r3
 80039ca:	f000 f837 	bl	8003a3c <I2C_IsErrorOccurred>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d001      	beq.n	80039d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e02d      	b.n	8003a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d6:	f7fe fdb1 	bl	800253c <HAL_GetTick>
 80039da:	0002      	movs	r2, r0
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d302      	bcc.n	80039ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d11a      	bne.n	8003a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	2220      	movs	r2, #32
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b20      	cmp	r3, #32
 80039f8:	d013      	beq.n	8003a22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	2220      	movs	r2, #32
 8003a00:	431a      	orrs	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2241      	movs	r2, #65	@ 0x41
 8003a0a:	2120      	movs	r1, #32
 8003a0c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2242      	movs	r2, #66	@ 0x42
 8003a12:	2100      	movs	r1, #0
 8003a14:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2240      	movs	r2, #64	@ 0x40
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e007      	b.n	8003a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	2b20      	cmp	r3, #32
 8003a2e:	d1c8      	bne.n	80039c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	0018      	movs	r0, r3
 8003a34:	46bd      	mov	sp, r7
 8003a36:	b004      	add	sp, #16
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08a      	sub	sp, #40	@ 0x28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a48:	2327      	movs	r3, #39	@ 0x27
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2210      	movs	r2, #16
 8003a64:	4013      	ands	r3, r2
 8003a66:	d100      	bne.n	8003a6a <I2C_IsErrorOccurred+0x2e>
 8003a68:	e079      	b.n	8003b5e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2210      	movs	r2, #16
 8003a70:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a72:	e057      	b.n	8003b24 <I2C_IsErrorOccurred+0xe8>
 8003a74:	2227      	movs	r2, #39	@ 0x27
 8003a76:	18bb      	adds	r3, r7, r2
 8003a78:	18ba      	adds	r2, r7, r2
 8003a7a:	7812      	ldrb	r2, [r2, #0]
 8003a7c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3301      	adds	r3, #1
 8003a82:	d04f      	beq.n	8003b24 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a84:	f7fe fd5a 	bl	800253c <HAL_GetTick>
 8003a88:	0002      	movs	r2, r0
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d302      	bcc.n	8003a9a <I2C_IsErrorOccurred+0x5e>
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d144      	bne.n	8003b24 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	2380      	movs	r3, #128	@ 0x80
 8003aa2:	01db      	lsls	r3, r3, #7
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003aa8:	2013      	movs	r0, #19
 8003aaa:	183b      	adds	r3, r7, r0
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	2142      	movs	r1, #66	@ 0x42
 8003ab0:	5c52      	ldrb	r2, [r2, r1]
 8003ab2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699a      	ldr	r2, [r3, #24]
 8003aba:	2380      	movs	r3, #128	@ 0x80
 8003abc:	021b      	lsls	r3, r3, #8
 8003abe:	401a      	ands	r2, r3
 8003ac0:	2380      	movs	r3, #128	@ 0x80
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d126      	bne.n	8003b16 <I2C_IsErrorOccurred+0xda>
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	2380      	movs	r3, #128	@ 0x80
 8003acc:	01db      	lsls	r3, r3, #7
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d021      	beq.n	8003b16 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003ad2:	183b      	adds	r3, r7, r0
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b20      	cmp	r3, #32
 8003ad8:	d01d      	beq.n	8003b16 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2180      	movs	r1, #128	@ 0x80
 8003ae6:	01c9      	lsls	r1, r1, #7
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003aec:	f7fe fd26 	bl	800253c <HAL_GetTick>
 8003af0:	0003      	movs	r3, r0
 8003af2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003af4:	e00f      	b.n	8003b16 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003af6:	f7fe fd21 	bl	800253c <HAL_GetTick>
 8003afa:	0002      	movs	r2, r0
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b19      	cmp	r3, #25
 8003b02:	d908      	bls.n	8003b16 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	2220      	movs	r2, #32
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b0c:	2327      	movs	r3, #39	@ 0x27
 8003b0e:	18fb      	adds	r3, r7, r3
 8003b10:	2201      	movs	r2, #1
 8003b12:	701a      	strb	r2, [r3, #0]

              break;
 8003b14:	e006      	b.n	8003b24 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b20      	cmp	r3, #32
 8003b22:	d1e8      	bne.n	8003af6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	d004      	beq.n	8003b3c <I2C_IsErrorOccurred+0x100>
 8003b32:	2327      	movs	r3, #39	@ 0x27
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d09b      	beq.n	8003a74 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b3c:	2327      	movs	r3, #39	@ 0x27
 8003b3e:	18fb      	adds	r3, r7, r3
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d103      	bne.n	8003b4e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	2204      	movs	r2, #4
 8003b52:	4313      	orrs	r3, r2
 8003b54:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b56:	2327      	movs	r3, #39	@ 0x27
 8003b58:	18fb      	adds	r3, r7, r3
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	2380      	movs	r3, #128	@ 0x80
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d00c      	beq.n	8003b8a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b70:	6a3b      	ldr	r3, [r7, #32]
 8003b72:	2201      	movs	r2, #1
 8003b74:	4313      	orrs	r3, r2
 8003b76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2280      	movs	r2, #128	@ 0x80
 8003b7e:	0052      	lsls	r2, r2, #1
 8003b80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b82:	2327      	movs	r3, #39	@ 0x27
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	2380      	movs	r3, #128	@ 0x80
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	4013      	ands	r3, r2
 8003b92:	d00c      	beq.n	8003bae <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	2208      	movs	r2, #8
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2280      	movs	r2, #128	@ 0x80
 8003ba2:	00d2      	lsls	r2, r2, #3
 8003ba4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ba6:	2327      	movs	r3, #39	@ 0x27
 8003ba8:	18fb      	adds	r3, r7, r3
 8003baa:	2201      	movs	r2, #1
 8003bac:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	2380      	movs	r3, #128	@ 0x80
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	d00c      	beq.n	8003bd2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2280      	movs	r2, #128	@ 0x80
 8003bc6:	0092      	lsls	r2, r2, #2
 8003bc8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bca:	2327      	movs	r3, #39	@ 0x27
 8003bcc:	18fb      	adds	r3, r7, r3
 8003bce:	2201      	movs	r2, #1
 8003bd0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003bd2:	2327      	movs	r3, #39	@ 0x27
 8003bd4:	18fb      	adds	r3, r7, r3
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d01d      	beq.n	8003c18 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	0018      	movs	r0, r3
 8003be0:	f7ff fe28 	bl	8003834 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	490e      	ldr	r1, [pc, #56]	@ (8003c28 <I2C_IsErrorOccurred+0x1ec>)
 8003bf0:	400a      	ands	r2, r1
 8003bf2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	431a      	orrs	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2241      	movs	r2, #65	@ 0x41
 8003c04:	2120      	movs	r1, #32
 8003c06:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2242      	movs	r2, #66	@ 0x42
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2240      	movs	r2, #64	@ 0x40
 8003c14:	2100      	movs	r1, #0
 8003c16:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003c18:	2327      	movs	r3, #39	@ 0x27
 8003c1a:	18fb      	adds	r3, r7, r3
 8003c1c:	781b      	ldrb	r3, [r3, #0]
}
 8003c1e:	0018      	movs	r0, r3
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b00a      	add	sp, #40	@ 0x28
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	fe00e800 	.word	0xfe00e800

08003c2c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	0008      	movs	r0, r1
 8003c36:	0011      	movs	r1, r2
 8003c38:	607b      	str	r3, [r7, #4]
 8003c3a:	240a      	movs	r4, #10
 8003c3c:	193b      	adds	r3, r7, r4
 8003c3e:	1c02      	adds	r2, r0, #0
 8003c40:	801a      	strh	r2, [r3, #0]
 8003c42:	2009      	movs	r0, #9
 8003c44:	183b      	adds	r3, r7, r0
 8003c46:	1c0a      	adds	r2, r1, #0
 8003c48:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c4a:	193b      	adds	r3, r7, r4
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	059b      	lsls	r3, r3, #22
 8003c50:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c52:	183b      	adds	r3, r7, r0
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	0419      	lsls	r1, r3, #16
 8003c58:	23ff      	movs	r3, #255	@ 0xff
 8003c5a:	041b      	lsls	r3, r3, #16
 8003c5c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c5e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c66:	4313      	orrs	r3, r2
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	085b      	lsrs	r3, r3, #1
 8003c6c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c76:	0d51      	lsrs	r1, r2, #21
 8003c78:	2280      	movs	r2, #128	@ 0x80
 8003c7a:	00d2      	lsls	r2, r2, #3
 8003c7c:	400a      	ands	r2, r1
 8003c7e:	4907      	ldr	r1, [pc, #28]	@ (8003c9c <I2C_TransferConfig+0x70>)
 8003c80:	430a      	orrs	r2, r1
 8003c82:	43d2      	mvns	r2, r2
 8003c84:	401a      	ands	r2, r3
 8003c86:	0011      	movs	r1, r2
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c92:	46c0      	nop			@ (mov r8, r8)
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b007      	add	sp, #28
 8003c98:	bd90      	pop	{r4, r7, pc}
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	03ff63ff 	.word	0x03ff63ff

08003ca0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2241      	movs	r2, #65	@ 0x41
 8003cae:	5c9b      	ldrb	r3, [r3, r2]
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b20      	cmp	r3, #32
 8003cb4:	d138      	bne.n	8003d28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2240      	movs	r2, #64	@ 0x40
 8003cba:	5c9b      	ldrb	r3, [r3, r2]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e032      	b.n	8003d2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2240      	movs	r2, #64	@ 0x40
 8003cc8:	2101      	movs	r1, #1
 8003cca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2241      	movs	r2, #65	@ 0x41
 8003cd0:	2124      	movs	r1, #36	@ 0x24
 8003cd2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2101      	movs	r1, #1
 8003ce0:	438a      	bics	r2, r1
 8003ce2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4911      	ldr	r1, [pc, #68]	@ (8003d34 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003cf0:	400a      	ands	r2, r1
 8003cf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6819      	ldr	r1, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2101      	movs	r1, #1
 8003d10:	430a      	orrs	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2241      	movs	r2, #65	@ 0x41
 8003d18:	2120      	movs	r1, #32
 8003d1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2240      	movs	r2, #64	@ 0x40
 8003d20:	2100      	movs	r1, #0
 8003d22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d24:	2300      	movs	r3, #0
 8003d26:	e000      	b.n	8003d2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d28:	2302      	movs	r3, #2
  }
}
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	b002      	add	sp, #8
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	46c0      	nop			@ (mov r8, r8)
 8003d34:	ffffefff 	.word	0xffffefff

08003d38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2241      	movs	r2, #65	@ 0x41
 8003d46:	5c9b      	ldrb	r3, [r3, r2]
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b20      	cmp	r3, #32
 8003d4c:	d139      	bne.n	8003dc2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2240      	movs	r2, #64	@ 0x40
 8003d52:	5c9b      	ldrb	r3, [r3, r2]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d101      	bne.n	8003d5c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	e033      	b.n	8003dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2240      	movs	r2, #64	@ 0x40
 8003d60:	2101      	movs	r1, #1
 8003d62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2241      	movs	r2, #65	@ 0x41
 8003d68:	2124      	movs	r1, #36	@ 0x24
 8003d6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2101      	movs	r1, #1
 8003d78:	438a      	bics	r2, r1
 8003d7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4a11      	ldr	r2, [pc, #68]	@ (8003dcc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	021b      	lsls	r3, r3, #8
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2101      	movs	r1, #1
 8003daa:	430a      	orrs	r2, r1
 8003dac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2241      	movs	r2, #65	@ 0x41
 8003db2:	2120      	movs	r1, #32
 8003db4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2240      	movs	r2, #64	@ 0x40
 8003dba:	2100      	movs	r1, #0
 8003dbc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003dc2:	2302      	movs	r3, #2
  }
}
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b004      	add	sp, #16
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	fffff0ff 	.word	0xfffff0ff

08003dd0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	000a      	movs	r2, r1
 8003dda:	1cfb      	adds	r3, r7, #3
 8003ddc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
 8003dde:	2300      	movs	r3, #0
 8003de0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003de2:	4b13      	ldr	r3, [pc, #76]	@ (8003e30 <HAL_PWR_EnterSTOPMode+0x60>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2203      	movs	r2, #3
 8003dec:	4393      	bics	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003df8:	4b0d      	ldr	r3, [pc, #52]	@ (8003e30 <HAL_PWR_EnterSTOPMode+0x60>)
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003e34 <HAL_PWR_EnterSTOPMode+0x64>)
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	4b0c      	ldr	r3, [pc, #48]	@ (8003e34 <HAL_PWR_EnterSTOPMode+0x64>)
 8003e04:	2104      	movs	r1, #4
 8003e06:	430a      	orrs	r2, r1
 8003e08:	611a      	str	r2, [r3, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003e0a:	1cfb      	adds	r3, r7, #3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_PWR_EnterSTOPMode+0x46>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003e12:	bf30      	wfi
 8003e14:	e002      	b.n	8003e1c <HAL_PWR_EnterSTOPMode+0x4c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003e16:	bf40      	sev
    __WFE();
 8003e18:	bf20      	wfe
    __WFE();
 8003e1a:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8003e1c:	4b05      	ldr	r3, [pc, #20]	@ (8003e34 <HAL_PWR_EnterSTOPMode+0x64>)
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	4b04      	ldr	r3, [pc, #16]	@ (8003e34 <HAL_PWR_EnterSTOPMode+0x64>)
 8003e22:	2104      	movs	r1, #4
 8003e24:	438a      	bics	r2, r1
 8003e26:	611a      	str	r2, [r3, #16]
}
 8003e28:	46c0      	nop			@ (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b004      	add	sp, #16
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40007000 	.word	0x40007000
 8003e34:	e000ed00 	.word	0xe000ed00

08003e38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e301      	b.n	800444e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	4013      	ands	r3, r2
 8003e52:	d100      	bne.n	8003e56 <HAL_RCC_OscConfig+0x1e>
 8003e54:	e08d      	b.n	8003f72 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003e56:	4bc3      	ldr	r3, [pc, #780]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	220c      	movs	r2, #12
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d00e      	beq.n	8003e80 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003e62:	4bc0      	ldr	r3, [pc, #768]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	220c      	movs	r2, #12
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d116      	bne.n	8003e9c <HAL_RCC_OscConfig+0x64>
 8003e6e:	4bbd      	ldr	r3, [pc, #756]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	2380      	movs	r3, #128	@ 0x80
 8003e74:	025b      	lsls	r3, r3, #9
 8003e76:	401a      	ands	r2, r3
 8003e78:	2380      	movs	r3, #128	@ 0x80
 8003e7a:	025b      	lsls	r3, r3, #9
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d10d      	bne.n	8003e9c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e80:	4bb8      	ldr	r3, [pc, #736]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	2380      	movs	r3, #128	@ 0x80
 8003e86:	029b      	lsls	r3, r3, #10
 8003e88:	4013      	ands	r3, r2
 8003e8a:	d100      	bne.n	8003e8e <HAL_RCC_OscConfig+0x56>
 8003e8c:	e070      	b.n	8003f70 <HAL_RCC_OscConfig+0x138>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d000      	beq.n	8003e98 <HAL_RCC_OscConfig+0x60>
 8003e96:	e06b      	b.n	8003f70 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e2d8      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d107      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x7c>
 8003ea4:	4baf      	ldr	r3, [pc, #700]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	4bae      	ldr	r3, [pc, #696]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003eaa:	2180      	movs	r1, #128	@ 0x80
 8003eac:	0249      	lsls	r1, r1, #9
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	e02f      	b.n	8003f14 <HAL_RCC_OscConfig+0xdc>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10c      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x9e>
 8003ebc:	4ba9      	ldr	r3, [pc, #676]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	4ba8      	ldr	r3, [pc, #672]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ec2:	49a9      	ldr	r1, [pc, #676]	@ (8004168 <HAL_RCC_OscConfig+0x330>)
 8003ec4:	400a      	ands	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	4ba6      	ldr	r3, [pc, #664]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4ba5      	ldr	r3, [pc, #660]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ece:	49a7      	ldr	r1, [pc, #668]	@ (800416c <HAL_RCC_OscConfig+0x334>)
 8003ed0:	400a      	ands	r2, r1
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e01e      	b.n	8003f14 <HAL_RCC_OscConfig+0xdc>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b05      	cmp	r3, #5
 8003edc:	d10e      	bne.n	8003efc <HAL_RCC_OscConfig+0xc4>
 8003ede:	4ba1      	ldr	r3, [pc, #644]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	4ba0      	ldr	r3, [pc, #640]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ee4:	2180      	movs	r1, #128	@ 0x80
 8003ee6:	02c9      	lsls	r1, r1, #11
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	4b9d      	ldr	r3, [pc, #628]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4b9c      	ldr	r3, [pc, #624]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003ef2:	2180      	movs	r1, #128	@ 0x80
 8003ef4:	0249      	lsls	r1, r1, #9
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	e00b      	b.n	8003f14 <HAL_RCC_OscConfig+0xdc>
 8003efc:	4b99      	ldr	r3, [pc, #612]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4b98      	ldr	r3, [pc, #608]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f02:	4999      	ldr	r1, [pc, #612]	@ (8004168 <HAL_RCC_OscConfig+0x330>)
 8003f04:	400a      	ands	r2, r1
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	4b96      	ldr	r3, [pc, #600]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b95      	ldr	r3, [pc, #596]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f0e:	4997      	ldr	r1, [pc, #604]	@ (800416c <HAL_RCC_OscConfig+0x334>)
 8003f10:	400a      	ands	r2, r1
 8003f12:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d014      	beq.n	8003f46 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7fe fb0e 	bl	800253c <HAL_GetTick>
 8003f20:	0003      	movs	r3, r0
 8003f22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f26:	f7fe fb09 	bl	800253c <HAL_GetTick>
 8003f2a:	0002      	movs	r2, r0
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b64      	cmp	r3, #100	@ 0x64
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e28a      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f38:	4b8a      	ldr	r3, [pc, #552]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	2380      	movs	r3, #128	@ 0x80
 8003f3e:	029b      	lsls	r3, r3, #10
 8003f40:	4013      	ands	r3, r2
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0xee>
 8003f44:	e015      	b.n	8003f72 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f46:	f7fe faf9 	bl	800253c <HAL_GetTick>
 8003f4a:	0003      	movs	r3, r0
 8003f4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f50:	f7fe faf4 	bl	800253c <HAL_GetTick>
 8003f54:	0002      	movs	r2, r0
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b64      	cmp	r3, #100	@ 0x64
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e275      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f62:	4b80      	ldr	r3, [pc, #512]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	2380      	movs	r3, #128	@ 0x80
 8003f68:	029b      	lsls	r3, r3, #10
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	d1f0      	bne.n	8003f50 <HAL_RCC_OscConfig+0x118>
 8003f6e:	e000      	b.n	8003f72 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f70:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2202      	movs	r2, #2
 8003f78:	4013      	ands	r3, r2
 8003f7a:	d100      	bne.n	8003f7e <HAL_RCC_OscConfig+0x146>
 8003f7c:	e069      	b.n	8004052 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003f7e:	4b79      	ldr	r3, [pc, #484]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	220c      	movs	r2, #12
 8003f84:	4013      	ands	r3, r2
 8003f86:	d00b      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003f88:	4b76      	ldr	r3, [pc, #472]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	220c      	movs	r2, #12
 8003f8e:	4013      	ands	r3, r2
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d11c      	bne.n	8003fce <HAL_RCC_OscConfig+0x196>
 8003f94:	4b73      	ldr	r3, [pc, #460]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	2380      	movs	r3, #128	@ 0x80
 8003f9a:	025b      	lsls	r3, r3, #9
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	d116      	bne.n	8003fce <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fa0:	4b70      	ldr	r3, [pc, #448]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	d005      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x17e>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d001      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e24b      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fb6:	4b6b      	ldr	r3, [pc, #428]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	22f8      	movs	r2, #248	@ 0xf8
 8003fbc:	4393      	bics	r3, r2
 8003fbe:	0019      	movs	r1, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	00da      	lsls	r2, r3, #3
 8003fc6:	4b67      	ldr	r3, [pc, #412]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fcc:	e041      	b.n	8004052 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d024      	beq.n	8004020 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fd6:	4b63      	ldr	r3, [pc, #396]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	4b62      	ldr	r3, [pc, #392]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8003fdc:	2101      	movs	r1, #1
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe2:	f7fe faab 	bl	800253c <HAL_GetTick>
 8003fe6:	0003      	movs	r3, r0
 8003fe8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fec:	f7fe faa6 	bl	800253c <HAL_GetTick>
 8003ff0:	0002      	movs	r2, r0
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e227      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ffe:	4b59      	ldr	r3, [pc, #356]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2202      	movs	r2, #2
 8004004:	4013      	ands	r3, r2
 8004006:	d0f1      	beq.n	8003fec <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004008:	4b56      	ldr	r3, [pc, #344]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	22f8      	movs	r2, #248	@ 0xf8
 800400e:	4393      	bics	r3, r2
 8004010:	0019      	movs	r1, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	00da      	lsls	r2, r3, #3
 8004018:	4b52      	ldr	r3, [pc, #328]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800401a:	430a      	orrs	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	e018      	b.n	8004052 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004020:	4b50      	ldr	r3, [pc, #320]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	4b4f      	ldr	r3, [pc, #316]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8004026:	2101      	movs	r1, #1
 8004028:	438a      	bics	r2, r1
 800402a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fe fa86 	bl	800253c <HAL_GetTick>
 8004030:	0003      	movs	r3, r0
 8004032:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004036:	f7fe fa81 	bl	800253c <HAL_GetTick>
 800403a:	0002      	movs	r2, r0
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e202      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004048:	4b46      	ldr	r3, [pc, #280]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2202      	movs	r2, #2
 800404e:	4013      	ands	r3, r2
 8004050:	d1f1      	bne.n	8004036 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2208      	movs	r2, #8
 8004058:	4013      	ands	r3, r2
 800405a:	d036      	beq.n	80040ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d019      	beq.n	8004098 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004064:	4b3f      	ldr	r3, [pc, #252]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8004066:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004068:	4b3e      	ldr	r3, [pc, #248]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800406a:	2101      	movs	r1, #1
 800406c:	430a      	orrs	r2, r1
 800406e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004070:	f7fe fa64 	bl	800253c <HAL_GetTick>
 8004074:	0003      	movs	r3, r0
 8004076:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004078:	e008      	b.n	800408c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800407a:	f7fe fa5f 	bl	800253c <HAL_GetTick>
 800407e:	0002      	movs	r2, r0
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e1e0      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800408c:	4b35      	ldr	r3, [pc, #212]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	2202      	movs	r2, #2
 8004092:	4013      	ands	r3, r2
 8004094:	d0f1      	beq.n	800407a <HAL_RCC_OscConfig+0x242>
 8004096:	e018      	b.n	80040ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004098:	4b32      	ldr	r3, [pc, #200]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800409a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800409c:	4b31      	ldr	r3, [pc, #196]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800409e:	2101      	movs	r1, #1
 80040a0:	438a      	bics	r2, r1
 80040a2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040a4:	f7fe fa4a 	bl	800253c <HAL_GetTick>
 80040a8:	0003      	movs	r3, r0
 80040aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040ae:	f7fe fa45 	bl	800253c <HAL_GetTick>
 80040b2:	0002      	movs	r2, r0
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1c6      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040c0:	4b28      	ldr	r3, [pc, #160]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	2202      	movs	r2, #2
 80040c6:	4013      	ands	r3, r2
 80040c8:	d1f1      	bne.n	80040ae <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2204      	movs	r2, #4
 80040d0:	4013      	ands	r3, r2
 80040d2:	d100      	bne.n	80040d6 <HAL_RCC_OscConfig+0x29e>
 80040d4:	e0b4      	b.n	8004240 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040d6:	201f      	movs	r0, #31
 80040d8:	183b      	adds	r3, r7, r0
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040de:	4b21      	ldr	r3, [pc, #132]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 80040e0:	69da      	ldr	r2, [r3, #28]
 80040e2:	2380      	movs	r3, #128	@ 0x80
 80040e4:	055b      	lsls	r3, r3, #21
 80040e6:	4013      	ands	r3, r2
 80040e8:	d110      	bne.n	800410c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 80040ec:	69da      	ldr	r2, [r3, #28]
 80040ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 80040f0:	2180      	movs	r1, #128	@ 0x80
 80040f2:	0549      	lsls	r1, r1, #21
 80040f4:	430a      	orrs	r2, r1
 80040f6:	61da      	str	r2, [r3, #28]
 80040f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 80040fa:	69da      	ldr	r2, [r3, #28]
 80040fc:	2380      	movs	r3, #128	@ 0x80
 80040fe:	055b      	lsls	r3, r3, #21
 8004100:	4013      	ands	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004106:	183b      	adds	r3, r7, r0
 8004108:	2201      	movs	r2, #1
 800410a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	4b18      	ldr	r3, [pc, #96]	@ (8004170 <HAL_RCC_OscConfig+0x338>)
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	2380      	movs	r3, #128	@ 0x80
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	4013      	ands	r3, r2
 8004116:	d11a      	bne.n	800414e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004118:	4b15      	ldr	r3, [pc, #84]	@ (8004170 <HAL_RCC_OscConfig+0x338>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4b14      	ldr	r3, [pc, #80]	@ (8004170 <HAL_RCC_OscConfig+0x338>)
 800411e:	2180      	movs	r1, #128	@ 0x80
 8004120:	0049      	lsls	r1, r1, #1
 8004122:	430a      	orrs	r2, r1
 8004124:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004126:	f7fe fa09 	bl	800253c <HAL_GetTick>
 800412a:	0003      	movs	r3, r0
 800412c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004130:	f7fe fa04 	bl	800253c <HAL_GetTick>
 8004134:	0002      	movs	r2, r0
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	@ 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e185      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004142:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCC_OscConfig+0x338>)
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4013      	ands	r3, r2
 800414c:	d0f0      	beq.n	8004130 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d10e      	bne.n	8004174 <HAL_RCC_OscConfig+0x33c>
 8004156:	4b03      	ldr	r3, [pc, #12]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 8004158:	6a1a      	ldr	r2, [r3, #32]
 800415a:	4b02      	ldr	r3, [pc, #8]	@ (8004164 <HAL_RCC_OscConfig+0x32c>)
 800415c:	2101      	movs	r1, #1
 800415e:	430a      	orrs	r2, r1
 8004160:	621a      	str	r2, [r3, #32]
 8004162:	e035      	b.n	80041d0 <HAL_RCC_OscConfig+0x398>
 8004164:	40021000 	.word	0x40021000
 8004168:	fffeffff 	.word	0xfffeffff
 800416c:	fffbffff 	.word	0xfffbffff
 8004170:	40007000 	.word	0x40007000
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10c      	bne.n	8004196 <HAL_RCC_OscConfig+0x35e>
 800417c:	4bb6      	ldr	r3, [pc, #728]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800417e:	6a1a      	ldr	r2, [r3, #32]
 8004180:	4bb5      	ldr	r3, [pc, #724]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004182:	2101      	movs	r1, #1
 8004184:	438a      	bics	r2, r1
 8004186:	621a      	str	r2, [r3, #32]
 8004188:	4bb3      	ldr	r3, [pc, #716]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800418a:	6a1a      	ldr	r2, [r3, #32]
 800418c:	4bb2      	ldr	r3, [pc, #712]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800418e:	2104      	movs	r1, #4
 8004190:	438a      	bics	r2, r1
 8004192:	621a      	str	r2, [r3, #32]
 8004194:	e01c      	b.n	80041d0 <HAL_RCC_OscConfig+0x398>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	2b05      	cmp	r3, #5
 800419c:	d10c      	bne.n	80041b8 <HAL_RCC_OscConfig+0x380>
 800419e:	4bae      	ldr	r3, [pc, #696]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041a0:	6a1a      	ldr	r2, [r3, #32]
 80041a2:	4bad      	ldr	r3, [pc, #692]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041a4:	2104      	movs	r1, #4
 80041a6:	430a      	orrs	r2, r1
 80041a8:	621a      	str	r2, [r3, #32]
 80041aa:	4bab      	ldr	r3, [pc, #684]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041ac:	6a1a      	ldr	r2, [r3, #32]
 80041ae:	4baa      	ldr	r3, [pc, #680]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041b0:	2101      	movs	r1, #1
 80041b2:	430a      	orrs	r2, r1
 80041b4:	621a      	str	r2, [r3, #32]
 80041b6:	e00b      	b.n	80041d0 <HAL_RCC_OscConfig+0x398>
 80041b8:	4ba7      	ldr	r3, [pc, #668]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041ba:	6a1a      	ldr	r2, [r3, #32]
 80041bc:	4ba6      	ldr	r3, [pc, #664]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041be:	2101      	movs	r1, #1
 80041c0:	438a      	bics	r2, r1
 80041c2:	621a      	str	r2, [r3, #32]
 80041c4:	4ba4      	ldr	r3, [pc, #656]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041c6:	6a1a      	ldr	r2, [r3, #32]
 80041c8:	4ba3      	ldr	r3, [pc, #652]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041ca:	2104      	movs	r1, #4
 80041cc:	438a      	bics	r2, r1
 80041ce:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d014      	beq.n	8004202 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d8:	f7fe f9b0 	bl	800253c <HAL_GetTick>
 80041dc:	0003      	movs	r3, r0
 80041de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e0:	e009      	b.n	80041f6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e2:	f7fe f9ab 	bl	800253c <HAL_GetTick>
 80041e6:	0002      	movs	r2, r0
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	4a9b      	ldr	r2, [pc, #620]	@ (800445c <HAL_RCC_OscConfig+0x624>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e12b      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f6:	4b98      	ldr	r3, [pc, #608]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	2202      	movs	r2, #2
 80041fc:	4013      	ands	r3, r2
 80041fe:	d0f0      	beq.n	80041e2 <HAL_RCC_OscConfig+0x3aa>
 8004200:	e013      	b.n	800422a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004202:	f7fe f99b 	bl	800253c <HAL_GetTick>
 8004206:	0003      	movs	r3, r0
 8004208:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800420a:	e009      	b.n	8004220 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800420c:	f7fe f996 	bl	800253c <HAL_GetTick>
 8004210:	0002      	movs	r2, r0
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	4a91      	ldr	r2, [pc, #580]	@ (800445c <HAL_RCC_OscConfig+0x624>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e116      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004220:	4b8d      	ldr	r3, [pc, #564]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	2202      	movs	r2, #2
 8004226:	4013      	ands	r3, r2
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800422a:	231f      	movs	r3, #31
 800422c:	18fb      	adds	r3, r7, r3
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d105      	bne.n	8004240 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004234:	4b88      	ldr	r3, [pc, #544]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	4b87      	ldr	r3, [pc, #540]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800423a:	4989      	ldr	r1, [pc, #548]	@ (8004460 <HAL_RCC_OscConfig+0x628>)
 800423c:	400a      	ands	r2, r1
 800423e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2210      	movs	r2, #16
 8004246:	4013      	ands	r3, r2
 8004248:	d063      	beq.n	8004312 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d12a      	bne.n	80042a8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004252:	4b81      	ldr	r3, [pc, #516]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004256:	4b80      	ldr	r3, [pc, #512]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004258:	2104      	movs	r1, #4
 800425a:	430a      	orrs	r2, r1
 800425c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800425e:	4b7e      	ldr	r3, [pc, #504]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004262:	4b7d      	ldr	r3, [pc, #500]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004264:	2101      	movs	r1, #1
 8004266:	430a      	orrs	r2, r1
 8004268:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800426a:	f7fe f967 	bl	800253c <HAL_GetTick>
 800426e:	0003      	movs	r3, r0
 8004270:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004274:	f7fe f962 	bl	800253c <HAL_GetTick>
 8004278:	0002      	movs	r2, r0
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e0e3      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004286:	4b74      	ldr	r3, [pc, #464]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428a:	2202      	movs	r2, #2
 800428c:	4013      	ands	r3, r2
 800428e:	d0f1      	beq.n	8004274 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004290:	4b71      	ldr	r3, [pc, #452]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004294:	22f8      	movs	r2, #248	@ 0xf8
 8004296:	4393      	bics	r3, r2
 8004298:	0019      	movs	r1, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	00da      	lsls	r2, r3, #3
 80042a0:	4b6d      	ldr	r3, [pc, #436]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042a2:	430a      	orrs	r2, r1
 80042a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80042a6:	e034      	b.n	8004312 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	3305      	adds	r3, #5
 80042ae:	d111      	bne.n	80042d4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80042b0:	4b69      	ldr	r3, [pc, #420]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042b4:	4b68      	ldr	r3, [pc, #416]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042b6:	2104      	movs	r1, #4
 80042b8:	438a      	bics	r2, r1
 80042ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80042bc:	4b66      	ldr	r3, [pc, #408]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c0:	22f8      	movs	r2, #248	@ 0xf8
 80042c2:	4393      	bics	r3, r2
 80042c4:	0019      	movs	r1, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	00da      	lsls	r2, r3, #3
 80042cc:	4b62      	ldr	r3, [pc, #392]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042ce:	430a      	orrs	r2, r1
 80042d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80042d2:	e01e      	b.n	8004312 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80042d4:	4b60      	ldr	r3, [pc, #384]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042da:	2104      	movs	r1, #4
 80042dc:	430a      	orrs	r2, r1
 80042de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80042e0:	4b5d      	ldr	r3, [pc, #372]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042e4:	4b5c      	ldr	r3, [pc, #368]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80042e6:	2101      	movs	r1, #1
 80042e8:	438a      	bics	r2, r1
 80042ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ec:	f7fe f926 	bl	800253c <HAL_GetTick>
 80042f0:	0003      	movs	r3, r0
 80042f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80042f4:	e008      	b.n	8004308 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80042f6:	f7fe f921 	bl	800253c <HAL_GetTick>
 80042fa:	0002      	movs	r2, r0
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e0a2      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004308:	4b53      	ldr	r3, [pc, #332]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800430a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800430c:	2202      	movs	r2, #2
 800430e:	4013      	ands	r3, r2
 8004310:	d1f1      	bne.n	80042f6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d100      	bne.n	800431c <HAL_RCC_OscConfig+0x4e4>
 800431a:	e097      	b.n	800444c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800431c:	4b4e      	ldr	r3, [pc, #312]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	220c      	movs	r2, #12
 8004322:	4013      	ands	r3, r2
 8004324:	2b08      	cmp	r3, #8
 8004326:	d100      	bne.n	800432a <HAL_RCC_OscConfig+0x4f2>
 8004328:	e06b      	b.n	8004402 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	2b02      	cmp	r3, #2
 8004330:	d14c      	bne.n	80043cc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004332:	4b49      	ldr	r3, [pc, #292]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	4b48      	ldr	r3, [pc, #288]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004338:	494a      	ldr	r1, [pc, #296]	@ (8004464 <HAL_RCC_OscConfig+0x62c>)
 800433a:	400a      	ands	r2, r1
 800433c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433e:	f7fe f8fd 	bl	800253c <HAL_GetTick>
 8004342:	0003      	movs	r3, r0
 8004344:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004348:	f7fe f8f8 	bl	800253c <HAL_GetTick>
 800434c:	0002      	movs	r2, r0
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e079      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435a:	4b3f      	ldr	r3, [pc, #252]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	2380      	movs	r3, #128	@ 0x80
 8004360:	049b      	lsls	r3, r3, #18
 8004362:	4013      	ands	r3, r2
 8004364:	d1f0      	bne.n	8004348 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004366:	4b3c      	ldr	r3, [pc, #240]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436a:	220f      	movs	r2, #15
 800436c:	4393      	bics	r3, r2
 800436e:	0019      	movs	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004374:	4b38      	ldr	r3, [pc, #224]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004376:	430a      	orrs	r2, r1
 8004378:	62da      	str	r2, [r3, #44]	@ 0x2c
 800437a:	4b37      	ldr	r3, [pc, #220]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	4a3a      	ldr	r2, [pc, #232]	@ (8004468 <HAL_RCC_OscConfig+0x630>)
 8004380:	4013      	ands	r3, r2
 8004382:	0019      	movs	r1, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438c:	431a      	orrs	r2, r3
 800438e:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004390:	430a      	orrs	r2, r1
 8004392:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004394:	4b30      	ldr	r3, [pc, #192]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	4b2f      	ldr	r3, [pc, #188]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 800439a:	2180      	movs	r1, #128	@ 0x80
 800439c:	0449      	lsls	r1, r1, #17
 800439e:	430a      	orrs	r2, r1
 80043a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a2:	f7fe f8cb 	bl	800253c <HAL_GetTick>
 80043a6:	0003      	movs	r3, r0
 80043a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043ac:	f7fe f8c6 	bl	800253c <HAL_GetTick>
 80043b0:	0002      	movs	r2, r0
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e047      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043be:	4b26      	ldr	r3, [pc, #152]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	049b      	lsls	r3, r3, #18
 80043c6:	4013      	ands	r3, r2
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x574>
 80043ca:	e03f      	b.n	800444c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043cc:	4b22      	ldr	r3, [pc, #136]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	4b21      	ldr	r3, [pc, #132]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80043d2:	4924      	ldr	r1, [pc, #144]	@ (8004464 <HAL_RCC_OscConfig+0x62c>)
 80043d4:	400a      	ands	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe f8b0 	bl	800253c <HAL_GetTick>
 80043dc:	0003      	movs	r3, r0
 80043de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e0:	e008      	b.n	80043f4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e2:	f7fe f8ab 	bl	800253c <HAL_GetTick>
 80043e6:	0002      	movs	r2, r0
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e02c      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f4:	4b18      	ldr	r3, [pc, #96]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	2380      	movs	r3, #128	@ 0x80
 80043fa:	049b      	lsls	r3, r3, #18
 80043fc:	4013      	ands	r3, r2
 80043fe:	d1f0      	bne.n	80043e2 <HAL_RCC_OscConfig+0x5aa>
 8004400:	e024      	b.n	800444c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d101      	bne.n	800440e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e01f      	b.n	800444e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800440e:	4b12      	ldr	r3, [pc, #72]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004414:	4b10      	ldr	r3, [pc, #64]	@ (8004458 <HAL_RCC_OscConfig+0x620>)
 8004416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004418:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	2380      	movs	r3, #128	@ 0x80
 800441e:	025b      	lsls	r3, r3, #9
 8004420:	401a      	ands	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	429a      	cmp	r2, r3
 8004428:	d10e      	bne.n	8004448 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	220f      	movs	r2, #15
 800442e:	401a      	ands	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004434:	429a      	cmp	r2, r3
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	23f0      	movs	r3, #240	@ 0xf0
 800443c:	039b      	lsls	r3, r3, #14
 800443e:	401a      	ands	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004444:	429a      	cmp	r2, r3
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	0018      	movs	r0, r3
 8004450:	46bd      	mov	sp, r7
 8004452:	b008      	add	sp, #32
 8004454:	bd80      	pop	{r7, pc}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	40021000 	.word	0x40021000
 800445c:	00001388 	.word	0x00001388
 8004460:	efffffff 	.word	0xefffffff
 8004464:	feffffff 	.word	0xfeffffff
 8004468:	ffc2ffff 	.word	0xffc2ffff

0800446c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d101      	bne.n	8004480 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0b3      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004480:	4b5b      	ldr	r3, [pc, #364]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2201      	movs	r2, #1
 8004486:	4013      	ands	r3, r2
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	429a      	cmp	r2, r3
 800448c:	d911      	bls.n	80044b2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800448e:	4b58      	ldr	r3, [pc, #352]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2201      	movs	r2, #1
 8004494:	4393      	bics	r3, r2
 8004496:	0019      	movs	r1, r3
 8004498:	4b55      	ldr	r3, [pc, #340]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a0:	4b53      	ldr	r3, [pc, #332]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2201      	movs	r2, #1
 80044a6:	4013      	ands	r3, r2
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d001      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e09a      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2202      	movs	r2, #2
 80044b8:	4013      	ands	r3, r2
 80044ba:	d015      	beq.n	80044e8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2204      	movs	r2, #4
 80044c2:	4013      	ands	r3, r2
 80044c4:	d006      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80044c6:	4b4b      	ldr	r3, [pc, #300]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	4b4a      	ldr	r3, [pc, #296]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80044cc:	21e0      	movs	r1, #224	@ 0xe0
 80044ce:	00c9      	lsls	r1, r1, #3
 80044d0:	430a      	orrs	r2, r1
 80044d2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d4:	4b47      	ldr	r3, [pc, #284]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	22f0      	movs	r2, #240	@ 0xf0
 80044da:	4393      	bics	r3, r2
 80044dc:	0019      	movs	r1, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689a      	ldr	r2, [r3, #8]
 80044e2:	4b44      	ldr	r3, [pc, #272]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80044e4:	430a      	orrs	r2, r1
 80044e6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2201      	movs	r2, #1
 80044ee:	4013      	ands	r3, r2
 80044f0:	d040      	beq.n	8004574 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d107      	bne.n	800450a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fa:	4b3e      	ldr	r3, [pc, #248]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	2380      	movs	r3, #128	@ 0x80
 8004500:	029b      	lsls	r3, r3, #10
 8004502:	4013      	ands	r3, r2
 8004504:	d114      	bne.n	8004530 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e06e      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d107      	bne.n	8004522 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004512:	4b38      	ldr	r3, [pc, #224]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	2380      	movs	r3, #128	@ 0x80
 8004518:	049b      	lsls	r3, r3, #18
 800451a:	4013      	ands	r3, r2
 800451c:	d108      	bne.n	8004530 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e062      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004522:	4b34      	ldr	r3, [pc, #208]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2202      	movs	r2, #2
 8004528:	4013      	ands	r3, r2
 800452a:	d101      	bne.n	8004530 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e05b      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004530:	4b30      	ldr	r3, [pc, #192]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2203      	movs	r2, #3
 8004536:	4393      	bics	r3, r2
 8004538:	0019      	movs	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	4b2d      	ldr	r3, [pc, #180]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 8004540:	430a      	orrs	r2, r1
 8004542:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004544:	f7fd fffa 	bl	800253c <HAL_GetTick>
 8004548:	0003      	movs	r3, r0
 800454a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454c:	e009      	b.n	8004562 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454e:	f7fd fff5 	bl	800253c <HAL_GetTick>
 8004552:	0002      	movs	r2, r0
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	4a27      	ldr	r2, [pc, #156]	@ (80045f8 <HAL_RCC_ClockConfig+0x18c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e042      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004562:	4b24      	ldr	r3, [pc, #144]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	220c      	movs	r2, #12
 8004568:	401a      	ands	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	429a      	cmp	r2, r3
 8004572:	d1ec      	bne.n	800454e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004574:	4b1e      	ldr	r3, [pc, #120]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2201      	movs	r2, #1
 800457a:	4013      	ands	r3, r2
 800457c:	683a      	ldr	r2, [r7, #0]
 800457e:	429a      	cmp	r2, r3
 8004580:	d211      	bcs.n	80045a6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004582:	4b1b      	ldr	r3, [pc, #108]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2201      	movs	r2, #1
 8004588:	4393      	bics	r3, r2
 800458a:	0019      	movs	r1, r3
 800458c:	4b18      	ldr	r3, [pc, #96]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004594:	4b16      	ldr	r3, [pc, #88]	@ (80045f0 <HAL_RCC_ClockConfig+0x184>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2201      	movs	r2, #1
 800459a:	4013      	ands	r3, r2
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d001      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e020      	b.n	80045e8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2204      	movs	r2, #4
 80045ac:	4013      	ands	r3, r2
 80045ae:	d009      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045b0:	4b10      	ldr	r3, [pc, #64]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	4a11      	ldr	r2, [pc, #68]	@ (80045fc <HAL_RCC_ClockConfig+0x190>)
 80045b6:	4013      	ands	r3, r2
 80045b8:	0019      	movs	r1, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	4b0d      	ldr	r3, [pc, #52]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80045c0:	430a      	orrs	r2, r1
 80045c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80045c4:	f000 f820 	bl	8004608 <HAL_RCC_GetSysClockFreq>
 80045c8:	0001      	movs	r1, r0
 80045ca:	4b0a      	ldr	r3, [pc, #40]	@ (80045f4 <HAL_RCC_ClockConfig+0x188>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	091b      	lsrs	r3, r3, #4
 80045d0:	220f      	movs	r2, #15
 80045d2:	4013      	ands	r3, r2
 80045d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004600 <HAL_RCC_ClockConfig+0x194>)
 80045d6:	5cd3      	ldrb	r3, [r2, r3]
 80045d8:	000a      	movs	r2, r1
 80045da:	40da      	lsrs	r2, r3
 80045dc:	4b09      	ldr	r3, [pc, #36]	@ (8004604 <HAL_RCC_ClockConfig+0x198>)
 80045de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80045e0:	2003      	movs	r0, #3
 80045e2:	f7fd ff65 	bl	80024b0 <HAL_InitTick>
  
  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	0018      	movs	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	b004      	add	sp, #16
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40022000 	.word	0x40022000
 80045f4:	40021000 	.word	0x40021000
 80045f8:	00001388 	.word	0x00001388
 80045fc:	fffff8ff 	.word	0xfffff8ff
 8004600:	0800493c 	.word	0x0800493c
 8004604:	20000004 	.word	0x20000004

08004608 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	60fb      	str	r3, [r7, #12]
 8004612:	2300      	movs	r3, #0
 8004614:	60bb      	str	r3, [r7, #8]
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	2300      	movs	r3, #0
 800461c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004622:	4b20      	ldr	r3, [pc, #128]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	220c      	movs	r2, #12
 800462c:	4013      	ands	r3, r2
 800462e:	2b04      	cmp	r3, #4
 8004630:	d002      	beq.n	8004638 <HAL_RCC_GetSysClockFreq+0x30>
 8004632:	2b08      	cmp	r3, #8
 8004634:	d003      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0x36>
 8004636:	e02c      	b.n	8004692 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004638:	4b1b      	ldr	r3, [pc, #108]	@ (80046a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800463a:	613b      	str	r3, [r7, #16]
      break;
 800463c:	e02c      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	0c9b      	lsrs	r3, r3, #18
 8004642:	220f      	movs	r2, #15
 8004644:	4013      	ands	r3, r2
 8004646:	4a19      	ldr	r2, [pc, #100]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004648:	5cd3      	ldrb	r3, [r2, r3]
 800464a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800464c:	4b15      	ldr	r3, [pc, #84]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004650:	220f      	movs	r2, #15
 8004652:	4013      	ands	r3, r2
 8004654:	4a16      	ldr	r2, [pc, #88]	@ (80046b0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004656:	5cd3      	ldrb	r3, [r2, r3]
 8004658:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	2380      	movs	r3, #128	@ 0x80
 800465e:	025b      	lsls	r3, r3, #9
 8004660:	4013      	ands	r3, r2
 8004662:	d009      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	4810      	ldr	r0, [pc, #64]	@ (80046a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004668:	f7fb fd4e 	bl	8000108 <__udivsi3>
 800466c:	0003      	movs	r3, r0
 800466e:	001a      	movs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4353      	muls	r3, r2
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	e009      	b.n	800468c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	000a      	movs	r2, r1
 800467c:	0152      	lsls	r2, r2, #5
 800467e:	1a52      	subs	r2, r2, r1
 8004680:	0193      	lsls	r3, r2, #6
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	185b      	adds	r3, r3, r1
 8004688:	021b      	lsls	r3, r3, #8
 800468a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	613b      	str	r3, [r7, #16]
      break;
 8004690:	e002      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004692:	4b05      	ldr	r3, [pc, #20]	@ (80046a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004694:	613b      	str	r3, [r7, #16]
      break;
 8004696:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004698:	693b      	ldr	r3, [r7, #16]
}
 800469a:	0018      	movs	r0, r3
 800469c:	46bd      	mov	sp, r7
 800469e:	b006      	add	sp, #24
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	46c0      	nop			@ (mov r8, r8)
 80046a4:	40021000 	.word	0x40021000
 80046a8:	007a1200 	.word	0x007a1200
 80046ac:	0800494c 	.word	0x0800494c
 80046b0:	0800495c 	.word	0x0800495c

080046b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80046c0:	2300      	movs	r3, #0
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	2380      	movs	r3, #128	@ 0x80
 80046ca:	025b      	lsls	r3, r3, #9
 80046cc:	4013      	ands	r3, r2
 80046ce:	d100      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80046d0:	e08e      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80046d2:	2017      	movs	r0, #23
 80046d4:	183b      	adds	r3, r7, r0
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046da:	4b57      	ldr	r3, [pc, #348]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046dc:	69da      	ldr	r2, [r3, #28]
 80046de:	2380      	movs	r3, #128	@ 0x80
 80046e0:	055b      	lsls	r3, r3, #21
 80046e2:	4013      	ands	r3, r2
 80046e4:	d110      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	4b54      	ldr	r3, [pc, #336]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046e8:	69da      	ldr	r2, [r3, #28]
 80046ea:	4b53      	ldr	r3, [pc, #332]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046ec:	2180      	movs	r1, #128	@ 0x80
 80046ee:	0549      	lsls	r1, r1, #21
 80046f0:	430a      	orrs	r2, r1
 80046f2:	61da      	str	r2, [r3, #28]
 80046f4:	4b50      	ldr	r3, [pc, #320]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	2380      	movs	r3, #128	@ 0x80
 80046fa:	055b      	lsls	r3, r3, #21
 80046fc:	4013      	ands	r3, r2
 80046fe:	60bb      	str	r3, [r7, #8]
 8004700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004702:	183b      	adds	r3, r7, r0
 8004704:	2201      	movs	r2, #1
 8004706:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004708:	4b4c      	ldr	r3, [pc, #304]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	2380      	movs	r3, #128	@ 0x80
 800470e:	005b      	lsls	r3, r3, #1
 8004710:	4013      	ands	r3, r2
 8004712:	d11a      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004714:	4b49      	ldr	r3, [pc, #292]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b48      	ldr	r3, [pc, #288]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800471a:	2180      	movs	r1, #128	@ 0x80
 800471c:	0049      	lsls	r1, r1, #1
 800471e:	430a      	orrs	r2, r1
 8004720:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004722:	f7fd ff0b 	bl	800253c <HAL_GetTick>
 8004726:	0003      	movs	r3, r0
 8004728:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472a:	e008      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800472c:	f7fd ff06 	bl	800253c <HAL_GetTick>
 8004730:	0002      	movs	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b64      	cmp	r3, #100	@ 0x64
 8004738:	d901      	bls.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e077      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473e:	4b3f      	ldr	r3, [pc, #252]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	2380      	movs	r3, #128	@ 0x80
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	4013      	ands	r3, r2
 8004748:	d0f0      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800474a:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800474c:	6a1a      	ldr	r2, [r3, #32]
 800474e:	23c0      	movs	r3, #192	@ 0xc0
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4013      	ands	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d034      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685a      	ldr	r2, [r3, #4]
 8004760:	23c0      	movs	r3, #192	@ 0xc0
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4013      	ands	r3, r2
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	429a      	cmp	r2, r3
 800476a:	d02c      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800476c:	4b32      	ldr	r3, [pc, #200]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	4a33      	ldr	r2, [pc, #204]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004772:	4013      	ands	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004776:	4b30      	ldr	r3, [pc, #192]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004778:	6a1a      	ldr	r2, [r3, #32]
 800477a:	4b2f      	ldr	r3, [pc, #188]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800477c:	2180      	movs	r1, #128	@ 0x80
 800477e:	0249      	lsls	r1, r1, #9
 8004780:	430a      	orrs	r2, r1
 8004782:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004784:	4b2c      	ldr	r3, [pc, #176]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004786:	6a1a      	ldr	r2, [r3, #32]
 8004788:	4b2b      	ldr	r3, [pc, #172]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800478a:	492e      	ldr	r1, [pc, #184]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800478c:	400a      	ands	r2, r1
 800478e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004790:	4b29      	ldr	r3, [pc, #164]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2201      	movs	r2, #1
 800479a:	4013      	ands	r3, r2
 800479c:	d013      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479e:	f7fd fecd 	bl	800253c <HAL_GetTick>
 80047a2:	0003      	movs	r3, r0
 80047a4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a6:	e009      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a8:	f7fd fec8 	bl	800253c <HAL_GetTick>
 80047ac:	0002      	movs	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	4a25      	ldr	r2, [pc, #148]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d901      	bls.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e038      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	2202      	movs	r2, #2
 80047c2:	4013      	ands	r3, r2
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047c6:	4b1c      	ldr	r3, [pc, #112]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	0019      	movs	r1, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	4b18      	ldr	r3, [pc, #96]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047d6:	430a      	orrs	r2, r1
 80047d8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047da:	2317      	movs	r3, #23
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d105      	bne.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047e4:	4b14      	ldr	r3, [pc, #80]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047e6:	69da      	ldr	r2, [r3, #28]
 80047e8:	4b13      	ldr	r3, [pc, #76]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047ea:	4918      	ldr	r1, [pc, #96]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80047ec:	400a      	ands	r2, r1
 80047ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2201      	movs	r2, #1
 80047f6:	4013      	ands	r3, r2
 80047f8:	d009      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	2203      	movs	r2, #3
 8004800:	4393      	bics	r3, r2
 8004802:	0019      	movs	r1, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800480a:	430a      	orrs	r2, r1
 800480c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2220      	movs	r2, #32
 8004814:	4013      	ands	r3, r2
 8004816:	d009      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004818:	4b07      	ldr	r3, [pc, #28]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800481a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481c:	2210      	movs	r2, #16
 800481e:	4393      	bics	r3, r2
 8004820:	0019      	movs	r1, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	4b04      	ldr	r3, [pc, #16]	@ (8004838 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004828:	430a      	orrs	r2, r1
 800482a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	0018      	movs	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	b006      	add	sp, #24
 8004834:	bd80      	pop	{r7, pc}
 8004836:	46c0      	nop			@ (mov r8, r8)
 8004838:	40021000 	.word	0x40021000
 800483c:	40007000 	.word	0x40007000
 8004840:	fffffcff 	.word	0xfffffcff
 8004844:	fffeffff 	.word	0xfffeffff
 8004848:	00001388 	.word	0x00001388
 800484c:	efffffff 	.word	0xefffffff

08004850 <memset>:
 8004850:	0003      	movs	r3, r0
 8004852:	1882      	adds	r2, r0, r2
 8004854:	4293      	cmp	r3, r2
 8004856:	d100      	bne.n	800485a <memset+0xa>
 8004858:	4770      	bx	lr
 800485a:	7019      	strb	r1, [r3, #0]
 800485c:	3301      	adds	r3, #1
 800485e:	e7f9      	b.n	8004854 <memset+0x4>

08004860 <__libc_init_array>:
 8004860:	b570      	push	{r4, r5, r6, lr}
 8004862:	2600      	movs	r6, #0
 8004864:	4c0c      	ldr	r4, [pc, #48]	@ (8004898 <__libc_init_array+0x38>)
 8004866:	4d0d      	ldr	r5, [pc, #52]	@ (800489c <__libc_init_array+0x3c>)
 8004868:	1b64      	subs	r4, r4, r5
 800486a:	10a4      	asrs	r4, r4, #2
 800486c:	42a6      	cmp	r6, r4
 800486e:	d109      	bne.n	8004884 <__libc_init_array+0x24>
 8004870:	2600      	movs	r6, #0
 8004872:	f000 f819 	bl	80048a8 <_init>
 8004876:	4c0a      	ldr	r4, [pc, #40]	@ (80048a0 <__libc_init_array+0x40>)
 8004878:	4d0a      	ldr	r5, [pc, #40]	@ (80048a4 <__libc_init_array+0x44>)
 800487a:	1b64      	subs	r4, r4, r5
 800487c:	10a4      	asrs	r4, r4, #2
 800487e:	42a6      	cmp	r6, r4
 8004880:	d105      	bne.n	800488e <__libc_init_array+0x2e>
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	00b3      	lsls	r3, r6, #2
 8004886:	58eb      	ldr	r3, [r5, r3]
 8004888:	4798      	blx	r3
 800488a:	3601      	adds	r6, #1
 800488c:	e7ee      	b.n	800486c <__libc_init_array+0xc>
 800488e:	00b3      	lsls	r3, r6, #2
 8004890:	58eb      	ldr	r3, [r5, r3]
 8004892:	4798      	blx	r3
 8004894:	3601      	adds	r6, #1
 8004896:	e7f2      	b.n	800487e <__libc_init_array+0x1e>
 8004898:	0800496c 	.word	0x0800496c
 800489c:	0800496c 	.word	0x0800496c
 80048a0:	08004970 	.word	0x08004970
 80048a4:	0800496c 	.word	0x0800496c

080048a8 <_init>:
 80048a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ae:	bc08      	pop	{r3}
 80048b0:	469e      	mov	lr, r3
 80048b2:	4770      	bx	lr

080048b4 <_fini>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	46c0      	nop			@ (mov r8, r8)
 80048b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ba:	bc08      	pop	{r3}
 80048bc:	469e      	mov	lr, r3
 80048be:	4770      	bx	lr
