{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "Vitis",
      "device": "xczu9eg-ffvb1156-2-e",
      "gen_directory": "../../../../prj.gen/sources_1/bd/vitis_design",
      "name": "vitis_design",
      "pfm_name": "xilinx.com:xd:xilinx_zcu102_base_202220_1:202220.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_intc_0": "",
      "axi_register_slice_0": "",
      "axi_vip_0": "",
      "axi_vip_1": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "proc_sys_reset_4": "",
      "proc_sys_reset_5": "",
      "proc_sys_reset_6": "",
      "ps_e": "",
      "axi_interconnect_lpd": {
        "s00_couplers": {}
      },
      "interconnect_axifull": {
        "s00_couplers": {
          "auto_us": ""
        }
      },
      "interconnect_axihpm0fpd": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "interconnect_axilite": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "m03_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "m04_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "m05_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "m06_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "m07_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "m08_regslice": "",
          "auto_cc": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "m09_regslice": "",
          "auto_cc": ""
        }
      },
      "remap_accel_1": "",
      "canny_accel_1": "",
      "sobel_accel_1": "",
      "threshold_accel_1": "",
      "gaussian_filter_accel_1": "",
      "image_thresholding_kernel00_1": "",
      "image_thresholding_kernel01_1": "",
      "fast_accel_1": "",
      "axi_ic_ps_e_S_AXI_HP0_FPD": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_df": ""
        },
        "s04_couplers": {
          "s04_regslice": "",
          "auto_us_df": ""
        },
        "s05_couplers": {
          "s05_regslice": "",
          "auto_us_df": ""
        },
        "s06_couplers": {
          "s06_regslice": "",
          "s06_data_fifo": ""
        },
        "s07_couplers": {
          "s07_regslice": "",
          "s07_data_fifo": ""
        },
        "s08_couplers": {
          "s08_regslice": "",
          "s08_data_fifo": ""
        },
        "s09_couplers": {
          "s09_regslice": "",
          "s09_data_fifo": ""
        },
        "s10_couplers": {
          "s10_regslice": "",
          "s10_data_fifo": ""
        },
        "s11_couplers": {
          "s11_regslice": "",
          "s11_data_fifo": ""
        },
        "s12_couplers": {
          "s12_regslice": "",
          "s12_data_fifo": ""
        },
        "s13_couplers": {
          "s13_regslice": "",
          "auto_us_df": ""
        },
        "s14_couplers": {
          "s14_regslice": "",
          "auto_us_df": ""
        },
        "s15_couplers": {
          "s15_regslice": "",
          "auto_us_df": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": "",
          "auto_ds": ""
        }
      },
      "axi_ic_ps_e_S_AXI_HP1_FPD": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_df": ""
        },
        "m00_couplers": {
          "m00_data_fifo": "",
          "m00_regslice": ""
        }
      },
      "axi_intc_0_intr_1_interrupt_concat": "",
      "irq_const_tieoff": "",
      "System_DPA": {
        "dpa_ctrl_interconnect": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "tier2_xbar_3": "",
          "tier2_xbar_4": "",
          "tier2_xbar_5": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "i03_couplers": {},
          "i04_couplers": {},
          "i05_couplers": {},
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          },
          "m08_couplers": {
            "m08_regslice": ""
          },
          "m09_couplers": {
            "m09_regslice": ""
          },
          "m10_couplers": {
            "m10_regslice": ""
          },
          "m11_couplers": {
            "m11_regslice": ""
          },
          "m12_couplers": {
            "m12_regslice": ""
          },
          "m13_couplers": {
            "m13_regslice": ""
          },
          "m14_couplers": {
            "m14_regslice": ""
          },
          "m15_couplers": {
            "m15_regslice": ""
          },
          "m16_couplers": {
            "m16_regslice": ""
          },
          "m17_couplers": {
            "m17_regslice": ""
          },
          "m18_couplers": {
            "m18_regslice": ""
          },
          "m19_couplers": {
            "m19_regslice": ""
          },
          "m20_couplers": {
            "m20_regslice": ""
          },
          "m21_couplers": {
            "m21_regslice": ""
          },
          "m22_couplers": {
            "m22_regslice": ""
          },
          "m23_couplers": {
            "m23_regslice": ""
          },
          "m24_couplers": {
            "m24_regslice": ""
          },
          "m25_couplers": {
            "m25_regslice": ""
          },
          "m26_couplers": {
            "m26_regslice": ""
          },
          "m27_couplers": {
            "m27_regslice": ""
          },
          "m28_couplers": {
            "m28_regslice": ""
          },
          "m29_couplers": {
            "m29_regslice": ""
          },
          "m30_couplers": {
            "m30_regslice": ""
          },
          "m31_couplers": {
            "m31_regslice": ""
          },
          "m32_couplers": {
            "m32_regslice": ""
          },
          "m33_couplers": {
            "m33_regslice": ""
          },
          "m34_couplers": {
            "m34_regslice": ""
          },
          "m35_couplers": {
            "m35_regslice": ""
          },
          "m36_couplers": {
            "m36_regslice": ""
          },
          "m37_couplers": {
            "m37_regslice": ""
          },
          "m38_couplers": {
            "m38_regslice": ""
          },
          "m39_couplers": {
            "m39_regslice": ""
          },
          "m40_couplers": {
            "m40_regslice": ""
          },
          "m41_couplers": {
            "m41_regslice": ""
          }
        },
        "dpa_hub": "",
        "dpa_mon0": "",
        "dpa_mon10_0": "",
        "dpa_mon10_1": "",
        "dpa_mon11": "",
        "dpa_mon12_0": "",
        "dpa_mon12_1": "",
        "dpa_mon13_0": "",
        "dpa_mon13_1": "",
        "dpa_mon14": "",
        "dpa_mon15_0": "",
        "dpa_mon15_1": "",
        "dpa_mon16_0": "",
        "dpa_mon16_1": "",
        "dpa_mon17_0": "",
        "dpa_mon17_1": "",
        "dpa_mon18_0": "",
        "dpa_mon18_1": "",
        "dpa_mon19": "",
        "dpa_mon1_0": "",
        "dpa_mon1_1": "",
        "dpa_mon20_0": "",
        "dpa_mon20_1": "",
        "dpa_mon21_0": "",
        "dpa_mon21_1": "",
        "dpa_mon22_0": "",
        "dpa_mon22_1": "",
        "dpa_mon23": "",
        "dpa_mon2_0": "",
        "dpa_mon2_1": "",
        "dpa_mon3": "",
        "dpa_mon4_0": "",
        "dpa_mon4_1": "",
        "dpa_mon5_0": "",
        "dpa_mon5_1": "",
        "dpa_mon6": "",
        "dpa_mon7_0": "",
        "dpa_mon7_1": "",
        "dpa_mon8_0": "",
        "dpa_mon8_1": "",
        "dpa_mon9": ""
      }
    },
    "components": {
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "vitis_design_axi_intc_0_0",
        "xci_path": "ip/vitis_design_axi_intc_0_0/vitis_design_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "1"
          }
        }
      },
      "axi_register_slice_0": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "vitis_design_axi_register_slice_0_0",
        "xci_path": "ip/vitis_design_axi_register_slice_0_0/vitis_design_axi_register_slice_0_0.xci",
        "inst_hier_path": "axi_register_slice_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "vitis_design_axi_vip_0_0",
        "xci_path": "ip/vitis_design_axi_vip_0_0/vitis_design_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_vip_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "vitis_design_axi_vip_1_0",
        "xci_path": "ip/vitis_design_axi_vip_1_0/vitis_design_axi_vip_1_0.xci",
        "inst_hier_path": "axi_vip_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "vitis_design_clk_wiz_0_0",
        "xci_path": "ip/vitis_design_clk_wiz_0_0/vitis_design_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.01"
          },
          "CLKOUT1_JITTER": {
            "value": "107.579"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLKOUT2_JITTER": {
            "value": "94.872"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "122.171"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "75"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "115.843"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "102.096"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_JITTER": {
            "value": "90.083"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "CLKOUT7_JITTER": {
            "value": "83.777"
          },
          "CLKOUT7_PHASE_ERROR": {
            "value": "87.187"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "600.000"
          },
          "CLKOUT7_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "3"
          },
          "MMCM_CLKOUT6_DIVIDE": {
            "value": "2"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "7"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1 {id \"0\" is_default \"true\" proc_sys_reset \"proc_sys_reset_0\" status \"fixed\"} clk_out2 {id \"1\" is_default \"false\" proc_sys_reset \"proc_sys_reset_1\" status \"fixed\"} clk_out3 {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_2\" status \"fixed\"} clk_out4 {id \"3\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_3\" status \"fixed\"} clk_out5 {id \"4\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_4\" status \"fixed\"} clk_out6 {id \"5\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_5\" status \"fixed\"} clk_out7 {id \"6\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_6\" status \"fixed\"}"
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_0_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_0_0/vitis_design_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_1_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_1_0/vitis_design_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_2_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_2_0/vitis_design_proc_sys_reset_2_0.xci",
        "inst_hier_path": "proc_sys_reset_2"
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_3_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_3_0/vitis_design_proc_sys_reset_3_0.xci",
        "inst_hier_path": "proc_sys_reset_3"
      },
      "proc_sys_reset_4": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_4_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_4_0/vitis_design_proc_sys_reset_4_0.xci",
        "inst_hier_path": "proc_sys_reset_4"
      },
      "proc_sys_reset_5": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_5_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_5_0/vitis_design_proc_sys_reset_5_0.xci",
        "inst_hier_path": "proc_sys_reset_5"
      },
      "proc_sys_reset_6": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vitis_design_proc_sys_reset_6_0",
        "xci_path": "ip/vitis_design_proc_sys_reset_6_0/vitis_design_proc_sys_reset_6_0.xci",
        "inst_hier_path": "proc_sys_reset_6"
      },
      "ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "vitis_design_ps_e_0",
        "xci_path": "ip/vitis_design_ps_e_0/vitis_design_ps_e_0.xci",
        "inst_hier_path": "ps_e",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0",
              "MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1",
              "MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem",
              "3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1050.000000"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "25.000000"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785715"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "20.000000"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EG"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CAN1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |",
              " SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;",
              "subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU|Secure Subsystem:"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          },
          "S_AXI_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M_AXI_HPM1_FPD { memport \"M_AXI_GP\" } S_AXI_HP2_FPD { memport \"S_AXI_HP\" sptag \"HP2\" memory \"ps_e HP2_DDR_LOW\" } S_AXI_HPC0_FPD { memport \"S_AXI_HPC\" sptag \"HPC0\" memory \"ps_e HPC0_DDR_LOW\" } S_AXI_HPC1_FPD { memport \"S_AXI_HPC\" sptag \"HPC1\" memory \"ps_e HPC1_DDR_LOW\" } "
        }
      },
      "axi_interconnect_lpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_axi_interconnect_lpd_0/vitis_design_axi_interconnect_lpd_0.xci",
        "inst_hier_path": "axi_interconnect_lpd",
        "xci_name": "vitis_design_axi_interconnect_lpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_lpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_lpd": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_lpd_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_lpd_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S02_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S03_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S04_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S05_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S06_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S07_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S08_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S09_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S10_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S11_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S12_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S13_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S14_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"} S15_AXI {memport \"S_AXI_HP\" sptag \"LPD\" memory \"ps_e LPD_DDR_LOW\"}"
        }
      },
      "interconnect_axifull": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_interconnect_axifull_0/vitis_design_interconnect_axifull_0.xci",
        "inst_hier_path": "interconnect_axifull",
        "xci_name": "vitis_design_interconnect_axifull_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_0",
                "xci_path": "ip/vitis_design_auto_us_0/vitis_design_auto_us_0.xci",
                "inst_hier_path": "interconnect_axifull/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axifull_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_interconnect_axifull": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "interconnect_axifull_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axifull_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_TRACE_SLAVE": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S07_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S08_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S09_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S10_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S11_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S12_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S13_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S14_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"} S15_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"ps_e HP3_DDR_LOW\"}"
        }
      },
      "interconnect_axihpm0fpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_interconnect_axihpm0fpd_0/vitis_design_interconnect_axihpm0fpd_0.xci",
        "inst_hier_path": "interconnect_axihpm0fpd",
        "xci_name": "vitis_design_interconnect_axihpm0fpd_0",
        "parameters": {
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "hdl_attributes": {
              "DPA_TRACE_MASTER": {
                "value": "true"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vitis_design_xbar_3",
            "xci_path": "ip/vitis_design_xbar_3/vitis_design_xbar_3.xci",
            "inst_hier_path": "interconnect_axihpm0fpd/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m01_regslice_3",
                "xci_path": "ip/vitis_design_m01_regslice_3/vitis_design_m01_regslice_3.xci",
                "inst_hier_path": "interconnect_axihpm0fpd/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_0",
                "xci_path": "ip/vitis_design_auto_cc_0/vitis_design_auto_cc_0.xci",
                "inst_hier_path": "interconnect_axihpm0fpd/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_ds_0",
                "xci_path": "ip/vitis_design_auto_ds_0/vitis_design_auto_ds_0.xci",
                "inst_hier_path": "interconnect_axihpm0fpd/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axihpm0fpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_interconnect_axihpm0fpd": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_interconnect_axihpm0fpd": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "interconnect_axihpm0fpd_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "interconnect_axihpm0fpd_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_TRACE_MASTER": {
            "value": "true"
          }
        }
      },
      "interconnect_axilite": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_interconnect_axilite_0/vitis_design_interconnect_axilite_0.xci",
        "inst_hier_path": "interconnect_axilite",
        "xci_name": "vitis_design_interconnect_axilite_0",
        "parameters": {
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "M06_HAS_REGSLICE": {
            "value": "1"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "M08_HAS_REGSLICE": {
            "value": "1"
          },
          "M09_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "10"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "hdl_attributes": {
              "DPA_AXILITE_MASTER": {
                "value": "true"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vitis_design_xbar_0",
            "xci_path": "ip/vitis_design_xbar_0/vitis_design_xbar_0.xci",
            "inst_hier_path": "interconnect_axilite/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_0",
                "xci_path": "ip/vitis_design_auto_pc_0/vitis_design_auto_pc_0.xci",
                "inst_hier_path": "interconnect_axilite/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m01_regslice_4",
                "xci_path": "ip/vitis_design_m01_regslice_4/vitis_design_m01_regslice_4.xci",
                "inst_hier_path": "interconnect_axilite/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_1",
                "xci_path": "ip/vitis_design_auto_cc_1/vitis_design_auto_cc_1.xci",
                "inst_hier_path": "interconnect_axilite/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_1",
                "xci_path": "ip/vitis_design_auto_pc_1/vitis_design_auto_pc_1.xci",
                "inst_hier_path": "interconnect_axilite/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m02_regslice_2",
                "xci_path": "ip/vitis_design_m02_regslice_2/vitis_design_m02_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_2",
                "xci_path": "ip/vitis_design_auto_cc_2/vitis_design_auto_cc_2.xci",
                "inst_hier_path": "interconnect_axilite/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_2",
                "xci_path": "ip/vitis_design_auto_pc_2/vitis_design_auto_pc_2.xci",
                "inst_hier_path": "interconnect_axilite/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m03_regslice_2",
                "xci_path": "ip/vitis_design_m03_regslice_2/vitis_design_m03_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_3",
                "xci_path": "ip/vitis_design_auto_cc_3/vitis_design_auto_cc_3.xci",
                "inst_hier_path": "interconnect_axilite/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_3",
                "xci_path": "ip/vitis_design_auto_pc_3/vitis_design_auto_pc_3.xci",
                "inst_hier_path": "interconnect_axilite/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_regslice": {
                "interface_ports": [
                  "m03_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m04_regslice_2",
                "xci_path": "ip/vitis_design_m04_regslice_2/vitis_design_m04_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m04_couplers/m04_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_4",
                "xci_path": "ip/vitis_design_auto_cc_4/vitis_design_auto_cc_4.xci",
                "inst_hier_path": "interconnect_axilite/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_4",
                "xci_path": "ip/vitis_design_auto_pc_4/vitis_design_auto_pc_4.xci",
                "inst_hier_path": "interconnect_axilite/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_regslice": {
                "interface_ports": [
                  "m04_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m05_regslice_2",
                "xci_path": "ip/vitis_design_m05_regslice_2/vitis_design_m05_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m05_couplers/m05_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_5",
                "xci_path": "ip/vitis_design_auto_cc_5/vitis_design_auto_cc_5.xci",
                "inst_hier_path": "interconnect_axilite/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_5",
                "xci_path": "ip/vitis_design_auto_pc_5/vitis_design_auto_pc_5.xci",
                "inst_hier_path": "interconnect_axilite/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_regslice": {
                "interface_ports": [
                  "m05_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m06_regslice_2",
                "xci_path": "ip/vitis_design_m06_regslice_2/vitis_design_m06_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m06_couplers/m06_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_6",
                "xci_path": "ip/vitis_design_auto_cc_6/vitis_design_auto_cc_6.xci",
                "inst_hier_path": "interconnect_axilite/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_6",
                "xci_path": "ip/vitis_design_auto_pc_6/vitis_design_auto_pc_6.xci",
                "inst_hier_path": "interconnect_axilite/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_regslice": {
                "interface_ports": [
                  "m06_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m07_regslice_2",
                "xci_path": "ip/vitis_design_m07_regslice_2/vitis_design_m07_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m07_couplers/m07_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_7",
                "xci_path": "ip/vitis_design_auto_cc_7/vitis_design_auto_cc_7.xci",
                "inst_hier_path": "interconnect_axilite/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_7",
                "xci_path": "ip/vitis_design_auto_pc_7/vitis_design_auto_pc_7.xci",
                "inst_hier_path": "interconnect_axilite/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_regslice": {
                "interface_ports": [
                  "m07_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m07_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m08_regslice_2",
                "xci_path": "ip/vitis_design_m08_regslice_2/vitis_design_m08_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m08_couplers/m08_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_8",
                "xci_path": "ip/vitis_design_auto_cc_8/vitis_design_auto_cc_8.xci",
                "inst_hier_path": "interconnect_axilite/m08_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "vitis_design_auto_pc_8",
                "xci_path": "ip/vitis_design_auto_pc_8/vitis_design_auto_pc_8.xci",
                "inst_hier_path": "interconnect_axilite/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_regslice": {
                "interface_ports": [
                  "m08_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m08_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m09_regslice_2",
                "xci_path": "ip/vitis_design_m09_regslice_2/vitis_design_m09_regslice_2.xci",
                "inst_hier_path": "interconnect_axilite/m09_couplers/m09_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "vitis_design_auto_cc_9",
                "xci_path": "ip/vitis_design_auto_cc_9/vitis_design_auto_cc_9.xci",
                "inst_hier_path": "interconnect_axilite/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m09_regslice": {
                "interface_ports": [
                  "m09_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m09_regslice_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m09_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m09_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m09_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axilite_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_interconnect_axilite": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "interconnect_axilite_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "interconnect_axilite_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_AXILITE_MASTER": {
            "value": "fallback"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M10_AXI { memport \"M_AXI_GP\" } M11_AXI { memport \"M_AXI_GP\" } M12_AXI { memport \"M_AXI_GP\" } M13_AXI { memport \"M_AXI_GP\" } M14_AXI { memport \"M_AXI_GP\" } M15_AXI { memport \"M_AXI_GP\" } M16_AXI { memport \"M_AXI_GP\" } M17_AXI { memport \"M_AXI_GP\" } M18_AXI { memport \"M_AXI_GP\" } M19_AXI { memport \"M_AXI_GP\" } M20_AXI { memport \"M_AXI_GP\" } M21_AXI { memport \"M_AXI_GP\" } M22_AXI { memport \"M_AXI_GP\" } M23_AXI { memport \"M_AXI_GP\" } M24_AXI { memport \"M_AXI_GP\" } M25_AXI { memport \"M_AXI_GP\" } M26_AXI { memport \"M_AXI_GP\" } M27_AXI { memport \"M_AXI_GP\" } M28_AXI { memport \"M_AXI_GP\" } M29_AXI { memport \"M_AXI_GP\" } M30_AXI { memport \"M_AXI_GP\" } M31_AXI { memport \"M_AXI_GP\" } M32_AXI { memport \"M_AXI_GP\" } M33_AXI { memport \"M_AXI_GP\" } M34_AXI { memport \"M_AXI_GP\" } M35_AXI { memport \"M_AXI_GP\" } M36_AXI { memport \"M_AXI_GP\" } M37_AXI { memport \"M_AXI_GP\" } M38_AXI { memport \"M_AXI_GP\" } M39_AXI { memport \"M_AXI_GP\" } M40_AXI { memport \"M_AXI_GP\" } M41_AXI { memport \"M_AXI_GP\" } M42_AXI { memport \"M_AXI_GP\" } M43_AXI { memport \"M_AXI_GP\" } M44_AXI { memport \"M_AXI_GP\" } M45_AXI { memport \"M_AXI_GP\" } M46_AXI { memport \"M_AXI_GP\" } M47_AXI { memport \"M_AXI_GP\" } M48_AXI { memport \"M_AXI_GP\" } M49_AXI { memport \"M_AXI_GP\" } M50_AXI { memport \"M_AXI_GP\" } M51_AXI { memport \"M_AXI_GP\" } M52_AXI { memport \"M_AXI_GP\" } M53_AXI { memport \"M_AXI_GP\" } M54_AXI { memport \"M_AXI_GP\" } M55_AXI { memport \"M_AXI_GP\" } M56_AXI { memport \"M_AXI_GP\" } M57_AXI { memport \"M_AXI_GP\" } M58_AXI { memport \"M_AXI_GP\" } M59_AXI { memport \"M_AXI_GP\" } M60_AXI { memport \"M_AXI_GP\" } M61_AXI { memport \"M_AXI_GP\" } M62_AXI { memport \"M_AXI_GP\" } M63_AXI { memport \"M_AXI_GP\" } "
        }
      },
      "remap_accel_1": {
        "vlnv": "xilinx.com:hls:remap_accel:1.0",
        "xci_name": "vitis_design_remap_accel_1_0",
        "xci_path": "ip/vitis_design_remap_accel_1_0/vitis_design_remap_accel_1_0.xci",
        "inst_hier_path": "remap_accel_1",
        "interface_ports": {
          "m_axi_gmem0": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem3": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem3": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "canny_accel_1": {
        "vlnv": "xilinx.com:hls:canny_accel:1.0",
        "xci_name": "vitis_design_canny_accel_1_0",
        "xci_path": "ip/vitis_design_canny_accel_1_0/vitis_design_canny_accel_1_0.xci",
        "inst_hier_path": "canny_accel_1",
        "interface_ports": {
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "sobel_accel_1": {
        "vlnv": "xilinx.com:hls:sobel_accel:1.0",
        "xci_name": "vitis_design_sobel_accel_1_0",
        "xci_path": "ip/vitis_design_sobel_accel_1_0/vitis_design_sobel_accel_1_0.xci",
        "inst_hier_path": "sobel_accel_1",
        "interface_ports": {
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem3": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem3": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "threshold_accel_1": {
        "vlnv": "xilinx.com:hls:threshold_accel:1.0",
        "xci_name": "vitis_design_threshold_accel_1_0",
        "xci_path": "ip/vitis_design_threshold_accel_1_0/vitis_design_threshold_accel_1_0.xci",
        "inst_hier_path": "threshold_accel_1",
        "interface_ports": {
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "gaussian_filter_accel_1": {
        "vlnv": "xilinx.com:hls:gaussian_filter_accel:1.0",
        "xci_name": "vitis_design_gaussian_filter_accel_1_0",
        "xci_path": "ip/vitis_design_gaussian_filter_accel_1_0/vitis_design_gaussian_filter_accel_1_0.xci",
        "inst_hier_path": "gaussian_filter_accel_1",
        "interface_ports": {
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem2": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem2": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "image_thresholding_kernel00_1": {
        "vlnv": "xilinx.com:hls:image_thresholding_kernel00:1.0",
        "xci_name": "vitis_design_image_thresholding_kernel00_1_0",
        "xci_path": "ip/vitis_design_image_thresholding_kernel00_1_0/vitis_design_image_thresholding_kernel00_1_0.xci",
        "inst_hier_path": "image_thresholding_kernel00_1",
        "interface_ports": {
          "m_axi_gmem": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "image_thresholding_kernel01_1": {
        "vlnv": "xilinx.com:hls:image_thresholding_kernel01:1.0",
        "xci_name": "vitis_design_image_thresholding_kernel01_1_0",
        "xci_path": "ip/vitis_design_image_thresholding_kernel01_1_0/vitis_design_image_thresholding_kernel01_1_0.xci",
        "inst_hier_path": "image_thresholding_kernel01_1",
        "interface_ports": {
          "m_axi_gmem0": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "fast_accel_1": {
        "vlnv": "xilinx.com:hls:fast_accel:1.0",
        "xci_name": "vitis_design_fast_accel_1_0",
        "xci_path": "ip/vitis_design_fast_accel_1_0/vitis_design_fast_accel_1_0.xci",
        "inst_hier_path": "fast_accel_1",
        "interface_ports": {
          "m_axi_gmem0": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_gmem1": {
            "hdl_attributes": {
              "DPA_MONITOR": {
                "value": "true"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem0": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_gmem1": {
              "range": "16E",
              "width": "64"
            }
          }
        },
        "hdl_attributes": {
          "DPA_MONITOR": {
            "value": "true"
          }
        }
      },
      "axi_ic_ps_e_S_AXI_HP0_FPD": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_axi_ic_ps_e_S_AXI_HP0_FPD_0/vitis_design_axi_ic_ps_e_S_AXI_HP0_FPD_0.xci",
        "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD",
        "xci_name": "vitis_design_axi_ic_ps_e_S_AXI_HP0_FPD_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "16"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "1"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_REGSLICE": {
            "value": "1"
          },
          "S05_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S05_HAS_REGSLICE": {
            "value": "1"
          },
          "S06_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S06_HAS_REGSLICE": {
            "value": "1"
          },
          "S07_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S07_HAS_REGSLICE": {
            "value": "1"
          },
          "S08_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S08_HAS_REGSLICE": {
            "value": "1"
          },
          "S09_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S09_HAS_REGSLICE": {
            "value": "1"
          },
          "S10_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S10_HAS_REGSLICE": {
            "value": "1"
          },
          "S11_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S11_HAS_REGSLICE": {
            "value": "1"
          },
          "S12_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S12_HAS_REGSLICE": {
            "value": "1"
          },
          "S13_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S13_HAS_REGSLICE": {
            "value": "1"
          },
          "S14_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S14_HAS_REGSLICE": {
            "value": "1"
          },
          "S15_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S15_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S12_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S13_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S14_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S15_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S05_ARESETN"
              }
            }
          },
          "S05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S06_ARESETN"
              }
            }
          },
          "S06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S07_ARESETN"
              }
            }
          },
          "S07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S08_ARESETN"
              }
            }
          },
          "S08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S09_ARESETN"
              }
            }
          },
          "S09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S10_ARESETN"
              }
            }
          },
          "S10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S11_ARESETN"
              }
            }
          },
          "S11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S12_ARESETN"
              }
            }
          },
          "S12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S13_ARESETN"
              }
            }
          },
          "S13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S14_ARESETN"
              }
            }
          },
          "S14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S15_ARESETN"
              }
            }
          },
          "S15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vitis_design_xbar_1",
            "xci_path": "ip/vitis_design_xbar_1/vitis_design_xbar_1.xci",
            "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "16"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S04_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S05_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S06_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S07_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S08_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S09_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S10_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S11_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S12_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S13_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S14_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S15_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s00_regslice_3",
                "xci_path": "ip/vitis_design_s00_regslice_3/vitis_design_s00_regslice_3.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_0",
                "xci_path": "ip/vitis_design_auto_us_df_0/vitis_design_auto_us_df_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s01_regslice_2",
                "xci_path": "ip/vitis_design_s01_regslice_2/vitis_design_s01_regslice_2.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_1",
                "xci_path": "ip/vitis_design_auto_us_df_1/vitis_design_auto_us_df_1.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s02_regslice_0",
                "xci_path": "ip/vitis_design_s02_regslice_0/vitis_design_s02_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/s02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_2",
                "xci_path": "ip/vitis_design_auto_us_df_2/vitis_design_auto_us_df_2.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s02_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s03_regslice_0",
                "xci_path": "ip/vitis_design_s03_regslice_0/vitis_design_s03_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/s03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_3",
                "xci_path": "ip/vitis_design_auto_us_df_3/vitis_design_auto_us_df_3.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s03_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s04_regslice_0",
                "xci_path": "ip/vitis_design_s04_regslice_0/vitis_design_s04_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/s04_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_4",
                "xci_path": "ip/vitis_design_auto_us_df_4/vitis_design_auto_us_df_4.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s04_couplers_to_s04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s04_regslice/S_AXI"
                ]
              },
              "s04_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s04_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s04_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s04_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s05_regslice_0",
                "xci_path": "ip/vitis_design_s05_regslice_0/vitis_design_s05_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/s05_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_5",
                "xci_path": "ip/vitis_design_auto_us_df_5/vitis_design_auto_us_df_5.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s05_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s05_couplers_to_s05_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s05_regslice/S_AXI"
                ]
              },
              "s05_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s05_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s05_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s05_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s06_regslice_0",
                "xci_path": "ip/vitis_design_s06_regslice_0/vitis_design_s06_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/s06_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s06_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s06_data_fifo_0",
                "xci_path": "ip/vitis_design_s06_data_fifo_0/vitis_design_s06_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/s06_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s06_couplers_to_s06_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s06_regslice/S_AXI"
                ]
              },
              "s06_data_fifo_to_s06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s06_data_fifo/M_AXI"
                ]
              },
              "s06_regslice_to_s06_data_fifo": {
                "interface_ports": [
                  "s06_regslice/M_AXI",
                  "s06_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s06_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s06_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s06_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s06_regslice/aresetn"
                ]
              }
            }
          },
          "s07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s07_regslice_0",
                "xci_path": "ip/vitis_design_s07_regslice_0/vitis_design_s07_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/s07_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s07_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s07_data_fifo_0",
                "xci_path": "ip/vitis_design_s07_data_fifo_0/vitis_design_s07_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/s07_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s07_couplers_to_s07_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s07_regslice/S_AXI"
                ]
              },
              "s07_data_fifo_to_s07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s07_data_fifo/M_AXI"
                ]
              },
              "s07_regslice_to_s07_data_fifo": {
                "interface_ports": [
                  "s07_regslice/M_AXI",
                  "s07_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s07_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s07_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s07_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s07_regslice/aresetn"
                ]
              }
            }
          },
          "s08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s08_regslice_0",
                "xci_path": "ip/vitis_design_s08_regslice_0/vitis_design_s08_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/s08_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s08_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s08_data_fifo_0",
                "xci_path": "ip/vitis_design_s08_data_fifo_0/vitis_design_s08_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/s08_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s08_couplers_to_s08_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s08_regslice/S_AXI"
                ]
              },
              "s08_data_fifo_to_s08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s08_data_fifo/M_AXI"
                ]
              },
              "s08_regslice_to_s08_data_fifo": {
                "interface_ports": [
                  "s08_regslice/M_AXI",
                  "s08_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s08_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s08_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s08_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s08_regslice/aresetn"
                ]
              }
            }
          },
          "s09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s09_regslice_0",
                "xci_path": "ip/vitis_design_s09_regslice_0/vitis_design_s09_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/s09_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s09_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s09_data_fifo_0",
                "xci_path": "ip/vitis_design_s09_data_fifo_0/vitis_design_s09_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s09_couplers/s09_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s09_couplers_to_s09_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s09_regslice/S_AXI"
                ]
              },
              "s09_data_fifo_to_s09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s09_data_fifo/M_AXI"
                ]
              },
              "s09_regslice_to_s09_data_fifo": {
                "interface_ports": [
                  "s09_regslice/M_AXI",
                  "s09_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s09_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s09_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s09_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s09_regslice/aresetn"
                ]
              }
            }
          },
          "s10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s10_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s10_regslice_0",
                "xci_path": "ip/vitis_design_s10_regslice_0/vitis_design_s10_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/s10_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s10_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s10_data_fifo_0",
                "xci_path": "ip/vitis_design_s10_data_fifo_0/vitis_design_s10_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s10_couplers/s10_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s10_couplers_to_s10_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s10_regslice/S_AXI"
                ]
              },
              "s10_data_fifo_to_s10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s10_data_fifo/M_AXI"
                ]
              },
              "s10_regslice_to_s10_data_fifo": {
                "interface_ports": [
                  "s10_regslice/M_AXI",
                  "s10_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s10_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s10_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s10_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s10_regslice/aresetn"
                ]
              }
            }
          },
          "s11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s11_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s11_regslice_0",
                "xci_path": "ip/vitis_design_s11_regslice_0/vitis_design_s11_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/s11_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s11_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s11_data_fifo_0",
                "xci_path": "ip/vitis_design_s11_data_fifo_0/vitis_design_s11_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s11_couplers/s11_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s11_couplers_to_s11_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s11_regslice/S_AXI"
                ]
              },
              "s11_data_fifo_to_s11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s11_data_fifo/M_AXI"
                ]
              },
              "s11_regslice_to_s11_data_fifo": {
                "interface_ports": [
                  "s11_regslice/M_AXI",
                  "s11_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s11_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s11_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s11_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s11_regslice/aresetn"
                ]
              }
            }
          },
          "s12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s12_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s12_regslice_0",
                "xci_path": "ip/vitis_design_s12_regslice_0/vitis_design_s12_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s12_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_s12_data_fifo_0",
                "xci_path": "ip/vitis_design_s12_data_fifo_0/vitis_design_s12_data_fifo_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s12_couplers_to_s12_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s12_regslice/S_AXI"
                ]
              },
              "s12_data_fifo_to_s12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s12_data_fifo/M_AXI"
                ]
              },
              "s12_regslice_to_s12_data_fifo": {
                "interface_ports": [
                  "s12_regslice/M_AXI",
                  "s12_data_fifo/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s12_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s12_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s12_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s12_regslice/aresetn"
                ]
              }
            }
          },
          "s13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s13_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s13_regslice_0",
                "xci_path": "ip/vitis_design_s13_regslice_0/vitis_design_s13_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/s13_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_6",
                "xci_path": "ip/vitis_design_auto_us_df_6/vitis_design_auto_us_df_6.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s13_couplers_to_s13_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s13_regslice/S_AXI"
                ]
              },
              "s13_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s13_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s13_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s13_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s14_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s14_regslice_0",
                "xci_path": "ip/vitis_design_s14_regslice_0/vitis_design_s14_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s14_couplers/s14_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_7",
                "xci_path": "ip/vitis_design_auto_us_df_7/vitis_design_auto_us_df_7.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s14_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s14_couplers_to_s14_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s14_regslice/S_AXI"
                ]
              },
              "s14_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s14_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s14_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s14_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s15_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s15_regslice_0",
                "xci_path": "ip/vitis_design_s15_regslice_0/vitis_design_s15_regslice_0.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s15_couplers/s15_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_8",
                "xci_path": "ip/vitis_design_auto_us_df_8/vitis_design_auto_us_df_8.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/s15_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s15_couplers_to_s15_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s15_regslice/S_AXI"
                ]
              },
              "s15_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s15_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s15_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s15_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_m00_data_fifo_2",
                "xci_path": "ip/vitis_design_m00_data_fifo_2/vitis_design_m00_data_fifo_2.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m00_regslice_3",
                "xci_path": "ip/vitis_design_m00_regslice_3/vitis_design_m00_regslice_3.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_ds_1",
                "xci_path": "ip/vitis_design_auto_ds_1/vitis_design_auto_ds_1.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "256"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_auto_ds": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s05_couplers": {
            "interface_ports": [
              "S05_AXI",
              "s05_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s06_couplers": {
            "interface_ports": [
              "S06_AXI",
              "s06_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s07_couplers": {
            "interface_ports": [
              "S07_AXI",
              "s07_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s08_couplers": {
            "interface_ports": [
              "S08_AXI",
              "s08_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s09_couplers": {
            "interface_ports": [
              "S09_AXI",
              "s09_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s10_couplers": {
            "interface_ports": [
              "S10_AXI",
              "s10_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s11_couplers": {
            "interface_ports": [
              "S11_AXI",
              "s11_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s12_couplers": {
            "interface_ports": [
              "S12_AXI",
              "s12_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s13_couplers": {
            "interface_ports": [
              "S13_AXI",
              "s13_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s14_couplers": {
            "interface_ports": [
              "S14_AXI",
              "s14_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_to_s15_couplers": {
            "interface_ports": [
              "S15_AXI",
              "s15_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ps_e_S_AXI_HP0_FPD": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "s05_couplers_to_xbar": {
            "interface_ports": [
              "s05_couplers/M_AXI",
              "xbar/S05_AXI"
            ]
          },
          "s06_couplers_to_xbar": {
            "interface_ports": [
              "s06_couplers/M_AXI",
              "xbar/S06_AXI"
            ]
          },
          "s07_couplers_to_xbar": {
            "interface_ports": [
              "s07_couplers/M_AXI",
              "xbar/S07_AXI"
            ]
          },
          "s08_couplers_to_xbar": {
            "interface_ports": [
              "s08_couplers/M_AXI",
              "xbar/S08_AXI"
            ]
          },
          "s09_couplers_to_xbar": {
            "interface_ports": [
              "s09_couplers/M_AXI",
              "xbar/S09_AXI"
            ]
          },
          "s10_couplers_to_xbar": {
            "interface_ports": [
              "s10_couplers/M_AXI",
              "xbar/S10_AXI"
            ]
          },
          "s11_couplers_to_xbar": {
            "interface_ports": [
              "s11_couplers/M_AXI",
              "xbar/S11_AXI"
            ]
          },
          "s12_couplers_to_xbar": {
            "interface_ports": [
              "s12_couplers/M_AXI",
              "xbar/S12_AXI"
            ]
          },
          "s13_couplers_to_xbar": {
            "interface_ports": [
              "s13_couplers/M_AXI",
              "xbar/S13_AXI"
            ]
          },
          "s14_couplers_to_xbar": {
            "interface_ports": [
              "s14_couplers/M_AXI",
              "xbar/S14_AXI"
            ]
          },
          "s15_couplers_to_xbar": {
            "interface_ports": [
              "s15_couplers/M_AXI",
              "xbar/S15_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ps_e_S_AXI_HP0_FPD_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s04_couplers/S_ACLK",
              "s05_couplers/S_ACLK",
              "s06_couplers/S_ACLK",
              "s07_couplers/S_ACLK",
              "s08_couplers/S_ACLK",
              "s09_couplers/S_ACLK",
              "s10_couplers/S_ACLK",
              "s11_couplers/S_ACLK",
              "s12_couplers/S_ACLK",
              "s13_couplers/S_ACLK",
              "s14_couplers/S_ACLK",
              "s15_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "s05_couplers/M_ACLK",
              "s06_couplers/M_ACLK",
              "s07_couplers/M_ACLK",
              "s08_couplers/M_ACLK",
              "s09_couplers/M_ACLK",
              "s10_couplers/M_ACLK",
              "s11_couplers/M_ACLK",
              "s12_couplers/M_ACLK",
              "s13_couplers/M_ACLK",
              "s14_couplers/M_ACLK",
              "s15_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP0_FPD_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s04_couplers/S_ARESETN",
              "s05_couplers/S_ARESETN",
              "s06_couplers/S_ARESETN",
              "s07_couplers/S_ARESETN",
              "s08_couplers/S_ARESETN",
              "s09_couplers/S_ARESETN",
              "s10_couplers/S_ARESETN",
              "s11_couplers/S_ARESETN",
              "s12_couplers/S_ARESETN",
              "s13_couplers/S_ARESETN",
              "s14_couplers/S_ARESETN",
              "s15_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "s05_couplers/M_ARESETN",
              "s06_couplers/M_ARESETN",
              "s07_couplers/M_ARESETN",
              "s08_couplers/M_ARESETN",
              "s09_couplers/M_ARESETN",
              "s10_couplers/M_ARESETN",
              "s11_couplers/M_ARESETN",
              "s12_couplers/M_ARESETN",
              "s13_couplers/M_ARESETN",
              "s14_couplers/M_ARESETN",
              "s15_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ic_ps_e_S_AXI_HP1_FPD": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/vitis_design_axi_ic_ps_e_S_AXI_HP1_FPD_0/vitis_design_axi_ic_ps_e_S_AXI_HP1_FPD_0.xci",
        "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD",
        "xci_name": "vitis_design_axi_ic_ps_e_S_AXI_HP1_FPD_0",
        "parameters": {
          "M00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "vitis_design_xbar_2",
            "xci_path": "ip/vitis_design_xbar_2/vitis_design_xbar_2.xci",
            "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s00_regslice_4",
                "xci_path": "ip/vitis_design_s00_regslice_4/vitis_design_s00_regslice_4.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_9",
                "xci_path": "ip/vitis_design_auto_us_df_9/vitis_design_auto_us_df_9.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_s01_regslice_3",
                "xci_path": "ip/vitis_design_s01_regslice_3/vitis_design_s01_regslice_3.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vitis_design_auto_us_df_10",
                "xci_path": "ip/vitis_design_auto_us_df_10/vitis_design_auto_us_df_10.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "vitis_design_m00_data_fifo_3",
                "xci_path": "ip/vitis_design_m00_data_fifo_3/vitis_design_m00_data_fifo_3.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "vitis_design_m00_regslice_4",
                "xci_path": "ip/vitis_design_m00_regslice_4/vitis_design_m00_regslice_4.xci",
                "inst_hier_path": "axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "m00_data_fifo/S_AXI"
                ]
              },
              "m00_data_fifo_to_m00_regslice": {
                "interface_ports": [
                  "m00_data_fifo/M_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "m00_data_fifo/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "m00_data_fifo/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ps_e_S_AXI_HP1_FPD_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP1_FPD_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ps_e_S_AXI_HP1_FPD": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ps_e_S_AXI_HP1_FPD_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_ic_ps_e_S_AXI_HP1_FPD_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_intc_0_intr_1_interrupt_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "vitis_design_axi_intc_0_intr_1_interrupt_concat_0",
        "xci_path": "ip/vitis_design_axi_intc_0_intr_1_interrupt_concat_0/vitis_design_axi_intc_0_intr_1_interrupt_concat_0.xci",
        "inst_hier_path": "axi_intc_0_intr_1_interrupt_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "irq_const_tieoff": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "vitis_design_irq_const_tieoff_0",
        "xci_path": "ip/vitis_design_irq_const_tieoff_0/vitis_design_irq_const_tieoff_0.xci",
        "inst_hier_path": "irq_const_tieoff",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "System_DPA": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIMM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_MON": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI4": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI5": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI6": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI7": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI8": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI9": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI10": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_MON1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI11": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI4": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI12": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI13": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_S_AXI5": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI14": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "MON_M_AXI15": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "trace_clk": {
            "type": "clk",
            "direction": "I"
          },
          "trace_rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dpa_ctrl_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/vitis_design_dpa_ctrl_interconnect_0/vitis_design_dpa_ctrl_interconnect_0.xci",
            "inst_hier_path": "System_DPA/dpa_ctrl_interconnect",
            "xci_name": "vitis_design_dpa_ctrl_interconnect_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "M08_HAS_REGSLICE": {
                "value": "1"
              },
              "M09_HAS_REGSLICE": {
                "value": "1"
              },
              "M10_HAS_REGSLICE": {
                "value": "1"
              },
              "M11_HAS_REGSLICE": {
                "value": "1"
              },
              "M12_HAS_REGSLICE": {
                "value": "1"
              },
              "M13_HAS_REGSLICE": {
                "value": "1"
              },
              "M14_HAS_REGSLICE": {
                "value": "1"
              },
              "M15_HAS_REGSLICE": {
                "value": "1"
              },
              "M16_HAS_REGSLICE": {
                "value": "1"
              },
              "M17_HAS_REGSLICE": {
                "value": "1"
              },
              "M18_HAS_REGSLICE": {
                "value": "1"
              },
              "M19_HAS_REGSLICE": {
                "value": "1"
              },
              "M20_HAS_REGSLICE": {
                "value": "1"
              },
              "M21_HAS_REGSLICE": {
                "value": "1"
              },
              "M22_HAS_REGSLICE": {
                "value": "1"
              },
              "M23_HAS_REGSLICE": {
                "value": "1"
              },
              "M24_HAS_REGSLICE": {
                "value": "1"
              },
              "M25_HAS_REGSLICE": {
                "value": "1"
              },
              "M26_HAS_REGSLICE": {
                "value": "1"
              },
              "M27_HAS_REGSLICE": {
                "value": "1"
              },
              "M28_HAS_REGSLICE": {
                "value": "1"
              },
              "M29_HAS_REGSLICE": {
                "value": "1"
              },
              "M30_HAS_REGSLICE": {
                "value": "1"
              },
              "M31_HAS_REGSLICE": {
                "value": "1"
              },
              "M32_HAS_REGSLICE": {
                "value": "1"
              },
              "M33_HAS_REGSLICE": {
                "value": "1"
              },
              "M34_HAS_REGSLICE": {
                "value": "1"
              },
              "M35_HAS_REGSLICE": {
                "value": "1"
              },
              "M36_HAS_REGSLICE": {
                "value": "1"
              },
              "M37_HAS_REGSLICE": {
                "value": "1"
              },
              "M38_HAS_REGSLICE": {
                "value": "1"
              },
              "M39_HAS_REGSLICE": {
                "value": "1"
              },
              "M40_HAS_REGSLICE": {
                "value": "1"
              },
              "M41_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "42"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M18_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M19_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M20_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M21_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M22_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M23_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M24_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M25_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M26_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M27_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M28_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M29_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M30_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M31_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M32_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M33_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M34_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M35_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M36_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M37_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M38_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M39_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M40_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M41_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M18_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M18_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M18_ARESETN"
                  }
                }
              },
              "M18_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M19_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M19_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M19_ARESETN"
                  }
                }
              },
              "M19_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M20_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M20_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M20_ARESETN"
                  }
                }
              },
              "M20_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M21_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M21_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M21_ARESETN"
                  }
                }
              },
              "M21_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M22_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M22_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M22_ARESETN"
                  }
                }
              },
              "M22_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M23_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M23_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M23_ARESETN"
                  }
                }
              },
              "M23_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M24_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M24_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M24_ARESETN"
                  }
                }
              },
              "M24_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M25_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M25_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M25_ARESETN"
                  }
                }
              },
              "M25_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M26_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M26_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M26_ARESETN"
                  }
                }
              },
              "M26_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M27_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M27_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M27_ARESETN"
                  }
                }
              },
              "M27_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M28_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M28_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M28_ARESETN"
                  }
                }
              },
              "M28_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M29_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M29_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M29_ARESETN"
                  }
                }
              },
              "M29_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M30_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M30_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M30_ARESETN"
                  }
                }
              },
              "M30_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M31_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M31_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M31_ARESETN"
                  }
                }
              },
              "M31_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M32_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M32_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M32_ARESETN"
                  }
                }
              },
              "M32_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M33_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M33_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M33_ARESETN"
                  }
                }
              },
              "M33_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M34_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M34_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M34_ARESETN"
                  }
                }
              },
              "M34_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M35_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M35_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M35_ARESETN"
                  }
                }
              },
              "M35_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M36_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M36_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M36_ARESETN"
                  }
                }
              },
              "M36_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M37_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M37_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M37_ARESETN"
                  }
                }
              },
              "M37_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M38_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M38_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M38_ARESETN"
                  }
                }
              },
              "M38_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M39_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M39_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M39_ARESETN"
                  }
                }
              },
              "M39_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M40_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M40_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M40_ARESETN"
                  }
                }
              },
              "M40_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M41_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M41_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M41_ARESETN"
                  }
                }
              },
              "M41_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_xbar_5",
                "xci_path": "ip/vitis_design_xbar_5/vitis_design_xbar_5.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "6"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_0_0",
                "xci_path": "ip/vitis_design_tier2_xbar_0_0/vitis_design_tier2_xbar_0_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_1_0",
                "xci_path": "ip/vitis_design_tier2_xbar_1_0/vitis_design_tier2_xbar_1_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_2_0",
                "xci_path": "ip/vitis_design_tier2_xbar_2_0/vitis_design_tier2_xbar_2_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_3": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_3_0",
                "xci_path": "ip/vitis_design_tier2_xbar_3_0/vitis_design_tier2_xbar_3_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_4": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_4_0",
                "xci_path": "ip/vitis_design_tier2_xbar_4_0/vitis_design_tier2_xbar_4_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_5": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "vitis_design_tier2_xbar_5_0",
                "xci_path": "ip/vitis_design_tier2_xbar_5_0/vitis_design_tier2_xbar_5_0.xci",
                "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/tier2_xbar_5",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i03_couplers_to_i03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i04_couplers_to_i04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i05_couplers_to_i05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_s00_regslice_5",
                    "xci_path": "ip/vitis_design_s00_regslice_5/vitis_design_s00_regslice_5.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "vitis_design_auto_pc_9",
                    "xci_path": "ip/vitis_design_auto_pc_9/vitis_design_auto_pc_9.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m00_regslice_5",
                    "xci_path": "ip/vitis_design_m00_regslice_5/vitis_design_m00_regslice_5.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m01_regslice_5",
                    "xci_path": "ip/vitis_design_m01_regslice_5/vitis_design_m01_regslice_5.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m02_regslice_3",
                    "xci_path": "ip/vitis_design_m02_regslice_3/vitis_design_m02_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m02_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m03_regslice_3",
                    "xci_path": "ip/vitis_design_m03_regslice_3/vitis_design_m03_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m03_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m04_regslice_3",
                    "xci_path": "ip/vitis_design_m04_regslice_3/vitis_design_m04_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m04_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m05_regslice_3",
                    "xci_path": "ip/vitis_design_m05_regslice_3/vitis_design_m05_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m05_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m06_regslice_3",
                    "xci_path": "ip/vitis_design_m06_regslice_3/vitis_design_m06_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m06_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m07_regslice_3",
                    "xci_path": "ip/vitis_design_m07_regslice_3/vitis_design_m07_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m07_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m08_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m08_regslice_3",
                    "xci_path": "ip/vitis_design_m08_regslice_3/vitis_design_m08_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m08_couplers/m08_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m08_regslice/S_AXI"
                    ]
                  },
                  "m08_regslice_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m08_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m08_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m08_regslice/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m09_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m09_regslice_3",
                    "xci_path": "ip/vitis_design_m09_regslice_3/vitis_design_m09_regslice_3.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m09_couplers/m09_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m09_regslice/S_AXI"
                    ]
                  },
                  "m09_regslice_to_m09_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m09_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m09_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m09_regslice/aresetn"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m10_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m10_regslice_0",
                    "xci_path": "ip/vitis_design_m10_regslice_0/vitis_design_m10_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m10_couplers/m10_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m10_regslice/S_AXI"
                    ]
                  },
                  "m10_regslice_to_m10_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m10_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m10_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m10_regslice/aresetn"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m11_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m11_regslice_0",
                    "xci_path": "ip/vitis_design_m11_regslice_0/vitis_design_m11_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m11_couplers/m11_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m11_regslice/S_AXI"
                    ]
                  },
                  "m11_regslice_to_m11_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m11_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m11_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m11_regslice/aresetn"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m12_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m12_regslice_0",
                    "xci_path": "ip/vitis_design_m12_regslice_0/vitis_design_m12_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m12_couplers/m12_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m12_regslice/S_AXI"
                    ]
                  },
                  "m12_regslice_to_m12_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m12_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m12_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m12_regslice/aresetn"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m13_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m13_regslice_0",
                    "xci_path": "ip/vitis_design_m13_regslice_0/vitis_design_m13_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m13_couplers/m13_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m13_regslice/S_AXI"
                    ]
                  },
                  "m13_regslice_to_m13_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m13_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m13_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m13_regslice/aresetn"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m14_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m14_regslice_0",
                    "xci_path": "ip/vitis_design_m14_regslice_0/vitis_design_m14_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m14_couplers/m14_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m14_regslice/S_AXI"
                    ]
                  },
                  "m14_regslice_to_m14_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m14_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m14_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m14_regslice/aresetn"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m15_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m15_regslice_0",
                    "xci_path": "ip/vitis_design_m15_regslice_0/vitis_design_m15_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m15_couplers/m15_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m15_regslice/S_AXI"
                    ]
                  },
                  "m15_regslice_to_m15_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m15_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m15_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m15_regslice/aresetn"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m16_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m16_regslice_0",
                    "xci_path": "ip/vitis_design_m16_regslice_0/vitis_design_m16_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m16_couplers/m16_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m16_couplers_to_m16_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m16_regslice/S_AXI"
                    ]
                  },
                  "m16_regslice_to_m16_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m16_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m16_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m16_regslice/aresetn"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m17_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m17_regslice_0",
                    "xci_path": "ip/vitis_design_m17_regslice_0/vitis_design_m17_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m17_couplers/m17_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m17_couplers_to_m17_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m17_regslice/S_AXI"
                    ]
                  },
                  "m17_regslice_to_m17_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m17_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m17_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m17_regslice/aresetn"
                    ]
                  }
                }
              },
              "m18_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m18_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m18_regslice_0",
                    "xci_path": "ip/vitis_design_m18_regslice_0/vitis_design_m18_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m18_couplers/m18_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m18_couplers_to_m18_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m18_regslice/S_AXI"
                    ]
                  },
                  "m18_regslice_to_m18_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m18_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m18_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m18_regslice/aresetn"
                    ]
                  }
                }
              },
              "m19_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m19_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m19_regslice_0",
                    "xci_path": "ip/vitis_design_m19_regslice_0/vitis_design_m19_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m19_couplers/m19_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m19_couplers_to_m19_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m19_regslice/S_AXI"
                    ]
                  },
                  "m19_regslice_to_m19_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m19_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m19_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m19_regslice/aresetn"
                    ]
                  }
                }
              },
              "m20_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m20_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m20_regslice_0",
                    "xci_path": "ip/vitis_design_m20_regslice_0/vitis_design_m20_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m20_couplers/m20_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m20_couplers_to_m20_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m20_regslice/S_AXI"
                    ]
                  },
                  "m20_regslice_to_m20_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m20_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m20_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m20_regslice/aresetn"
                    ]
                  }
                }
              },
              "m21_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m21_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m21_regslice_0",
                    "xci_path": "ip/vitis_design_m21_regslice_0/vitis_design_m21_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m21_couplers/m21_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m21_couplers_to_m21_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m21_regslice/S_AXI"
                    ]
                  },
                  "m21_regslice_to_m21_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m21_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m21_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m21_regslice/aresetn"
                    ]
                  }
                }
              },
              "m22_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m22_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m22_regslice_0",
                    "xci_path": "ip/vitis_design_m22_regslice_0/vitis_design_m22_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m22_couplers/m22_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m22_couplers_to_m22_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m22_regslice/S_AXI"
                    ]
                  },
                  "m22_regslice_to_m22_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m22_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m22_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m22_regslice/aresetn"
                    ]
                  }
                }
              },
              "m23_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m23_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m23_regslice_0",
                    "xci_path": "ip/vitis_design_m23_regslice_0/vitis_design_m23_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m23_couplers/m23_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m23_couplers_to_m23_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m23_regslice/S_AXI"
                    ]
                  },
                  "m23_regslice_to_m23_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m23_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m23_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m23_regslice/aresetn"
                    ]
                  }
                }
              },
              "m24_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m24_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m24_regslice_0",
                    "xci_path": "ip/vitis_design_m24_regslice_0/vitis_design_m24_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m24_couplers/m24_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m24_couplers_to_m24_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m24_regslice/S_AXI"
                    ]
                  },
                  "m24_regslice_to_m24_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m24_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m24_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m24_regslice/aresetn"
                    ]
                  }
                }
              },
              "m25_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m25_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m25_regslice_0",
                    "xci_path": "ip/vitis_design_m25_regslice_0/vitis_design_m25_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m25_couplers/m25_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m25_couplers_to_m25_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m25_regslice/S_AXI"
                    ]
                  },
                  "m25_regslice_to_m25_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m25_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m25_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m25_regslice/aresetn"
                    ]
                  }
                }
              },
              "m26_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m26_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m26_regslice_0",
                    "xci_path": "ip/vitis_design_m26_regslice_0/vitis_design_m26_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m26_couplers/m26_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m26_couplers_to_m26_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m26_regslice/S_AXI"
                    ]
                  },
                  "m26_regslice_to_m26_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m26_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m26_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m26_regslice/aresetn"
                    ]
                  }
                }
              },
              "m27_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m27_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m27_regslice_0",
                    "xci_path": "ip/vitis_design_m27_regslice_0/vitis_design_m27_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m27_couplers/m27_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m27_couplers_to_m27_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m27_regslice/S_AXI"
                    ]
                  },
                  "m27_regslice_to_m27_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m27_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m27_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m27_regslice/aresetn"
                    ]
                  }
                }
              },
              "m28_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m28_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m28_regslice_0",
                    "xci_path": "ip/vitis_design_m28_regslice_0/vitis_design_m28_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m28_couplers/m28_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m28_couplers_to_m28_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m28_regslice/S_AXI"
                    ]
                  },
                  "m28_regslice_to_m28_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m28_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m28_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m28_regslice/aresetn"
                    ]
                  }
                }
              },
              "m29_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m29_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m29_regslice_0",
                    "xci_path": "ip/vitis_design_m29_regslice_0/vitis_design_m29_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m29_couplers/m29_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m29_couplers_to_m29_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m29_regslice/S_AXI"
                    ]
                  },
                  "m29_regslice_to_m29_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m29_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m29_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m29_regslice/aresetn"
                    ]
                  }
                }
              },
              "m30_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m30_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m30_regslice_0",
                    "xci_path": "ip/vitis_design_m30_regslice_0/vitis_design_m30_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m30_couplers/m30_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m30_couplers_to_m30_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m30_regslice/S_AXI"
                    ]
                  },
                  "m30_regslice_to_m30_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m30_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m30_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m30_regslice/aresetn"
                    ]
                  }
                }
              },
              "m31_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m31_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m31_regslice_0",
                    "xci_path": "ip/vitis_design_m31_regslice_0/vitis_design_m31_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m31_couplers/m31_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m31_couplers_to_m31_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m31_regslice/S_AXI"
                    ]
                  },
                  "m31_regslice_to_m31_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m31_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m31_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m31_regslice/aresetn"
                    ]
                  }
                }
              },
              "m32_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m32_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m32_regslice_0",
                    "xci_path": "ip/vitis_design_m32_regslice_0/vitis_design_m32_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m32_couplers/m32_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m32_couplers_to_m32_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m32_regslice/S_AXI"
                    ]
                  },
                  "m32_regslice_to_m32_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m32_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m32_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m32_regslice/aresetn"
                    ]
                  }
                }
              },
              "m33_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m33_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m33_regslice_0",
                    "xci_path": "ip/vitis_design_m33_regslice_0/vitis_design_m33_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m33_couplers/m33_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m33_couplers_to_m33_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m33_regslice/S_AXI"
                    ]
                  },
                  "m33_regslice_to_m33_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m33_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m33_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m33_regslice/aresetn"
                    ]
                  }
                }
              },
              "m34_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m34_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m34_regslice_0",
                    "xci_path": "ip/vitis_design_m34_regslice_0/vitis_design_m34_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m34_couplers/m34_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m34_couplers_to_m34_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m34_regslice/S_AXI"
                    ]
                  },
                  "m34_regslice_to_m34_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m34_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m34_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m34_regslice/aresetn"
                    ]
                  }
                }
              },
              "m35_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m35_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m35_regslice_0",
                    "xci_path": "ip/vitis_design_m35_regslice_0/vitis_design_m35_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m35_couplers/m35_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m35_couplers_to_m35_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m35_regslice/S_AXI"
                    ]
                  },
                  "m35_regslice_to_m35_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m35_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m35_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m35_regslice/aresetn"
                    ]
                  }
                }
              },
              "m36_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m36_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m36_regslice_0",
                    "xci_path": "ip/vitis_design_m36_regslice_0/vitis_design_m36_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m36_couplers/m36_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m36_couplers_to_m36_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m36_regslice/S_AXI"
                    ]
                  },
                  "m36_regslice_to_m36_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m36_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m36_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m36_regslice/aresetn"
                    ]
                  }
                }
              },
              "m37_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m37_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m37_regslice_0",
                    "xci_path": "ip/vitis_design_m37_regslice_0/vitis_design_m37_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m37_couplers/m37_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m37_couplers_to_m37_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m37_regslice/S_AXI"
                    ]
                  },
                  "m37_regslice_to_m37_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m37_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m37_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m37_regslice/aresetn"
                    ]
                  }
                }
              },
              "m38_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m38_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m38_regslice_0",
                    "xci_path": "ip/vitis_design_m38_regslice_0/vitis_design_m38_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m38_couplers/m38_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m38_couplers_to_m38_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m38_regslice/S_AXI"
                    ]
                  },
                  "m38_regslice_to_m38_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m38_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m38_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m38_regslice/aresetn"
                    ]
                  }
                }
              },
              "m39_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m39_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m39_regslice_0",
                    "xci_path": "ip/vitis_design_m39_regslice_0/vitis_design_m39_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m39_couplers/m39_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m39_couplers_to_m39_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m39_regslice/S_AXI"
                    ]
                  },
                  "m39_regslice_to_m39_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m39_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m39_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m39_regslice/aresetn"
                    ]
                  }
                }
              },
              "m40_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m40_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m40_regslice_0",
                    "xci_path": "ip/vitis_design_m40_regslice_0/vitis_design_m40_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m40_couplers/m40_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m40_couplers_to_m40_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m40_regslice/S_AXI"
                    ]
                  },
                  "m40_regslice_to_m40_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m40_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m40_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m40_regslice/aresetn"
                    ]
                  }
                }
              },
              "m41_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m41_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "vitis_design_m41_regslice_0",
                    "xci_path": "ip/vitis_design_m41_regslice_0/vitis_design_m41_regslice_0.xci",
                    "inst_hier_path": "System_DPA/dpa_ctrl_interconnect/m41_couplers/m41_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m41_couplers_to_m41_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m41_regslice/S_AXI"
                    ]
                  },
                  "m41_regslice_to_m41_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m41_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m41_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m41_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "dpa_ctrl_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "i03_couplers_to_tier2_xbar_3": {
                "interface_ports": [
                  "i03_couplers/M_AXI",
                  "tier2_xbar_3/S00_AXI"
                ]
              },
              "i04_couplers_to_tier2_xbar_4": {
                "interface_ports": [
                  "i04_couplers/M_AXI",
                  "tier2_xbar_4/S00_AXI"
                ]
              },
              "i05_couplers_to_tier2_xbar_5": {
                "interface_ports": [
                  "i05_couplers/M_AXI",
                  "tier2_xbar_5/S00_AXI"
                ]
              },
              "m00_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "m14_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "m15_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "m16_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "m17_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "m18_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M18_AXI",
                  "m18_couplers/M_AXI"
                ]
              },
              "m19_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M19_AXI",
                  "m19_couplers/M_AXI"
                ]
              },
              "m20_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M20_AXI",
                  "m20_couplers/M_AXI"
                ]
              },
              "m21_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M21_AXI",
                  "m21_couplers/M_AXI"
                ]
              },
              "m22_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M22_AXI",
                  "m22_couplers/M_AXI"
                ]
              },
              "m23_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M23_AXI",
                  "m23_couplers/M_AXI"
                ]
              },
              "m24_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M24_AXI",
                  "m24_couplers/M_AXI"
                ]
              },
              "m25_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M25_AXI",
                  "m25_couplers/M_AXI"
                ]
              },
              "m26_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M26_AXI",
                  "m26_couplers/M_AXI"
                ]
              },
              "m27_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M27_AXI",
                  "m27_couplers/M_AXI"
                ]
              },
              "m28_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M28_AXI",
                  "m28_couplers/M_AXI"
                ]
              },
              "m29_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M29_AXI",
                  "m29_couplers/M_AXI"
                ]
              },
              "m30_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M30_AXI",
                  "m30_couplers/M_AXI"
                ]
              },
              "m31_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M31_AXI",
                  "m31_couplers/M_AXI"
                ]
              },
              "m32_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M32_AXI",
                  "m32_couplers/M_AXI"
                ]
              },
              "m33_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M33_AXI",
                  "m33_couplers/M_AXI"
                ]
              },
              "m34_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M34_AXI",
                  "m34_couplers/M_AXI"
                ]
              },
              "m35_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M35_AXI",
                  "m35_couplers/M_AXI"
                ]
              },
              "m36_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M36_AXI",
                  "m36_couplers/M_AXI"
                ]
              },
              "m37_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M37_AXI",
                  "m37_couplers/M_AXI"
                ]
              },
              "m38_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M38_AXI",
                  "m38_couplers/M_AXI"
                ]
              },
              "m39_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M39_AXI",
                  "m39_couplers/M_AXI"
                ]
              },
              "m40_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M40_AXI",
                  "m40_couplers/M_AXI"
                ]
              },
              "m41_couplers_to_dpa_ctrl_interconnect": {
                "interface_ports": [
                  "M41_AXI",
                  "m41_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m18_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M02_AXI",
                  "m18_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m19_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M03_AXI",
                  "m19_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m20_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M04_AXI",
                  "m20_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m21_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M05_AXI",
                  "m21_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m22_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M06_AXI",
                  "m22_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m23_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M07_AXI",
                  "m23_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m24_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M00_AXI",
                  "m24_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m25_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M01_AXI",
                  "m25_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m26_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M02_AXI",
                  "m26_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m27_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M03_AXI",
                  "m27_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m28_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M04_AXI",
                  "m28_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m29_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M05_AXI",
                  "m29_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m30_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M06_AXI",
                  "m30_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m31_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M07_AXI",
                  "m31_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m32_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M00_AXI",
                  "m32_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m33_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M01_AXI",
                  "m33_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m34_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M02_AXI",
                  "m34_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m35_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M03_AXI",
                  "m35_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m36_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M04_AXI",
                  "m36_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m37_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M05_AXI",
                  "m37_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m38_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M06_AXI",
                  "m38_couplers/S_AXI"
                ]
              },
              "tier2_xbar_4_to_m39_couplers": {
                "interface_ports": [
                  "tier2_xbar_4/M07_AXI",
                  "m39_couplers/S_AXI"
                ]
              },
              "tier2_xbar_5_to_m40_couplers": {
                "interface_ports": [
                  "tier2_xbar_5/M00_AXI",
                  "m40_couplers/S_AXI"
                ]
              },
              "tier2_xbar_5_to_m41_couplers": {
                "interface_ports": [
                  "tier2_xbar_5/M01_AXI",
                  "m41_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              },
              "xbar_to_i03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "i03_couplers/S_AXI"
                ]
              },
              "xbar_to_i04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "i04_couplers/S_AXI"
                ]
              },
              "xbar_to_i05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "i05_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "dpa_ctrl_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "tier2_xbar_3/aclk",
                  "tier2_xbar_4/aclk",
                  "tier2_xbar_5/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "i03_couplers/S_ACLK",
                  "i03_couplers/M_ACLK",
                  "i04_couplers/S_ACLK",
                  "i04_couplers/M_ACLK",
                  "i05_couplers/S_ACLK",
                  "i05_couplers/M_ACLK",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m11_couplers/M_ACLK",
                  "m12_couplers/M_ACLK",
                  "m13_couplers/M_ACLK",
                  "m14_couplers/M_ACLK",
                  "m15_couplers/M_ACLK",
                  "m16_couplers/M_ACLK",
                  "m17_couplers/M_ACLK",
                  "m18_couplers/M_ACLK",
                  "m19_couplers/M_ACLK",
                  "m20_couplers/M_ACLK",
                  "m21_couplers/M_ACLK",
                  "m22_couplers/M_ACLK",
                  "m23_couplers/M_ACLK",
                  "m24_couplers/M_ACLK",
                  "m25_couplers/M_ACLK",
                  "m26_couplers/M_ACLK",
                  "m27_couplers/M_ACLK",
                  "m28_couplers/M_ACLK",
                  "m29_couplers/M_ACLK",
                  "m30_couplers/M_ACLK",
                  "m31_couplers/M_ACLK",
                  "m32_couplers/M_ACLK",
                  "m33_couplers/M_ACLK",
                  "m34_couplers/M_ACLK",
                  "m35_couplers/M_ACLK",
                  "m36_couplers/M_ACLK",
                  "m37_couplers/M_ACLK",
                  "m38_couplers/M_ACLK",
                  "m39_couplers/M_ACLK",
                  "m40_couplers/M_ACLK",
                  "m41_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK",
                  "m18_couplers/S_ACLK",
                  "m19_couplers/S_ACLK",
                  "m20_couplers/S_ACLK",
                  "m21_couplers/S_ACLK",
                  "m22_couplers/S_ACLK",
                  "m23_couplers/S_ACLK",
                  "m24_couplers/S_ACLK",
                  "m25_couplers/S_ACLK",
                  "m26_couplers/S_ACLK",
                  "m27_couplers/S_ACLK",
                  "m28_couplers/S_ACLK",
                  "m29_couplers/S_ACLK",
                  "m30_couplers/S_ACLK",
                  "m31_couplers/S_ACLK",
                  "m32_couplers/S_ACLK",
                  "m33_couplers/S_ACLK",
                  "m34_couplers/S_ACLK",
                  "m35_couplers/S_ACLK",
                  "m36_couplers/S_ACLK",
                  "m37_couplers/S_ACLK",
                  "m38_couplers/S_ACLK",
                  "m39_couplers/S_ACLK",
                  "m40_couplers/S_ACLK",
                  "m41_couplers/S_ACLK"
                ]
              },
              "dpa_ctrl_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "tier2_xbar_3/aresetn",
                  "tier2_xbar_4/aresetn",
                  "tier2_xbar_5/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "i03_couplers/S_ARESETN",
                  "i03_couplers/M_ARESETN",
                  "i04_couplers/S_ARESETN",
                  "i04_couplers/M_ARESETN",
                  "i05_couplers/S_ARESETN",
                  "i05_couplers/M_ARESETN",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m11_couplers/M_ARESETN",
                  "m12_couplers/M_ARESETN",
                  "m13_couplers/M_ARESETN",
                  "m14_couplers/M_ARESETN",
                  "m15_couplers/M_ARESETN",
                  "m16_couplers/M_ARESETN",
                  "m17_couplers/M_ARESETN",
                  "m18_couplers/M_ARESETN",
                  "m19_couplers/M_ARESETN",
                  "m20_couplers/M_ARESETN",
                  "m21_couplers/M_ARESETN",
                  "m22_couplers/M_ARESETN",
                  "m23_couplers/M_ARESETN",
                  "m24_couplers/M_ARESETN",
                  "m25_couplers/M_ARESETN",
                  "m26_couplers/M_ARESETN",
                  "m27_couplers/M_ARESETN",
                  "m28_couplers/M_ARESETN",
                  "m29_couplers/M_ARESETN",
                  "m30_couplers/M_ARESETN",
                  "m31_couplers/M_ARESETN",
                  "m32_couplers/M_ARESETN",
                  "m33_couplers/M_ARESETN",
                  "m34_couplers/M_ARESETN",
                  "m35_couplers/M_ARESETN",
                  "m36_couplers/M_ARESETN",
                  "m37_couplers/M_ARESETN",
                  "m38_couplers/M_ARESETN",
                  "m39_couplers/M_ARESETN",
                  "m40_couplers/M_ARESETN",
                  "m41_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN",
                  "m18_couplers/S_ARESETN",
                  "m19_couplers/S_ARESETN",
                  "m20_couplers/S_ARESETN",
                  "m21_couplers/S_ARESETN",
                  "m22_couplers/S_ARESETN",
                  "m23_couplers/S_ARESETN",
                  "m24_couplers/S_ARESETN",
                  "m25_couplers/S_ARESETN",
                  "m26_couplers/S_ARESETN",
                  "m27_couplers/S_ARESETN",
                  "m28_couplers/S_ARESETN",
                  "m29_couplers/S_ARESETN",
                  "m30_couplers/S_ARESETN",
                  "m31_couplers/S_ARESETN",
                  "m32_couplers/S_ARESETN",
                  "m33_couplers/S_ARESETN",
                  "m34_couplers/S_ARESETN",
                  "m35_couplers/S_ARESETN",
                  "m36_couplers/S_ARESETN",
                  "m37_couplers/S_ARESETN",
                  "m38_couplers/S_ARESETN",
                  "m39_couplers/S_ARESETN",
                  "m40_couplers/S_ARESETN",
                  "m41_couplers/S_ARESETN"
                ]
              }
            }
          },
          "dpa_hub": {
            "vlnv": "xilinx.com:ip:emulation_profiler_core:1.0",
            "xci_name": "vitis_design_dpa_hub_0",
            "xci_path": "ip/vitis_design_dpa_hub_0/vitis_design_dpa_hub_0.xci",
            "inst_hier_path": "System_DPA/dpa_hub",
            "parameters": {
              "NUM_TRACE_PORTS": {
                "value": "63"
              },
              "S_AXIMM_ADDR_RANGE": {
                "value": "16777216"
              },
              "S_AXIMM_DATA_WIDTH": {
                "value": "32"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "dpa_hub"
              },
              "DPA_IP_PROPERTIES": {
                "value": "0"
              }
            }
          },
          "dpa_mon0": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon0_0",
            "xci_path": "ip/vitis_design_dpa_mon0_0/vitis_design_dpa_mon0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon0",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "64"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/canny_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon10_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon10_0_0",
            "xci_path": "ip/vitis_design_dpa_mon10_0_0/vitis_design_dpa_mon10_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon10_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel00_1:m_axi_gmem-HP"
              },
              "TRACE_READ_ID": {
                "value": "24"
              },
              "TRACE_WRITE_ID": {
                "value": "25"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel00_1/m_axi_gmem-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon10_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon10_1_0",
            "xci_path": "ip/vitis_design_dpa_mon10_1_0/vitis_design_dpa_mon10_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon10_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel00_1:m_axi_gmem-HP0"
              },
              "TRACE_READ_ID": {
                "value": "26"
              },
              "TRACE_WRITE_ID": {
                "value": "27"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel00_1/m_axi_gmem-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon11": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon11_0",
            "xci_path": "ip/vitis_design_dpa_mon11_0/vitis_design_dpa_mon11_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon11",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "128"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel01_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon12_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon12_0_0",
            "xci_path": "ip/vitis_design_dpa_mon12_0_0/vitis_design_dpa_mon12_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon12_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel01_1:m_axi_gmem0-HP"
              },
              "TRACE_READ_ID": {
                "value": "28"
              },
              "TRACE_WRITE_ID": {
                "value": "29"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel01_1/m_axi_gmem0-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon12_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon12_1_0",
            "xci_path": "ip/vitis_design_dpa_mon12_1_0/vitis_design_dpa_mon12_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon12_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel01_1:m_axi_gmem0-HP0"
              },
              "TRACE_READ_ID": {
                "value": "30"
              },
              "TRACE_WRITE_ID": {
                "value": "31"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel01_1/m_axi_gmem0-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon13_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon13_0_0",
            "xci_path": "ip/vitis_design_dpa_mon13_0_0/vitis_design_dpa_mon13_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon13_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel01_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "32"
              },
              "TRACE_WRITE_ID": {
                "value": "33"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel01_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon13_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon13_1_0",
            "xci_path": "ip/vitis_design_dpa_mon13_1_0/vitis_design_dpa_mon13_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon13_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "image_thresholding_kernel01_1:m_axi_gmem1-HP0"
              },
              "TRACE_READ_ID": {
                "value": "34"
              },
              "TRACE_WRITE_ID": {
                "value": "35"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel01_1/m_axi_gmem1-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon14": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon14_0",
            "xci_path": "ip/vitis_design_dpa_mon14_0/vitis_design_dpa_mon14_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon14",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "144"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon15_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon15_0_0",
            "xci_path": "ip/vitis_design_dpa_mon15_0_0/vitis_design_dpa_mon15_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon15_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem0-HP"
              },
              "TRACE_READ_ID": {
                "value": "36"
              },
              "TRACE_WRITE_ID": {
                "value": "37"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem0-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon15_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon15_1_0",
            "xci_path": "ip/vitis_design_dpa_mon15_1_0/vitis_design_dpa_mon15_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon15_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem0-HP0"
              },
              "TRACE_READ_ID": {
                "value": "38"
              },
              "TRACE_WRITE_ID": {
                "value": "39"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem0-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon16_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon16_0_0",
            "xci_path": "ip/vitis_design_dpa_mon16_0_0/vitis_design_dpa_mon16_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon16_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "40"
              },
              "TRACE_WRITE_ID": {
                "value": "41"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon16_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon16_1_0",
            "xci_path": "ip/vitis_design_dpa_mon16_1_0/vitis_design_dpa_mon16_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon16_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem1-HP0"
              },
              "TRACE_READ_ID": {
                "value": "42"
              },
              "TRACE_WRITE_ID": {
                "value": "43"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem1-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon17_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon17_0_0",
            "xci_path": "ip/vitis_design_dpa_mon17_0_0/vitis_design_dpa_mon17_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon17_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem2-HP"
              },
              "TRACE_READ_ID": {
                "value": "44"
              },
              "TRACE_WRITE_ID": {
                "value": "45"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem2-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon17_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon17_1_0",
            "xci_path": "ip/vitis_design_dpa_mon17_1_0/vitis_design_dpa_mon17_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon17_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem2-HP0"
              },
              "TRACE_READ_ID": {
                "value": "46"
              },
              "TRACE_WRITE_ID": {
                "value": "47"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem2-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon18_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon18_0_0",
            "xci_path": "ip/vitis_design_dpa_mon18_0_0/vitis_design_dpa_mon18_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon18_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem3-HP"
              },
              "TRACE_READ_ID": {
                "value": "48"
              },
              "TRACE_WRITE_ID": {
                "value": "49"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem3-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon18_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon18_1_0",
            "xci_path": "ip/vitis_design_dpa_mon18_1_0/vitis_design_dpa_mon18_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon18_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "remap_accel_1:m_axi_gmem3-HP0"
              },
              "TRACE_READ_ID": {
                "value": "50"
              },
              "TRACE_WRITE_ID": {
                "value": "51"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/remap_accel_1/m_axi_gmem3-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon19": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon19_0",
            "xci_path": "ip/vitis_design_dpa_mon19_0/vitis_design_dpa_mon19_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon19",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "160"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon1_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon1_0_0",
            "xci_path": "ip/vitis_design_dpa_mon1_0_0/vitis_design_dpa_mon1_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon1_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "canny_accel_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "0"
              },
              "TRACE_WRITE_ID": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/canny_accel_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon1_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon1_1_0",
            "xci_path": "ip/vitis_design_dpa_mon1_1_0/vitis_design_dpa_mon1_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon1_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "canny_accel_1:m_axi_gmem1-HP0"
              },
              "TRACE_READ_ID": {
                "value": "2"
              },
              "TRACE_WRITE_ID": {
                "value": "3"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/canny_accel_1/m_axi_gmem1-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon20_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon20_0_0",
            "xci_path": "ip/vitis_design_dpa_mon20_0_0/vitis_design_dpa_mon20_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon20_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "52"
              },
              "TRACE_WRITE_ID": {
                "value": "53"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon20_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon20_1_0",
            "xci_path": "ip/vitis_design_dpa_mon20_1_0/vitis_design_dpa_mon20_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon20_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem1-HP0"
              },
              "TRACE_READ_ID": {
                "value": "54"
              },
              "TRACE_WRITE_ID": {
                "value": "55"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem1-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon21_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon21_0_0",
            "xci_path": "ip/vitis_design_dpa_mon21_0_0/vitis_design_dpa_mon21_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon21_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem2-HP"
              },
              "TRACE_READ_ID": {
                "value": "56"
              },
              "TRACE_WRITE_ID": {
                "value": "57"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem2-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon21_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon21_1_0",
            "xci_path": "ip/vitis_design_dpa_mon21_1_0/vitis_design_dpa_mon21_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon21_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem2-HP0"
              },
              "TRACE_READ_ID": {
                "value": "58"
              },
              "TRACE_WRITE_ID": {
                "value": "59"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem2-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon22_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon22_0_0",
            "xci_path": "ip/vitis_design_dpa_mon22_0_0/vitis_design_dpa_mon22_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon22_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem3-HP"
              },
              "TRACE_READ_ID": {
                "value": "60"
              },
              "TRACE_WRITE_ID": {
                "value": "61"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem3-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon22_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon22_1_0",
            "xci_path": "ip/vitis_design_dpa_mon22_1_0/vitis_design_dpa_mon22_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon22_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "sobel_accel_1:m_axi_gmem3-HP0"
              },
              "TRACE_READ_ID": {
                "value": "62"
              },
              "TRACE_WRITE_ID": {
                "value": "63"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/sobel_accel_1/m_axi_gmem3-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon23": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon23_0",
            "xci_path": "ip/vitis_design_dpa_mon23_0/vitis_design_dpa_mon23_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon23",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "176"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/threshold_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon2_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon2_0_0",
            "xci_path": "ip/vitis_design_dpa_mon2_0_0/vitis_design_dpa_mon2_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon2_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "canny_accel_1:m_axi_gmem2-HP"
              },
              "TRACE_READ_ID": {
                "value": "4"
              },
              "TRACE_WRITE_ID": {
                "value": "5"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/canny_accel_1/m_axi_gmem2-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon2_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon2_1_0",
            "xci_path": "ip/vitis_design_dpa_mon2_1_0/vitis_design_dpa_mon2_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon2_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "canny_accel_1:m_axi_gmem2-HP0"
              },
              "TRACE_READ_ID": {
                "value": "6"
              },
              "TRACE_WRITE_ID": {
                "value": "7"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/canny_accel_1/m_axi_gmem2-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon3": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon3_0",
            "xci_path": "ip/vitis_design_dpa_mon3_0/vitis_design_dpa_mon3_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon3",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "80"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/fast_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon4_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon4_0_0",
            "xci_path": "ip/vitis_design_dpa_mon4_0_0/vitis_design_dpa_mon4_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon4_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "fast_accel_1:m_axi_gmem0-HP"
              },
              "TRACE_READ_ID": {
                "value": "8"
              },
              "TRACE_WRITE_ID": {
                "value": "9"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/fast_accel_1/m_axi_gmem0-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon4_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon4_1_0",
            "xci_path": "ip/vitis_design_dpa_mon4_1_0/vitis_design_dpa_mon4_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon4_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "fast_accel_1:m_axi_gmem0-HP1"
              },
              "TRACE_READ_ID": {
                "value": "10"
              },
              "TRACE_WRITE_ID": {
                "value": "11"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/fast_accel_1/m_axi_gmem0-HP1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon5_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon5_0_0",
            "xci_path": "ip/vitis_design_dpa_mon5_0_0/vitis_design_dpa_mon5_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon5_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "fast_accel_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "12"
              },
              "TRACE_WRITE_ID": {
                "value": "13"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/fast_accel_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon5_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon5_1_0",
            "xci_path": "ip/vitis_design_dpa_mon5_1_0/vitis_design_dpa_mon5_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon5_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "fast_accel_1:m_axi_gmem1-HP1"
              },
              "TRACE_READ_ID": {
                "value": "14"
              },
              "TRACE_WRITE_ID": {
                "value": "15"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/fast_accel_1/m_axi_gmem1-HP1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon6": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon6_0",
            "xci_path": "ip/vitis_design_dpa_mon6_0/vitis_design_dpa_mon6_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon6",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "96"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/gaussian_filter_accel_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon7_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon7_0_0",
            "xci_path": "ip/vitis_design_dpa_mon7_0_0/vitis_design_dpa_mon7_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon7_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "gaussian_filter_accel_1:m_axi_gmem1-HP"
              },
              "TRACE_READ_ID": {
                "value": "16"
              },
              "TRACE_WRITE_ID": {
                "value": "17"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/gaussian_filter_accel_1/m_axi_gmem1-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon7_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon7_1_0",
            "xci_path": "ip/vitis_design_dpa_mon7_1_0/vitis_design_dpa_mon7_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon7_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "gaussian_filter_accel_1:m_axi_gmem1-HP0"
              },
              "TRACE_READ_ID": {
                "value": "18"
              },
              "TRACE_WRITE_ID": {
                "value": "19"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/gaussian_filter_accel_1/m_axi_gmem1-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon8_0": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon8_0_0",
            "xci_path": "ip/vitis_design_dpa_mon8_0_0/vitis_design_dpa_mon8_0_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon8_0",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x0000000FFFFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x00000000C0000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "gaussian_filter_accel_1:m_axi_gmem2-HP"
              },
              "TRACE_READ_ID": {
                "value": "20"
              },
              "TRACE_WRITE_ID": {
                "value": "21"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/gaussian_filter_accel_1/m_axi_gmem2-HP"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon8_1": {
            "vlnv": "xilinx.com:ip:sim_aximm_perf_mon:1.0",
            "xci_name": "vitis_design_dpa_mon8_1_0",
            "xci_path": "ip/vitis_design_dpa_mon8_1_0/vitis_design_dpa_mon8_1_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon8_1",
            "parameters": {
              "ADDR_MAX": {
                "value": "0x000000007FFFFFFF"
              },
              "ADDR_MIN": {
                "value": "0x0000000000000000"
              },
              "CAPTURE_BURSTS": {
                "value": "0"
              },
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_ADDR_FILTER": {
                "value": "true"
              },
              "ENABLE_COUNTERS": {
                "value": "true"
              },
              "ENABLE_DEBUG": {
                "value": "true"
              },
              "ENABLE_TRACE": {
                "value": "true"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MODE_SDACCEL": {
                "value": "true"
              },
              "MONITOR_ID": {
                "value": "gaussian_filter_accel_1:m_axi_gmem2-HP0"
              },
              "TRACE_READ_ID": {
                "value": "22"
              },
              "TRACE_WRITE_ID": {
                "value": "23"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/gaussian_filter_accel_1/m_axi_gmem2-HP0"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          },
          "dpa_mon9": {
            "vlnv": "xilinx.com:ip:sim_accel_monitor:1.0",
            "xci_name": "vitis_design_dpa_mon9_0",
            "xci_path": "ip/vitis_design_dpa_mon9_0/vitis_design_dpa_mon9_0.xci",
            "inst_hier_path": "System_DPA/dpa_mon9",
            "parameters": {
              "COUNT_WIDTH": {
                "value": "64"
              },
              "ENABLE_TRACE": {
                "value": "1"
              },
              "EN_AXI_LITE": {
                "value": "1"
              },
              "MONITOR_MODE": {
                "value": "1"
              },
              "TRACE_ID": {
                "value": "112"
              }
            },
            "hdl_attributes": {
              "DPA_IP": {
                "value": "true"
              },
              "DPA_IP_FULLNAME": {
                "value": "/image_thresholding_kernel00_1"
              },
              "DPA_IP_PROPERTIES": {
                "value": "11"
              }
            }
          }
        },
        "interface_nets": {
          "canny_accel_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI7",
              "dpa_mon1_1/MON_M_AXI",
              "dpa_mon1_0/MON_M_AXI"
            ]
          },
          "canny_accel_1_m_axi_gmem2": {
            "interface_ports": [
              "MON_M_AXI11",
              "dpa_mon2_1/MON_M_AXI",
              "dpa_mon2_0/MON_M_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M00_AXI": {
            "interface_ports": [
              "dpa_hub/S_AXIFIFO",
              "dpa_ctrl_interconnect/M00_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M01_AXI": {
            "interface_ports": [
              "dpa_hub/S_AXIHUB",
              "dpa_ctrl_interconnect/M01_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M02_AXI": {
            "interface_ports": [
              "dpa_mon0/S_AXI",
              "dpa_ctrl_interconnect/M02_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M03_AXI": {
            "interface_ports": [
              "dpa_mon1_0/S_AXI",
              "dpa_ctrl_interconnect/M03_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M04_AXI": {
            "interface_ports": [
              "dpa_mon1_1/S_AXI",
              "dpa_ctrl_interconnect/M04_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M05_AXI": {
            "interface_ports": [
              "dpa_mon2_0/S_AXI",
              "dpa_ctrl_interconnect/M05_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M06_AXI": {
            "interface_ports": [
              "dpa_mon2_1/S_AXI",
              "dpa_ctrl_interconnect/M06_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M07_AXI": {
            "interface_ports": [
              "dpa_mon3/S_AXI",
              "dpa_ctrl_interconnect/M07_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M08_AXI": {
            "interface_ports": [
              "dpa_mon4_0/S_AXI",
              "dpa_ctrl_interconnect/M08_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M09_AXI": {
            "interface_ports": [
              "dpa_mon4_1/S_AXI",
              "dpa_ctrl_interconnect/M09_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M10_AXI": {
            "interface_ports": [
              "dpa_mon5_0/S_AXI",
              "dpa_ctrl_interconnect/M10_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M11_AXI": {
            "interface_ports": [
              "dpa_mon5_1/S_AXI",
              "dpa_ctrl_interconnect/M11_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M12_AXI": {
            "interface_ports": [
              "dpa_mon6/S_AXI",
              "dpa_ctrl_interconnect/M12_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M13_AXI": {
            "interface_ports": [
              "dpa_mon7_0/S_AXI",
              "dpa_ctrl_interconnect/M13_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M14_AXI": {
            "interface_ports": [
              "dpa_mon7_1/S_AXI",
              "dpa_ctrl_interconnect/M14_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M15_AXI": {
            "interface_ports": [
              "dpa_mon8_0/S_AXI",
              "dpa_ctrl_interconnect/M15_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M16_AXI": {
            "interface_ports": [
              "dpa_mon8_1/S_AXI",
              "dpa_ctrl_interconnect/M16_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M17_AXI": {
            "interface_ports": [
              "dpa_mon9/S_AXI",
              "dpa_ctrl_interconnect/M17_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M18_AXI": {
            "interface_ports": [
              "dpa_mon10_0/S_AXI",
              "dpa_ctrl_interconnect/M18_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M19_AXI": {
            "interface_ports": [
              "dpa_mon10_1/S_AXI",
              "dpa_ctrl_interconnect/M19_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M20_AXI": {
            "interface_ports": [
              "dpa_mon11/S_AXI",
              "dpa_ctrl_interconnect/M20_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M21_AXI": {
            "interface_ports": [
              "dpa_mon12_0/S_AXI",
              "dpa_ctrl_interconnect/M21_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M22_AXI": {
            "interface_ports": [
              "dpa_mon12_1/S_AXI",
              "dpa_ctrl_interconnect/M22_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M23_AXI": {
            "interface_ports": [
              "dpa_mon13_0/S_AXI",
              "dpa_ctrl_interconnect/M23_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M24_AXI": {
            "interface_ports": [
              "dpa_mon13_1/S_AXI",
              "dpa_ctrl_interconnect/M24_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M25_AXI": {
            "interface_ports": [
              "dpa_mon14/S_AXI",
              "dpa_ctrl_interconnect/M25_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M26_AXI": {
            "interface_ports": [
              "dpa_mon15_0/S_AXI",
              "dpa_ctrl_interconnect/M26_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M27_AXI": {
            "interface_ports": [
              "dpa_mon15_1/S_AXI",
              "dpa_ctrl_interconnect/M27_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M28_AXI": {
            "interface_ports": [
              "dpa_mon16_0/S_AXI",
              "dpa_ctrl_interconnect/M28_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M29_AXI": {
            "interface_ports": [
              "dpa_mon16_1/S_AXI",
              "dpa_ctrl_interconnect/M29_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M30_AXI": {
            "interface_ports": [
              "dpa_mon17_0/S_AXI",
              "dpa_ctrl_interconnect/M30_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M31_AXI": {
            "interface_ports": [
              "dpa_mon17_1/S_AXI",
              "dpa_ctrl_interconnect/M31_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M32_AXI": {
            "interface_ports": [
              "dpa_mon18_0/S_AXI",
              "dpa_ctrl_interconnect/M32_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M33_AXI": {
            "interface_ports": [
              "dpa_mon18_1/S_AXI",
              "dpa_ctrl_interconnect/M33_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M34_AXI": {
            "interface_ports": [
              "dpa_mon19/S_AXI",
              "dpa_ctrl_interconnect/M34_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M35_AXI": {
            "interface_ports": [
              "dpa_mon20_0/S_AXI",
              "dpa_ctrl_interconnect/M35_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M36_AXI": {
            "interface_ports": [
              "dpa_mon20_1/S_AXI",
              "dpa_ctrl_interconnect/M36_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M37_AXI": {
            "interface_ports": [
              "dpa_mon21_0/S_AXI",
              "dpa_ctrl_interconnect/M37_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M38_AXI": {
            "interface_ports": [
              "dpa_mon21_1/S_AXI",
              "dpa_ctrl_interconnect/M38_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M39_AXI": {
            "interface_ports": [
              "dpa_mon22_0/S_AXI",
              "dpa_ctrl_interconnect/M39_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M40_AXI": {
            "interface_ports": [
              "dpa_mon22_1/S_AXI",
              "dpa_ctrl_interconnect/M40_AXI"
            ]
          },
          "dpa_ctrl_interconnect_M41_AXI": {
            "interface_ports": [
              "dpa_mon23/S_AXI",
              "dpa_ctrl_interconnect/M41_AXI"
            ]
          },
          "dpa_mon0_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon0/TRACE_OUT",
              "dpa_hub/TRACE_IN_0"
            ]
          },
          "dpa_mon10_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon10_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_28"
            ]
          },
          "dpa_mon10_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon10_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_29"
            ]
          },
          "dpa_mon10_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon10_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_30"
            ]
          },
          "dpa_mon10_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon10_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_31"
            ]
          },
          "dpa_mon11_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon11/TRACE_OUT",
              "dpa_hub/TRACE_IN_32"
            ]
          },
          "dpa_mon12_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon12_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_33"
            ]
          },
          "dpa_mon12_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon12_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_34"
            ]
          },
          "dpa_mon12_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon12_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_35"
            ]
          },
          "dpa_mon12_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon12_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_36"
            ]
          },
          "dpa_mon13_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon13_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_37"
            ]
          },
          "dpa_mon13_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon13_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_38"
            ]
          },
          "dpa_mon13_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon13_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_39"
            ]
          },
          "dpa_mon13_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon13_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_40"
            ]
          },
          "dpa_mon14_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon14/TRACE_OUT",
              "dpa_hub/TRACE_IN_41"
            ]
          },
          "dpa_mon15_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon15_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_42"
            ]
          },
          "dpa_mon15_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon15_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_43"
            ]
          },
          "dpa_mon15_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon15_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_44"
            ]
          },
          "dpa_mon15_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon15_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_45"
            ]
          },
          "dpa_mon16_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon16_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_46"
            ]
          },
          "dpa_mon16_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon16_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_47"
            ]
          },
          "dpa_mon16_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon16_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_48"
            ]
          },
          "dpa_mon16_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon16_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_49"
            ]
          },
          "dpa_mon17_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon17_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_50"
            ]
          },
          "dpa_mon17_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon17_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_51"
            ]
          },
          "dpa_mon17_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon17_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_52"
            ]
          },
          "dpa_mon17_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon17_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_53"
            ]
          },
          "dpa_mon18_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon18_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_54"
            ]
          },
          "dpa_mon18_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon18_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_55"
            ]
          },
          "dpa_mon18_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon18_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_56"
            ]
          },
          "dpa_mon18_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon18_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_57"
            ]
          },
          "dpa_mon19_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon19/TRACE_OUT",
              "dpa_hub/TRACE_IN_58"
            ]
          },
          "dpa_mon1_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon1_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_1"
            ]
          },
          "dpa_mon1_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon1_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_2"
            ]
          },
          "dpa_mon1_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon1_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_3"
            ]
          },
          "dpa_mon1_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon1_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_4"
            ]
          },
          "dpa_mon20_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon20_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_59"
            ]
          },
          "dpa_mon20_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon20_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_60"
            ]
          },
          "dpa_mon20_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon20_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_61"
            ]
          },
          "dpa_mon20_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon20_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_62"
            ]
          },
          "dpa_mon2_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon2_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_5"
            ]
          },
          "dpa_mon2_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon2_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_6"
            ]
          },
          "dpa_mon2_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon2_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_7"
            ]
          },
          "dpa_mon2_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon2_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_8"
            ]
          },
          "dpa_mon3_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon3/TRACE_OUT",
              "dpa_hub/TRACE_IN_9"
            ]
          },
          "dpa_mon4_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon4_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_10"
            ]
          },
          "dpa_mon4_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon4_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_11"
            ]
          },
          "dpa_mon4_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon4_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_12"
            ]
          },
          "dpa_mon4_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon4_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_13"
            ]
          },
          "dpa_mon5_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon5_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_14"
            ]
          },
          "dpa_mon5_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon5_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_15"
            ]
          },
          "dpa_mon5_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon5_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_16"
            ]
          },
          "dpa_mon5_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon5_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_17"
            ]
          },
          "dpa_mon6_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon6/TRACE_OUT",
              "dpa_hub/TRACE_IN_18"
            ]
          },
          "dpa_mon7_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon7_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_19"
            ]
          },
          "dpa_mon7_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon7_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_20"
            ]
          },
          "dpa_mon7_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon7_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_21"
            ]
          },
          "dpa_mon7_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon7_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_22"
            ]
          },
          "dpa_mon8_0_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon8_0/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_23"
            ]
          },
          "dpa_mon8_0_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon8_0/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_24"
            ]
          },
          "dpa_mon8_1_TRACE_OUT_0": {
            "interface_ports": [
              "dpa_mon8_1/TRACE_OUT_0",
              "dpa_hub/TRACE_IN_25"
            ]
          },
          "dpa_mon8_1_TRACE_OUT_1": {
            "interface_ports": [
              "dpa_mon8_1/TRACE_OUT_1",
              "dpa_hub/TRACE_IN_26"
            ]
          },
          "dpa_mon9_TRACE_OUT": {
            "interface_ports": [
              "dpa_mon9/TRACE_OUT",
              "dpa_hub/TRACE_IN_27"
            ]
          },
          "fast_accel_1_m_axi_gmem0": {
            "interface_ports": [
              "MON_M_AXI12",
              "dpa_mon4_1/MON_M_AXI",
              "dpa_mon4_0/MON_M_AXI"
            ]
          },
          "fast_accel_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI13",
              "dpa_mon5_1/MON_M_AXI",
              "dpa_mon5_0/MON_M_AXI"
            ]
          },
          "gaussian_filter_accel_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI14",
              "dpa_mon7_1/MON_M_AXI",
              "dpa_mon7_0/MON_M_AXI"
            ]
          },
          "gaussian_filter_accel_1_m_axi_gmem2": {
            "interface_ports": [
              "MON_M_AXI15",
              "dpa_mon8_1/MON_M_AXI",
              "dpa_mon8_0/MON_M_AXI"
            ]
          },
          "image_thresholding_kernel00_1_m_axi_gmem": {
            "interface_ports": [
              "MON_M_AXI",
              "dpa_mon10_1/MON_M_AXI",
              "dpa_mon10_0/MON_M_AXI"
            ]
          },
          "image_thresholding_kernel01_1_m_axi_gmem0": {
            "interface_ports": [
              "MON_M_AXI1",
              "dpa_mon12_1/MON_M_AXI",
              "dpa_mon12_0/MON_M_AXI"
            ]
          },
          "image_thresholding_kernel01_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI2",
              "dpa_mon13_1/MON_M_AXI",
              "dpa_mon13_0/MON_M_AXI"
            ]
          },
          "interconnect_axihpm0fpd_M01_AXI": {
            "interface_ports": [
              "S_AXIMM",
              "dpa_hub/S_AXIMM"
            ]
          },
          "interconnect_axilite_M01_AXI": {
            "interface_ports": [
              "MON_S_AXI2",
              "dpa_mon15_0/MON_S_AXI",
              "dpa_mon15_1/MON_S_AXI",
              "dpa_mon16_0/MON_S_AXI",
              "dpa_mon16_1/MON_S_AXI",
              "dpa_mon17_0/MON_S_AXI",
              "dpa_mon17_1/MON_S_AXI",
              "dpa_mon18_0/MON_S_AXI",
              "dpa_mon18_1/MON_S_AXI",
              "dpa_mon14/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M02_AXI": {
            "interface_ports": [
              "MON_S_AXI",
              "dpa_mon1_0/MON_S_AXI",
              "dpa_mon1_1/MON_S_AXI",
              "dpa_mon2_0/MON_S_AXI",
              "dpa_mon2_1/MON_S_AXI",
              "dpa_mon0/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M03_AXI": {
            "interface_ports": [
              "MON_S_AXI3",
              "dpa_mon20_0/MON_S_AXI",
              "dpa_mon20_1/MON_S_AXI",
              "dpa_mon21_0/MON_S_AXI",
              "dpa_mon21_1/MON_S_AXI",
              "dpa_mon22_0/MON_S_AXI",
              "dpa_mon22_1/MON_S_AXI",
              "dpa_mon19/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M04_AXI": {
            "interface_ports": [
              "S_AXI_MON1",
              "dpa_mon23/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M05_AXI": {
            "interface_ports": [
              "MON_S_AXI5",
              "dpa_mon7_0/MON_S_AXI",
              "dpa_mon7_1/MON_S_AXI",
              "dpa_mon8_0/MON_S_AXI",
              "dpa_mon8_1/MON_S_AXI",
              "dpa_mon6/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M06_AXI": {
            "interface_ports": [
              "S_AXI_MON",
              "dpa_mon9/S_AXI_MON",
              "dpa_mon10_1/MON_S_AXI",
              "dpa_mon10_0/MON_S_AXI"
            ]
          },
          "interconnect_axilite_M07_AXI": {
            "interface_ports": [
              "MON_S_AXI1",
              "dpa_mon12_0/MON_S_AXI",
              "dpa_mon12_1/MON_S_AXI",
              "dpa_mon13_0/MON_S_AXI",
              "dpa_mon13_1/MON_S_AXI",
              "dpa_mon11/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M08_AXI": {
            "interface_ports": [
              "MON_S_AXI4",
              "dpa_mon4_0/MON_S_AXI",
              "dpa_mon4_1/MON_S_AXI",
              "dpa_mon5_0/MON_S_AXI",
              "dpa_mon5_1/MON_S_AXI",
              "dpa_mon3/S_AXI_MON"
            ]
          },
          "interconnect_axilite_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "dpa_ctrl_interconnect/S00_AXI"
            ]
          },
          "remap_accel_1_m_axi_gmem0": {
            "interface_ports": [
              "MON_M_AXI3",
              "dpa_mon15_1/MON_M_AXI",
              "dpa_mon15_0/MON_M_AXI"
            ]
          },
          "remap_accel_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI4",
              "dpa_mon16_1/MON_M_AXI",
              "dpa_mon16_0/MON_M_AXI"
            ]
          },
          "remap_accel_1_m_axi_gmem2": {
            "interface_ports": [
              "MON_M_AXI5",
              "dpa_mon17_1/MON_M_AXI",
              "dpa_mon17_0/MON_M_AXI"
            ]
          },
          "remap_accel_1_m_axi_gmem3": {
            "interface_ports": [
              "MON_M_AXI6",
              "dpa_mon18_1/MON_M_AXI",
              "dpa_mon18_0/MON_M_AXI"
            ]
          },
          "sobel_accel_1_m_axi_gmem1": {
            "interface_ports": [
              "MON_M_AXI8",
              "dpa_mon20_1/MON_M_AXI",
              "dpa_mon20_0/MON_M_AXI"
            ]
          },
          "sobel_accel_1_m_axi_gmem2": {
            "interface_ports": [
              "MON_M_AXI9",
              "dpa_mon21_1/MON_M_AXI",
              "dpa_mon21_0/MON_M_AXI"
            ]
          },
          "sobel_accel_1_m_axi_gmem3": {
            "interface_ports": [
              "MON_M_AXI10",
              "dpa_mon22_1/MON_M_AXI",
              "dpa_mon22_0/MON_M_AXI"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out4": {
            "ports": [
              "trace_clk",
              "dpa_mon0/trace_clk",
              "dpa_mon0/mon_clk",
              "dpa_mon1_0/mon_clk",
              "dpa_mon1_0/trace_clk",
              "dpa_mon1_1/mon_clk",
              "dpa_mon1_1/trace_clk",
              "dpa_mon2_0/mon_clk",
              "dpa_mon2_0/trace_clk",
              "dpa_mon2_1/mon_clk",
              "dpa_mon2_1/trace_clk",
              "dpa_mon3/trace_clk",
              "dpa_mon3/mon_clk",
              "dpa_mon4_0/mon_clk",
              "dpa_mon4_0/trace_clk",
              "dpa_mon4_1/mon_clk",
              "dpa_mon4_1/trace_clk",
              "dpa_mon5_0/mon_clk",
              "dpa_mon5_0/trace_clk",
              "dpa_mon5_1/mon_clk",
              "dpa_mon5_1/trace_clk",
              "dpa_mon6/trace_clk",
              "dpa_mon6/mon_clk",
              "dpa_mon7_0/mon_clk",
              "dpa_mon7_0/trace_clk",
              "dpa_mon7_1/mon_clk",
              "dpa_mon7_1/trace_clk",
              "dpa_mon8_0/mon_clk",
              "dpa_mon8_0/trace_clk",
              "dpa_mon8_1/mon_clk",
              "dpa_mon8_1/trace_clk",
              "dpa_mon9/trace_clk",
              "dpa_mon9/mon_clk",
              "dpa_mon10_0/mon_clk",
              "dpa_mon10_0/trace_clk",
              "dpa_mon10_1/mon_clk",
              "dpa_mon10_1/trace_clk",
              "dpa_mon11/trace_clk",
              "dpa_mon11/mon_clk",
              "dpa_mon12_0/mon_clk",
              "dpa_mon12_0/trace_clk",
              "dpa_mon12_1/mon_clk",
              "dpa_mon12_1/trace_clk",
              "dpa_mon13_0/mon_clk",
              "dpa_mon13_0/trace_clk",
              "dpa_mon13_1/mon_clk",
              "dpa_mon13_1/trace_clk",
              "dpa_mon14/trace_clk",
              "dpa_mon14/mon_clk",
              "dpa_mon15_0/mon_clk",
              "dpa_mon15_0/trace_clk",
              "dpa_mon15_1/mon_clk",
              "dpa_mon15_1/trace_clk",
              "dpa_mon16_0/mon_clk",
              "dpa_mon16_0/trace_clk",
              "dpa_mon16_1/mon_clk",
              "dpa_mon16_1/trace_clk",
              "dpa_mon17_0/mon_clk",
              "dpa_mon17_0/trace_clk",
              "dpa_mon17_1/mon_clk",
              "dpa_mon17_1/trace_clk",
              "dpa_mon18_0/mon_clk",
              "dpa_mon18_0/trace_clk",
              "dpa_mon18_1/mon_clk",
              "dpa_mon18_1/trace_clk",
              "dpa_mon19/trace_clk",
              "dpa_mon19/mon_clk",
              "dpa_mon20_0/mon_clk",
              "dpa_mon20_0/trace_clk",
              "dpa_mon20_1/mon_clk",
              "dpa_mon20_1/trace_clk",
              "dpa_mon21_0/mon_clk",
              "dpa_mon21_0/trace_clk",
              "dpa_mon21_1/mon_clk",
              "dpa_mon21_1/trace_clk",
              "dpa_mon22_0/mon_clk",
              "dpa_mon22_0/trace_clk",
              "dpa_mon22_1/mon_clk",
              "dpa_mon22_1/trace_clk",
              "dpa_mon23/trace_clk",
              "dpa_mon23/mon_clk",
              "dpa_hub/trace_clk",
              "dpa_hub/axilite_clk",
              "dpa_hub/s_aximm_clk",
              "dpa_ctrl_interconnect/S00_ACLK",
              "dpa_ctrl_interconnect/M00_ACLK",
              "dpa_ctrl_interconnect/M01_ACLK",
              "dpa_ctrl_interconnect/M02_ACLK",
              "dpa_ctrl_interconnect/M03_ACLK",
              "dpa_ctrl_interconnect/M04_ACLK",
              "dpa_ctrl_interconnect/M05_ACLK",
              "dpa_ctrl_interconnect/M06_ACLK",
              "dpa_ctrl_interconnect/M07_ACLK",
              "dpa_ctrl_interconnect/M08_ACLK",
              "dpa_ctrl_interconnect/M09_ACLK",
              "dpa_ctrl_interconnect/M10_ACLK",
              "dpa_ctrl_interconnect/M11_ACLK",
              "dpa_ctrl_interconnect/M12_ACLK",
              "dpa_ctrl_interconnect/M13_ACLK",
              "dpa_ctrl_interconnect/M14_ACLK",
              "dpa_ctrl_interconnect/M15_ACLK",
              "dpa_ctrl_interconnect/M16_ACLK",
              "dpa_ctrl_interconnect/M17_ACLK",
              "dpa_ctrl_interconnect/M18_ACLK",
              "dpa_ctrl_interconnect/M19_ACLK",
              "dpa_ctrl_interconnect/M20_ACLK",
              "dpa_ctrl_interconnect/M21_ACLK",
              "dpa_ctrl_interconnect/M22_ACLK",
              "dpa_ctrl_interconnect/M23_ACLK",
              "dpa_ctrl_interconnect/M24_ACLK",
              "dpa_ctrl_interconnect/M25_ACLK",
              "dpa_ctrl_interconnect/M26_ACLK",
              "dpa_ctrl_interconnect/M27_ACLK",
              "dpa_ctrl_interconnect/M28_ACLK",
              "dpa_ctrl_interconnect/M29_ACLK",
              "dpa_ctrl_interconnect/M30_ACLK",
              "dpa_ctrl_interconnect/M31_ACLK",
              "dpa_ctrl_interconnect/M32_ACLK",
              "dpa_ctrl_interconnect/M33_ACLK",
              "dpa_ctrl_interconnect/M34_ACLK",
              "dpa_ctrl_interconnect/M35_ACLK",
              "dpa_ctrl_interconnect/M36_ACLK",
              "dpa_ctrl_interconnect/M37_ACLK",
              "dpa_ctrl_interconnect/M38_ACLK",
              "dpa_ctrl_interconnect/M39_ACLK",
              "dpa_ctrl_interconnect/M40_ACLK",
              "dpa_ctrl_interconnect/M41_ACLK",
              "dpa_ctrl_interconnect/ACLK"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "trace_rst",
              "dpa_mon0/trace_rst",
              "dpa_mon0/mon_resetn",
              "dpa_mon1_0/mon_resetn",
              "dpa_mon1_0/trace_rst",
              "dpa_mon1_1/mon_resetn",
              "dpa_mon1_1/trace_rst",
              "dpa_mon2_0/mon_resetn",
              "dpa_mon2_0/trace_rst",
              "dpa_mon2_1/mon_resetn",
              "dpa_mon2_1/trace_rst",
              "dpa_mon3/trace_rst",
              "dpa_mon3/mon_resetn",
              "dpa_mon4_0/mon_resetn",
              "dpa_mon4_0/trace_rst",
              "dpa_mon4_1/mon_resetn",
              "dpa_mon4_1/trace_rst",
              "dpa_mon5_0/mon_resetn",
              "dpa_mon5_0/trace_rst",
              "dpa_mon5_1/mon_resetn",
              "dpa_mon5_1/trace_rst",
              "dpa_mon6/trace_rst",
              "dpa_mon6/mon_resetn",
              "dpa_mon7_0/mon_resetn",
              "dpa_mon7_0/trace_rst",
              "dpa_mon7_1/mon_resetn",
              "dpa_mon7_1/trace_rst",
              "dpa_mon8_0/mon_resetn",
              "dpa_mon8_0/trace_rst",
              "dpa_mon8_1/mon_resetn",
              "dpa_mon8_1/trace_rst",
              "dpa_mon9/trace_rst",
              "dpa_mon9/mon_resetn",
              "dpa_mon10_0/mon_resetn",
              "dpa_mon10_0/trace_rst",
              "dpa_mon10_1/mon_resetn",
              "dpa_mon10_1/trace_rst",
              "dpa_mon11/trace_rst",
              "dpa_mon11/mon_resetn",
              "dpa_mon12_0/mon_resetn",
              "dpa_mon12_0/trace_rst",
              "dpa_mon12_1/mon_resetn",
              "dpa_mon12_1/trace_rst",
              "dpa_mon13_0/mon_resetn",
              "dpa_mon13_0/trace_rst",
              "dpa_mon13_1/mon_resetn",
              "dpa_mon13_1/trace_rst",
              "dpa_mon14/trace_rst",
              "dpa_mon14/mon_resetn",
              "dpa_mon15_0/mon_resetn",
              "dpa_mon15_0/trace_rst",
              "dpa_mon15_1/mon_resetn",
              "dpa_mon15_1/trace_rst",
              "dpa_mon16_0/mon_resetn",
              "dpa_mon16_0/trace_rst",
              "dpa_mon16_1/mon_resetn",
              "dpa_mon16_1/trace_rst",
              "dpa_mon17_0/mon_resetn",
              "dpa_mon17_0/trace_rst",
              "dpa_mon17_1/mon_resetn",
              "dpa_mon17_1/trace_rst",
              "dpa_mon18_0/mon_resetn",
              "dpa_mon18_0/trace_rst",
              "dpa_mon18_1/mon_resetn",
              "dpa_mon18_1/trace_rst",
              "dpa_mon19/trace_rst",
              "dpa_mon19/mon_resetn",
              "dpa_mon20_0/mon_resetn",
              "dpa_mon20_0/trace_rst",
              "dpa_mon20_1/mon_resetn",
              "dpa_mon20_1/trace_rst",
              "dpa_mon21_0/mon_resetn",
              "dpa_mon21_0/trace_rst",
              "dpa_mon21_1/mon_resetn",
              "dpa_mon21_1/trace_rst",
              "dpa_mon22_0/mon_resetn",
              "dpa_mon22_0/trace_rst",
              "dpa_mon22_1/mon_resetn",
              "dpa_mon22_1/trace_rst",
              "dpa_mon23/trace_rst",
              "dpa_mon23/mon_resetn",
              "dpa_hub/trace_aresetn",
              "dpa_hub/axilite_aresetn",
              "dpa_hub/s_aximm_aresetn",
              "dpa_ctrl_interconnect/S00_ARESETN",
              "dpa_ctrl_interconnect/M00_ARESETN",
              "dpa_ctrl_interconnect/M01_ARESETN",
              "dpa_ctrl_interconnect/M02_ARESETN",
              "dpa_ctrl_interconnect/M03_ARESETN",
              "dpa_ctrl_interconnect/M04_ARESETN",
              "dpa_ctrl_interconnect/M05_ARESETN",
              "dpa_ctrl_interconnect/M06_ARESETN",
              "dpa_ctrl_interconnect/M07_ARESETN",
              "dpa_ctrl_interconnect/M08_ARESETN",
              "dpa_ctrl_interconnect/M09_ARESETN",
              "dpa_ctrl_interconnect/M10_ARESETN",
              "dpa_ctrl_interconnect/M11_ARESETN",
              "dpa_ctrl_interconnect/M12_ARESETN",
              "dpa_ctrl_interconnect/M13_ARESETN",
              "dpa_ctrl_interconnect/M14_ARESETN",
              "dpa_ctrl_interconnect/M15_ARESETN",
              "dpa_ctrl_interconnect/M16_ARESETN",
              "dpa_ctrl_interconnect/M17_ARESETN",
              "dpa_ctrl_interconnect/M18_ARESETN",
              "dpa_ctrl_interconnect/M19_ARESETN",
              "dpa_ctrl_interconnect/M20_ARESETN",
              "dpa_ctrl_interconnect/M21_ARESETN",
              "dpa_ctrl_interconnect/M22_ARESETN",
              "dpa_ctrl_interconnect/M23_ARESETN",
              "dpa_ctrl_interconnect/M24_ARESETN",
              "dpa_ctrl_interconnect/M25_ARESETN",
              "dpa_ctrl_interconnect/M26_ARESETN",
              "dpa_ctrl_interconnect/M27_ARESETN",
              "dpa_ctrl_interconnect/M28_ARESETN",
              "dpa_ctrl_interconnect/M29_ARESETN",
              "dpa_ctrl_interconnect/M30_ARESETN",
              "dpa_ctrl_interconnect/M31_ARESETN",
              "dpa_ctrl_interconnect/M32_ARESETN",
              "dpa_ctrl_interconnect/M33_ARESETN",
              "dpa_ctrl_interconnect/M34_ARESETN",
              "dpa_ctrl_interconnect/M35_ARESETN",
              "dpa_ctrl_interconnect/M36_ARESETN",
              "dpa_ctrl_interconnect/M37_ARESETN",
              "dpa_ctrl_interconnect/M38_ARESETN",
              "dpa_ctrl_interconnect/M39_ARESETN",
              "dpa_ctrl_interconnect/M40_ARESETN",
              "dpa_ctrl_interconnect/M41_ARESETN",
              "dpa_ctrl_interconnect/ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_ic_ps_e_S_AXI_HP0_FPD_M00_AXI": {
        "interface_ports": [
          "axi_ic_ps_e_S_AXI_HP0_FPD/M00_AXI",
          "ps_e/S_AXI_HP0_FPD"
        ]
      },
      "axi_ic_ps_e_S_AXI_HP1_FPD_M00_AXI": {
        "interface_ports": [
          "axi_ic_ps_e_S_AXI_HP1_FPD/M00_AXI",
          "ps_e/S_AXI_HP1_FPD"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "interconnect_axilite/M00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI1": {
        "interface_ports": [
          "axi_interconnect_lpd/M00_AXI",
          "ps_e/S_AXI_LPD"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "interconnect_axifull/M00_AXI",
          "ps_e/S_AXI_HP3_FPD"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "interconnect_axifull/S00_AXI"
        ]
      },
      "axi_vip_1_M_AXI": {
        "interface_ports": [
          "axi_interconnect_lpd/S00_AXI",
          "axi_vip_1/M_AXI"
        ]
      },
      "canny_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "canny_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S04_AXI",
          "System_DPA/MON_M_AXI7"
        ]
      },
      "canny_accel_1_m_axi_gmem2": {
        "interface_ports": [
          "canny_accel_1/m_axi_gmem2",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S05_AXI",
          "System_DPA/MON_M_AXI11"
        ]
      },
      "fast_accel_1_m_axi_gmem0": {
        "interface_ports": [
          "fast_accel_1/m_axi_gmem0",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S00_AXI",
          "System_DPA/MON_M_AXI12"
        ]
      },
      "fast_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "fast_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S01_AXI",
          "System_DPA/MON_M_AXI13"
        ]
      },
      "gaussian_filter_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "gaussian_filter_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S11_AXI",
          "System_DPA/MON_M_AXI14"
        ]
      },
      "gaussian_filter_accel_1_m_axi_gmem2": {
        "interface_ports": [
          "gaussian_filter_accel_1/m_axi_gmem2",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S12_AXI",
          "System_DPA/MON_M_AXI15"
        ]
      },
      "image_thresholding_kernel00_1_m_axi_gmem": {
        "interface_ports": [
          "image_thresholding_kernel00_1/m_axi_gmem",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S13_AXI",
          "System_DPA/MON_M_AXI"
        ]
      },
      "image_thresholding_kernel01_1_m_axi_gmem0": {
        "interface_ports": [
          "image_thresholding_kernel01_1/m_axi_gmem0",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S14_AXI",
          "System_DPA/MON_M_AXI1"
        ]
      },
      "image_thresholding_kernel01_1_m_axi_gmem1": {
        "interface_ports": [
          "image_thresholding_kernel01_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S15_AXI",
          "System_DPA/MON_M_AXI2"
        ]
      },
      "interconnect_axihpm0fpd_M00_AXI": {
        "interface_ports": [
          "axi_register_slice_0/S_AXI",
          "interconnect_axihpm0fpd/M00_AXI"
        ]
      },
      "interconnect_axihpm0fpd_M01_AXI": {
        "interface_ports": [
          "interconnect_axihpm0fpd/M01_AXI",
          "System_DPA/S_AXIMM"
        ]
      },
      "interconnect_axilite_M01_AXI": {
        "interface_ports": [
          "interconnect_axilite/M01_AXI",
          "remap_accel_1/s_axi_control",
          "System_DPA/MON_S_AXI2"
        ]
      },
      "interconnect_axilite_M02_AXI": {
        "interface_ports": [
          "interconnect_axilite/M02_AXI",
          "canny_accel_1/s_axi_control",
          "System_DPA/MON_S_AXI"
        ]
      },
      "interconnect_axilite_M03_AXI": {
        "interface_ports": [
          "interconnect_axilite/M03_AXI",
          "sobel_accel_1/s_axi_control",
          "System_DPA/MON_S_AXI3"
        ]
      },
      "interconnect_axilite_M04_AXI": {
        "interface_ports": [
          "interconnect_axilite/M04_AXI",
          "threshold_accel_1/s_axi_control",
          "System_DPA/S_AXI_MON1"
        ]
      },
      "interconnect_axilite_M05_AXI": {
        "interface_ports": [
          "interconnect_axilite/M05_AXI",
          "gaussian_filter_accel_1/s_axi_control",
          "System_DPA/MON_S_AXI5"
        ]
      },
      "interconnect_axilite_M06_AXI": {
        "interface_ports": [
          "interconnect_axilite/M06_AXI",
          "image_thresholding_kernel00_1/s_axi_control",
          "System_DPA/S_AXI_MON"
        ]
      },
      "interconnect_axilite_M07_AXI": {
        "interface_ports": [
          "interconnect_axilite/M07_AXI",
          "image_thresholding_kernel01_1/s_axi_control",
          "System_DPA/MON_S_AXI1"
        ]
      },
      "interconnect_axilite_M08_AXI": {
        "interface_ports": [
          "interconnect_axilite/M08_AXI",
          "fast_accel_1/s_axi_control",
          "System_DPA/MON_S_AXI4"
        ]
      },
      "interconnect_axilite_M09_AXI": {
        "interface_ports": [
          "interconnect_axilite/M09_AXI",
          "System_DPA/S00_AXI"
        ]
      },
      "ps_e_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "interconnect_axihpm0fpd/S00_AXI",
          "ps_e/M_AXI_HPM0_FPD"
        ]
      },
      "ps_e_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "interconnect_axilite/S00_AXI",
          "ps_e/M_AXI_HPM0_LPD"
        ]
      },
      "remap_accel_1_m_axi_gmem0": {
        "interface_ports": [
          "remap_accel_1/m_axi_gmem0",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S00_AXI",
          "System_DPA/MON_M_AXI3"
        ]
      },
      "remap_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "remap_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S01_AXI",
          "System_DPA/MON_M_AXI4"
        ]
      },
      "remap_accel_1_m_axi_gmem2": {
        "interface_ports": [
          "remap_accel_1/m_axi_gmem2",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S02_AXI",
          "System_DPA/MON_M_AXI5"
        ]
      },
      "remap_accel_1_m_axi_gmem3": {
        "interface_ports": [
          "remap_accel_1/m_axi_gmem3",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S03_AXI",
          "System_DPA/MON_M_AXI6"
        ]
      },
      "sobel_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "sobel_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S06_AXI",
          "System_DPA/MON_M_AXI8"
        ]
      },
      "sobel_accel_1_m_axi_gmem2": {
        "interface_ports": [
          "sobel_accel_1/m_axi_gmem2",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S07_AXI",
          "System_DPA/MON_M_AXI9"
        ]
      },
      "sobel_accel_1_m_axi_gmem3": {
        "interface_ports": [
          "sobel_accel_1/m_axi_gmem3",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S08_AXI",
          "System_DPA/MON_M_AXI10"
        ]
      },
      "threshold_accel_1_m_axi_gmem1": {
        "interface_ports": [
          "threshold_accel_1/m_axi_gmem1",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S09_AXI"
        ]
      },
      "threshold_accel_1_m_axi_gmem2": {
        "interface_ports": [
          "threshold_accel_1/m_axi_gmem2",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S10_AXI"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "ps_e/pl_resetn0",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in",
          "proc_sys_reset_3/ext_reset_in",
          "proc_sys_reset_4/ext_reset_in",
          "proc_sys_reset_5/ext_reset_in",
          "proc_sys_reset_6/ext_reset_in"
        ]
      },
      "axi_intc_0_intr_1_interrupt_concat_dout": {
        "ports": [
          "axi_intc_0_intr_1_interrupt_concat/dout",
          "axi_intc_0/intr"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "ps_e/pl_ps_irq0"
        ]
      },
      "canny_accel_1_interrupt": {
        "ports": [
          "canny_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_register_slice_0/aclk",
          "axi_vip_0/aclk",
          "axi_vip_1/aclk",
          "proc_sys_reset_1/slowest_sync_clk",
          "ps_e/maxihpm0_fpd_aclk",
          "ps_e/saxi_lpd_aclk",
          "ps_e/saxihp3_fpd_aclk",
          "axi_interconnect_lpd/ACLK",
          "axi_interconnect_lpd/S00_ACLK",
          "axi_interconnect_lpd/M00_ACLK",
          "interconnect_axifull/ACLK",
          "interconnect_axifull/S00_ACLK",
          "interconnect_axifull/M00_ACLK",
          "interconnect_axihpm0fpd/ACLK",
          "interconnect_axihpm0fpd/S00_ACLK",
          "interconnect_axihpm0fpd/M00_ACLK"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "axi_intc_0/s_axi_aclk",
          "proc_sys_reset_2/slowest_sync_clk",
          "ps_e/maxihpm0_lpd_aclk",
          "interconnect_axilite/ACLK",
          "interconnect_axilite/S00_ACLK",
          "interconnect_axilite/M00_ACLK"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "remap_accel_1/ap_clk",
          "canny_accel_1/ap_clk",
          "sobel_accel_1/ap_clk",
          "threshold_accel_1/ap_clk",
          "gaussian_filter_accel_1/ap_clk",
          "image_thresholding_kernel00_1/ap_clk",
          "image_thresholding_kernel01_1/ap_clk",
          "fast_accel_1/ap_clk",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S00_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S01_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S02_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S03_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S04_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S05_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S06_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S07_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S08_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S09_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S10_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S11_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S12_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S13_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S14_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S15_ACLK",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S00_ACLK",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S01_ACLK",
          "interconnect_axilite/M01_ACLK",
          "ps_e/saxihp0_fpd_aclk",
          "ps_e/saxihp1_fpd_aclk",
          "interconnect_axilite/M02_ACLK",
          "interconnect_axilite/M03_ACLK",
          "interconnect_axilite/M04_ACLK",
          "interconnect_axilite/M05_ACLK",
          "interconnect_axilite/M06_ACLK",
          "interconnect_axilite/M07_ACLK",
          "interconnect_axilite/M08_ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/ACLK",
          "axi_ic_ps_e_S_AXI_HP0_FPD/M00_ACLK",
          "axi_ic_ps_e_S_AXI_HP1_FPD/ACLK",
          "axi_ic_ps_e_S_AXI_HP1_FPD/M00_ACLK",
          "interconnect_axilite/M09_ACLK",
          "interconnect_axihpm0fpd/M01_ACLK",
          "System_DPA/trace_clk"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "proc_sys_reset_3/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out6": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "proc_sys_reset_4/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out7": {
        "ports": [
          "clk_wiz_0/clk_out6",
          "proc_sys_reset_5/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_out8": {
        "ports": [
          "clk_wiz_0/clk_out7",
          "proc_sys_reset_6/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked",
          "proc_sys_reset_2/dcm_locked",
          "proc_sys_reset_3/dcm_locked",
          "proc_sys_reset_4/dcm_locked",
          "proc_sys_reset_5/dcm_locked",
          "proc_sys_reset_6/dcm_locked"
        ]
      },
      "fast_accel_1_interrupt": {
        "ports": [
          "fast_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In7"
        ]
      },
      "gaussian_filter_accel_1_interrupt": {
        "ports": [
          "gaussian_filter_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In4"
        ]
      },
      "image_thresholding_kernel00_1_interrupt": {
        "ports": [
          "image_thresholding_kernel00_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In5"
        ]
      },
      "image_thresholding_kernel01_1_interrupt": {
        "ports": [
          "image_thresholding_kernel01_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In6"
        ]
      },
      "irq_const_tieoff_dout": {
        "ports": [
          "irq_const_tieoff/dout",
          "axi_intc_0_intr_1_interrupt_concat/In8",
          "axi_intc_0_intr_1_interrupt_concat/In9",
          "axi_intc_0_intr_1_interrupt_concat/In10",
          "axi_intc_0_intr_1_interrupt_concat/In11",
          "axi_intc_0_intr_1_interrupt_concat/In12",
          "axi_intc_0_intr_1_interrupt_concat/In13",
          "axi_intc_0_intr_1_interrupt_concat/In14",
          "axi_intc_0_intr_1_interrupt_concat/In15",
          "axi_intc_0_intr_1_interrupt_concat/In16",
          "axi_intc_0_intr_1_interrupt_concat/In17",
          "axi_intc_0_intr_1_interrupt_concat/In18",
          "axi_intc_0_intr_1_interrupt_concat/In19",
          "axi_intc_0_intr_1_interrupt_concat/In20",
          "axi_intc_0_intr_1_interrupt_concat/In21",
          "axi_intc_0_intr_1_interrupt_concat/In22",
          "axi_intc_0_intr_1_interrupt_concat/In23",
          "axi_intc_0_intr_1_interrupt_concat/In24",
          "axi_intc_0_intr_1_interrupt_concat/In25",
          "axi_intc_0_intr_1_interrupt_concat/In26",
          "axi_intc_0_intr_1_interrupt_concat/In27",
          "axi_intc_0_intr_1_interrupt_concat/In28",
          "axi_intc_0_intr_1_interrupt_concat/In29",
          "axi_intc_0_intr_1_interrupt_concat/In30",
          "axi_intc_0_intr_1_interrupt_concat/In31"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "interconnect_axilite/M01_ARESETN",
          "interconnect_axilite/M02_ARESETN",
          "interconnect_axilite/M03_ARESETN",
          "interconnect_axilite/M04_ARESETN",
          "interconnect_axilite/M05_ARESETN",
          "interconnect_axilite/M06_ARESETN",
          "interconnect_axilite/M07_ARESETN",
          "interconnect_axilite/M08_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/M00_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S00_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S01_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S02_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S03_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S04_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S05_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S06_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S07_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S08_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S09_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S10_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S11_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S12_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S13_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S14_ARESETN",
          "axi_ic_ps_e_S_AXI_HP0_FPD/S15_ARESETN",
          "axi_ic_ps_e_S_AXI_HP1_FPD/ARESETN",
          "axi_ic_ps_e_S_AXI_HP1_FPD/M00_ARESETN",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S00_ARESETN",
          "axi_ic_ps_e_S_AXI_HP1_FPD/S01_ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "remap_accel_1/ap_rst_n",
          "canny_accel_1/ap_rst_n",
          "sobel_accel_1/ap_rst_n",
          "threshold_accel_1/ap_rst_n",
          "gaussian_filter_accel_1/ap_rst_n",
          "image_thresholding_kernel00_1/ap_rst_n",
          "image_thresholding_kernel01_1/ap_rst_n",
          "fast_accel_1/ap_rst_n",
          "interconnect_axilite/M09_ARESETN",
          "interconnect_axihpm0fpd/M01_ARESETN",
          "System_DPA/trace_rst"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "axi_vip_1/aresetn",
          "axi_interconnect_lpd/ARESETN",
          "axi_interconnect_lpd/S00_ARESETN",
          "axi_interconnect_lpd/M00_ARESETN",
          "interconnect_axifull/ARESETN",
          "interconnect_axifull/S00_ARESETN",
          "interconnect_axifull/M00_ARESETN",
          "interconnect_axihpm0fpd/ARESETN",
          "interconnect_axihpm0fpd/S00_ARESETN",
          "interconnect_axihpm0fpd/M00_ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axi_register_slice_0/aresetn",
          "axi_vip_0/aresetn"
        ]
      },
      "proc_sys_reset_2_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "interconnect_axilite/ARESETN",
          "interconnect_axilite/S00_ARESETN",
          "interconnect_axilite/M00_ARESETN"
        ]
      },
      "ps_e_pl_clk0": {
        "ports": [
          "ps_e/pl_clk0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "remap_accel_1_interrupt": {
        "ports": [
          "remap_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In1"
        ]
      },
      "sobel_accel_1_interrupt": {
        "ports": [
          "sobel_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In2"
        ]
      },
      "threshold_accel_1_interrupt": {
        "ports": [
          "threshold_accel_1/interrupt",
          "axi_intc_0_intr_1_interrupt_concat/In3"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_ps_e_HP3_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP3_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_HP3_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP5/HP3_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_HP3_QSPI": {
                "address_block": "/ps_e/SAXIGP5/HP3_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_vip_1": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_ps_e_LPD_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_LPD_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_LPD_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_LPD_QSPI": {
                "address_block": "/ps_e/SAXIGP6/LPD_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "4K"
              },
              "SEG_canny_accel_1_Reg": {
                "address_block": "/canny_accel_1/s_axi_control/Reg",
                "offset": "0x0080000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_dpa_hub_Reg": {
                "address_block": "/System_DPA/dpa_hub/S_AXIFIFO/Reg",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_dpa_hub_Reg_1": {
                "address_block": "/System_DPA/dpa_hub/S_AXIHUB/Reg",
                "offset": "0x00800A0000",
                "range": "64K"
              },
              "SEG_dpa_hub_S_AXIMM_BLOCK": {
                "address_block": "/System_DPA/dpa_hub/S_AXIMM_MAP/S_AXIMM_BLOCK",
                "offset": "0x00A0000000",
                "range": "16M"
              },
              "SEG_dpa_mon0_Reg": {
                "address_block": "/System_DPA/dpa_mon0/S_AXI/Reg",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_dpa_mon10_0_Reg": {
                "address_block": "/System_DPA/dpa_mon10_0/S_AXI/Reg",
                "offset": "0x00801B0000",
                "range": "64K"
              },
              "SEG_dpa_mon10_1_Reg": {
                "address_block": "/System_DPA/dpa_mon10_1/S_AXI/Reg",
                "offset": "0x00801C0000",
                "range": "64K"
              },
              "SEG_dpa_mon11_Reg": {
                "address_block": "/System_DPA/dpa_mon11/S_AXI/Reg",
                "offset": "0x00801D0000",
                "range": "64K"
              },
              "SEG_dpa_mon12_0_Reg": {
                "address_block": "/System_DPA/dpa_mon12_0/S_AXI/Reg",
                "offset": "0x00801E0000",
                "range": "64K"
              },
              "SEG_dpa_mon12_1_Reg": {
                "address_block": "/System_DPA/dpa_mon12_1/S_AXI/Reg",
                "offset": "0x00801F0000",
                "range": "64K"
              },
              "SEG_dpa_mon13_0_Reg": {
                "address_block": "/System_DPA/dpa_mon13_0/S_AXI/Reg",
                "offset": "0x0080200000",
                "range": "64K"
              },
              "SEG_dpa_mon13_1_Reg": {
                "address_block": "/System_DPA/dpa_mon13_1/S_AXI/Reg",
                "offset": "0x0080210000",
                "range": "64K"
              },
              "SEG_dpa_mon14_Reg": {
                "address_block": "/System_DPA/dpa_mon14/S_AXI/Reg",
                "offset": "0x0080220000",
                "range": "64K"
              },
              "SEG_dpa_mon15_0_Reg": {
                "address_block": "/System_DPA/dpa_mon15_0/S_AXI/Reg",
                "offset": "0x0080230000",
                "range": "64K"
              },
              "SEG_dpa_mon15_1_Reg": {
                "address_block": "/System_DPA/dpa_mon15_1/S_AXI/Reg",
                "offset": "0x0080240000",
                "range": "64K"
              },
              "SEG_dpa_mon16_0_Reg": {
                "address_block": "/System_DPA/dpa_mon16_0/S_AXI/Reg",
                "offset": "0x0080250000",
                "range": "64K"
              },
              "SEG_dpa_mon16_1_Reg": {
                "address_block": "/System_DPA/dpa_mon16_1/S_AXI/Reg",
                "offset": "0x0080260000",
                "range": "64K"
              },
              "SEG_dpa_mon17_0_Reg": {
                "address_block": "/System_DPA/dpa_mon17_0/S_AXI/Reg",
                "offset": "0x0080270000",
                "range": "64K"
              },
              "SEG_dpa_mon17_1_Reg": {
                "address_block": "/System_DPA/dpa_mon17_1/S_AXI/Reg",
                "offset": "0x0080280000",
                "range": "64K"
              },
              "SEG_dpa_mon18_0_Reg": {
                "address_block": "/System_DPA/dpa_mon18_0/S_AXI/Reg",
                "offset": "0x0080290000",
                "range": "64K"
              },
              "SEG_dpa_mon18_1_Reg": {
                "address_block": "/System_DPA/dpa_mon18_1/S_AXI/Reg",
                "offset": "0x00802A0000",
                "range": "64K"
              },
              "SEG_dpa_mon19_Reg": {
                "address_block": "/System_DPA/dpa_mon19/S_AXI/Reg",
                "offset": "0x00802B0000",
                "range": "64K"
              },
              "SEG_dpa_mon1_0_Reg": {
                "address_block": "/System_DPA/dpa_mon1_0/S_AXI/Reg",
                "offset": "0x00800C0000",
                "range": "64K"
              },
              "SEG_dpa_mon1_1_Reg": {
                "address_block": "/System_DPA/dpa_mon1_1/S_AXI/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_dpa_mon20_0_Reg": {
                "address_block": "/System_DPA/dpa_mon20_0/S_AXI/Reg",
                "offset": "0x00802C0000",
                "range": "64K"
              },
              "SEG_dpa_mon20_1_Reg": {
                "address_block": "/System_DPA/dpa_mon20_1/S_AXI/Reg",
                "offset": "0x00802D0000",
                "range": "64K"
              },
              "SEG_dpa_mon21_0_Reg": {
                "address_block": "/System_DPA/dpa_mon21_0/S_AXI/Reg",
                "offset": "0x00802E0000",
                "range": "64K"
              },
              "SEG_dpa_mon21_1_Reg": {
                "address_block": "/System_DPA/dpa_mon21_1/S_AXI/Reg",
                "offset": "0x00802F0000",
                "range": "64K"
              },
              "SEG_dpa_mon22_0_Reg": {
                "address_block": "/System_DPA/dpa_mon22_0/S_AXI/Reg",
                "offset": "0x0080300000",
                "range": "64K"
              },
              "SEG_dpa_mon22_1_Reg": {
                "address_block": "/System_DPA/dpa_mon22_1/S_AXI/Reg",
                "offset": "0x0080310000",
                "range": "64K"
              },
              "SEG_dpa_mon23_Reg": {
                "address_block": "/System_DPA/dpa_mon23/S_AXI/Reg",
                "offset": "0x0080320000",
                "range": "64K"
              },
              "SEG_dpa_mon2_0_Reg": {
                "address_block": "/System_DPA/dpa_mon2_0/S_AXI/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_dpa_mon2_1_Reg": {
                "address_block": "/System_DPA/dpa_mon2_1/S_AXI/Reg",
                "offset": "0x00800F0000",
                "range": "64K"
              },
              "SEG_dpa_mon3_Reg": {
                "address_block": "/System_DPA/dpa_mon3/S_AXI/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              },
              "SEG_dpa_mon4_0_Reg": {
                "address_block": "/System_DPA/dpa_mon4_0/S_AXI/Reg",
                "offset": "0x0080110000",
                "range": "64K"
              },
              "SEG_dpa_mon4_1_Reg": {
                "address_block": "/System_DPA/dpa_mon4_1/S_AXI/Reg",
                "offset": "0x0080120000",
                "range": "64K"
              },
              "SEG_dpa_mon5_0_Reg": {
                "address_block": "/System_DPA/dpa_mon5_0/S_AXI/Reg",
                "offset": "0x0080130000",
                "range": "64K"
              },
              "SEG_dpa_mon5_1_Reg": {
                "address_block": "/System_DPA/dpa_mon5_1/S_AXI/Reg",
                "offset": "0x0080140000",
                "range": "64K"
              },
              "SEG_dpa_mon6_Reg": {
                "address_block": "/System_DPA/dpa_mon6/S_AXI/Reg",
                "offset": "0x0080150000",
                "range": "64K"
              },
              "SEG_dpa_mon7_0_Reg": {
                "address_block": "/System_DPA/dpa_mon7_0/S_AXI/Reg",
                "offset": "0x0080160000",
                "range": "64K"
              },
              "SEG_dpa_mon7_1_Reg": {
                "address_block": "/System_DPA/dpa_mon7_1/S_AXI/Reg",
                "offset": "0x0080170000",
                "range": "64K"
              },
              "SEG_dpa_mon8_0_Reg": {
                "address_block": "/System_DPA/dpa_mon8_0/S_AXI/Reg",
                "offset": "0x0080180000",
                "range": "64K"
              },
              "SEG_dpa_mon8_1_Reg": {
                "address_block": "/System_DPA/dpa_mon8_1/S_AXI/Reg",
                "offset": "0x0080190000",
                "range": "64K"
              },
              "SEG_dpa_mon9_Reg": {
                "address_block": "/System_DPA/dpa_mon9/S_AXI/Reg",
                "offset": "0x00801A0000",
                "range": "64K"
              },
              "SEG_fast_accel_1_Reg": {
                "address_block": "/fast_accel_1/s_axi_control/Reg",
                "offset": "0x0080010000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_gaussian_filter_accel_1_Reg": {
                "address_block": "/gaussian_filter_accel_1/s_axi_control/Reg",
                "offset": "0x0080030000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_image_thresholding_kernel00_1_Reg": {
                "address_block": "/image_thresholding_kernel00_1/s_axi_control/Reg",
                "offset": "0x0080040000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_image_thresholding_kernel01_1_Reg": {
                "address_block": "/image_thresholding_kernel01_1/s_axi_control/Reg",
                "offset": "0x0080050000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_remap_accel_1_Reg": {
                "address_block": "/remap_accel_1/s_axi_control/Reg",
                "offset": "0x0080060000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_sobel_accel_1_Reg": {
                "address_block": "/sobel_accel_1/s_axi_control/Reg",
                "offset": "0x0080070000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_threshold_accel_1_Reg": {
                "address_block": "/threshold_accel_1/s_axi_control/Reg",
                "offset": "0x0080080000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          }
        }
      },
      "/remap_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem3": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/canny_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/sobel_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem3": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/threshold_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/gaussian_filter_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem2": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/image_thresholding_kernel00_1": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/image_thresholding_kernel01_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP0_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP0_QSPI": {
                "address_block": "/ps_e/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fast_accel_1": {
        "address_spaces": {
          "Data_m_axi_gmem0": {
            "segments": {
              "SEG_ps_e_HP1_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP1_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP1_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP1_QSPI": {
                "address_block": "/ps_e/SAXIGP3/HP1_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_gmem1": {
            "segments": {
              "SEG_ps_e_HP1_DDR_HIGH": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_ps_e_HP1_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_ps_e_HP1_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_ps_e_HP1_QSPI": {
                "address_block": "/ps_e/SAXIGP3/HP1_QSPI",
                "offset": "0x00000000C0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}