{
    "Misc": {
        "archive_dir": "archive.0",
        "daidir": "simv.daidir",
        "cwd": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier",
        "csrc": "csrc",
        "csrc_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier/csrc",
        "daidir_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_no_hier/simv.daidir",
        "default_output_dir": "csrc"
    },
    "NameTable": {
        "lfsr_axi_tb": [
            "lfsr_axi_tb",
            "PmQMM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "mopSpeed": 95204.627777477435,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.068988999999999995,
            "ru_stime_sec": 0.039993000000000001,
            "ru_nivcsw": 26,
            "ru_majflt": 0,
            "ru_maxrss_kb": 50184,
            "ru_minflt": 11522,
            "ru_nvcsw": 167
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "mop/quad": 2.3511348464619495,
        "nMops": 3522,
        "nQuads": 1498,
        "totalObjSize": 106427,
        "outputSizePerQuad": 71.0,
        "ru_self_end": {
            "ru_utime_sec": 0.10598299999999999,
            "ru_stime_sec": 0.049992000000000002,
            "ru_nivcsw": 47,
            "ru_majflt": 0,
            "ru_maxrss_kb": 58288,
            "ru_minflt": 13927,
            "ru_nvcsw": 244
        },
        "quadSpeed": 40493.052927501762,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "Frontend(%)": 65.094401932385381,
        "CodeGen(%)": 34.905598067614619
    },
    "CurCompileModules": [
        "...MASTER...",
        "lfsr_axi_tb"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 58301
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.12002.json"
    ]
}