$date
	Thu Oct 11 19:22:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_E $end
$var reg 1 " t_A $end
$var reg 1 # t_B $end
$var reg 1 $ t_C $end
$var reg 1 % t_D $end
$var integer 32 & cew_Error_Count [31:0] $end
$var integer 32 ' cew_Test_Count [31:0] $end
$var integer 32 ( i [31:0] $end
$scope function gold $end
$var reg 1 ) gold $end
$var reg 1 * w $end
$var reg 1 + x $end
$var reg 1 , y $end
$var reg 1 - z $end
$upscope $end
$scope module cut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 . I4 $end
$var wire 1 / I3 $end
$var wire 1 0 I2 $end
$var wire 1 1 I1 $end
$var wire 1 ! E $end
$var wire 1 2 D_BAR $end
$var wire 1 3 C_BAR $end
$var wire 1 4 B_BAR $end
$var wire 1 5 A_BAR $end
$scope module and_gates $end
$var wire 1 6 P12 $end
$var wire 1 7 P13 $end
$var wire 1 8 P14 $end
$var wire 1 $ P5 $end
$var wire 1 9 P7 $end
$var wire 1 0 P9 $end
$var wire 1 4 P4 $end
$var wire 1 3 P2 $end
$var wire 1 1 P10 $end
$var wire 1 5 P1 $end
$var reg 1 : P11 $end
$var reg 1 1 P3 $end
$var reg 1 / P6 $end
$var reg 1 . P8 $end
$upscope $end
$scope module inv_gates $end
$var wire 1 " P1 $end
$var wire 1 ; P11 $end
$var wire 1 < P13 $end
$var wire 1 = P14 $end
$var wire 1 # P3 $end
$var wire 1 $ P5 $end
$var wire 1 > P7 $end
$var wire 1 % P9 $end
$var reg 1 ? P10 $end
$var reg 1 @ P12 $end
$var reg 1 5 P2 $end
$var reg 1 4 P4 $end
$var reg 1 3 P6 $end
$var reg 1 2 P8 $end
$upscope $end
$scope module or_gates $end
$var wire 1 / P1 $end
$var wire 1 A P10 $end
$var wire 1 B P12 $end
$var wire 1 C P13 $end
$var wire 1 D P14 $end
$var wire 1 . P2 $end
$var wire 1 E P4 $end
$var wire 1 F P5 $end
$var wire 1 G P7 $end
$var wire 1 H P9 $end
$var reg 1 I P11 $end
$var reg 1 ! P3 $end
$var reg 1 J P6 $end
$var reg 1 K P8 $end
$upscope $end
$scope module xor_gates $end
$var wire 1 # P1 $end
$var wire 1 L P10 $end
$var wire 1 M P12 $end
$var wire 1 N P13 $end
$var wire 1 O P14 $end
$var wire 1 % P2 $end
$var wire 1 P P4 $end
$var wire 1 Q P5 $end
$var wire 1 R P7 $end
$var wire 1 S P9 $end
$var reg 1 T P11 $end
$var reg 1 0 P3 $end
$var reg 1 U P6 $end
$var reg 1 V P8 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0V
0U
0T
0S
0R
0Q
0P
1O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
1D
0C
0B
0A
1@
1?
0>
1=
0<
0;
0:
09
18
07
06
15
14
13
12
11
00
0/
0.
x-
x,
x+
x*
x)
b0 (
b1 '
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
1.
02
10
1%
b10 '
b1 (
0)
0*
0+
0,
0-
#2
0.
01
12
00
1/
03
0%
1$
b11 '
b10 (
1)
1-
#3
02
10
1%
b100 '
b11 (
1,
0-
#4
1.
1!
11
12
0/
13
04
0%
0$
1#
b101 '
b100 (
1-
#5
0!
0.
02
00
1%
b110 '
b101 (
1+
0,
0-
#6
01
12
10
03
0%
1$
b111 '
b110 (
0)
1-
#7
02
00
1%
b1000 '
b111 (
1,
0-
#8
12
13
14
05
0%
0$
0#
1"
b1001 '
b1000 (
1-
#9
02
10
1%
b1010 '
b1001 (
1*
0+
0,
0-
#10
1!
12
00
1/
03
0%
1$
b1011 '
b1010 (
1-
#11
02
10
1%
b1100 '
b1011 (
1)
1,
0-
#12
0!
12
0/
13
04
0%
0$
1#
b1101 '
b1100 (
1-
#13
02
00
1%
b1110 '
b1101 (
0)
1+
0,
0-
#14
12
10
03
0%
1$
b1111 '
b1110 (
1-
#15
02
00
1%
b10000 '
b1111 (
1,
0-
#16
b10000 (
1-
#17
