# Create your first useful Makefile.

# Requirements:

# name of the executable: school
# rules: all
# --- The all rule builds your executable
# variables: CC, SRC, OBJ, NAME
# --- CC: the compiler to be used
# --- SRC: the .c files
# --- OBJ: the .o files
# --- NAME: the name of the executable
# The all rule should recompile only the updated source files

CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
main.o: main.c
	$(CC) -c main.c -o main.o
school.o: school.c
	$(CC) -c school.c -o school.o

