module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );
	wire [31:0] combined;
    assign combined = {a, b, c, d, e, f, 1'b1, 1'b1};
    assign {w, x, y, z} = combined;
endmodule
