{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483807171034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483807171036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 16:39:30 2017 " "Processing started: Sat Jan  7 16:39:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483807171036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483807171036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483807171037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483807171295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-rtl " "Found design unit 1: control_logic-rtl" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171852 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483807171852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_6-rtl " "Found design unit 1: decoder_3_to_6-rtl" {  } { { "../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171853 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_6 " "Found entity 1: decoder_3_to_6" {  } { { "../state_generator/decoder_3_to_6.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483807171853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_3_gate-rtl " "Found design unit 1: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-rtl " "Found design unit 2: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_gate-rtl " "Found design unit 3: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3_gate-rtl " "Found design unit 4: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_3_gate-rtl " "Found design unit 5: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_gate-rtl " "Found design unit 6: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_gate-rtl " "Found design unit 7: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_3_gate " "Found entity 1: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_gate " "Found entity 2: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_3_gate " "Found entity 4: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_3_gate " "Found entity 5: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_gate " "Found entity 6: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_gate " "Found entity 7: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483807171855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_logic " "Elaborating entity \"control_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483807171934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HLT control_logic.vhd(82) " "Verilog HDL or VHDL warning at control_logic.vhd(82): object \"HLT\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483807171938 "|control_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_MASTER control_logic.vhd(100) " "Verilog HDL or VHDL warning at control_logic.vhd(100): object \"CARRY_MASTER\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483807171938 "|control_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_6 decoder_3_to_6:decoder_3_to_6_0 " "Elaborating entity \"decoder_3_to_6\" for hierarchy \"decoder_3_to_6:decoder_3_to_6_0\"" {  } { { "control_logic.vhd" "decoder_3_to_6_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807171942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate decoder_3_to_6:decoder_3_to_6_0\|AND_3_gate:and_3_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"decoder_3_to_6:decoder_3_to_6_0\|AND_3_gate:and_3_0\"" {  } { { "../state_generator/decoder_3_to_6.vhd" "and_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_6.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483807171944 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1483807172316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_CLR_LO GND " "Pin \"PC_CLR_LO\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483807172377 "|control_logic|PC_CLR_LO"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_CLR GND " "Pin \"IR_CLR\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483807172377 "|control_logic|IR_CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "MA_BUS_SEL GND " "Pin \"MA_BUS_SEL\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483807172377 "|control_logic|MA_BUS_SEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "MD_CLR GND " "Pin \"MD_CLR\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483807172377 "|control_logic|MD_CLR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483807172377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483807172602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483807172602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IS_NEG " "No output dependent on input pin \"IS_NEG\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483807172680 "|control_logic|IS_NEG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IS_ZERO " "No output dependent on input pin \"IS_ZERO\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483807172680 "|control_logic|IS_ZERO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483807172680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483807172681 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483807172681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483807172681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483807172681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483807172690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  7 16:39:32 2017 " "Processing ended: Sat Jan  7 16:39:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483807172690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483807172690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483807172690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483807172690 ""}
