module countdown(
    input logic Clk, Reset, enable,
    input logic [7:0] seed, 
    output logic done
);

logic [7:0] 
always_ff @ (posedge Clk or posedge Reset)
    begin 
        if(Reset)
            begin 
                done <= 0;
            end 
        else if(enable)
            begin 
                seed <= seed - 1; 
                if(!seed)
                    done <= 1; 
            end 
    end 