// Generated by CIRCT 42e53322a
module bsg_adder_ripple_carry(	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:2:40
                b_i,	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:2:55
  output [15:0] s_o,	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:2:71
  output        c_o	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:2:86
);

  wire _043_ = a_i[13] ^ ~(b_i[13]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:4:10, :5:10, :6:10
  wire _GEN = a_i[12] & b_i[12];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:7:10, :8:10, :9:10
  wire _045_ = a_i[12] ^ ~(b_i[12]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:7:10, :8:10, :10:10
  wire _047_ = a_i[11] ^ b_i[11];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:11:10, :12:10, :14:11
  wire _GEN_0 = a_i[10] & b_i[10];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:15:11, :16:11, :17:11
  wire _051_ = a_i[10] ^ ~(b_i[10]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:15:11, :16:11, :19:11
  wire _052_ = _047_ & ~_051_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:14:11, :19:11, :20:11, :21:11
  wire _054_ = a_i[9] ^ ~(b_i[9]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:22:11, :23:11, :26:11
  wire _GEN_1 = a_i[8] & b_i[8];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:27:11, :28:11, :29:11
  wire _057_ = ~(a_i[9] & b_i[9]) & (~_GEN_1 | _054_);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:22:11, :23:11, :24:11, :25:11, :26:11, :29:11, :30:11, :31:11, :32:11
  wire _059_ = _052_ & ~_057_ | _047_ & _GEN_0 | a_i[11] & b_i[11];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:11:10, :12:10, :13:10, :14:11, :17:11, :18:11, :21:11, :32:11, :33:11, :34:11, :35:11
  wire _060_ = a_i[8] ^ ~(b_i[8]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:27:11, :28:11, :36:11
  wire _061_ = _060_ | _054_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:26:11, :36:11, :37:11
  wire _062_ = _052_ & ~_061_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:21:11, :37:11, :38:11, :39:11
  wire _064_ = a_i[7] ^ b_i[7];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:40:11, :41:11, :44:11
  wire _GEN_2 = a_i[6] & b_i[6];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:45:11, :46:11, :47:11
  wire _068_ = a_i[6] ^ ~(b_i[6]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:45:11, :46:11, :50:11
  wire _069_ = _064_ & ~_068_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:44:11, :50:11, :51:11, :52:11
  wire _071_ = a_i[5] ^ b_i[5];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:53:11, :54:11, :57:11
  wire _GEN_3 = a_i[4] & b_i[4];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:58:11, :59:11, :60:11
  wire _074_ = ~(a_i[5] & b_i[5]) & ~(_071_ & _GEN_3);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:53:11, :54:11, :55:11, :56:11, :57:11, :60:11, :61:11, :62:11, :63:11
  wire _077_ = a_i[4] ^ ~(b_i[4]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:58:11, :59:11, :67:11
  wire _078_ = _077_ | ~_071_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:57:11, :67:11, :68:11, :69:11
  wire _081_ = a_i[3] ^ b_i[3];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:71:11, :72:11, :75:11
  wire _GEN_4 = a_i[2] & b_i[2];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:76:11, :77:11, :78:11
  wire _085_ = a_i[2] ^ ~(b_i[2]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:76:11, :77:11, :81:11
  wire _088_ = a_i[1] ^ b_i[1];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:83:11, :84:11, :87:11
  wire _GEN_5 = a_i[0] & b_i[0];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:88:11, :89:11, :90:11
  wire _091_ = ~(a_i[1] & b_i[1]) & ~(_088_ & _GEN_5);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :87:11, :90:11, :91:11, :92:11, :93:11
  wire _000_ = ~(a_i[3] & b_i[3]) & ~(_081_ & _GEN_4) & ~(_081_ & ~_085_ & ~_091_);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:71:11, :72:11, :73:11, :74:11, :75:11, :78:11, :79:11, :80:11, :81:11, :82:11, :93:11, :94:11, :95:11, :96:11, :97:11
  wire _002_ =
    ~(a_i[7] & b_i[7]) & ~(_064_ & _GEN_2) & ~(_069_ & ~_074_)
    & ~(_069_ & ~_078_ & ~_000_);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:40:11, :41:11, :42:11, :43:11, :44:11, :47:11, :48:11, :49:11, :52:11, :63:11, :64:11, :65:11, :66:11, :69:11, :70:11, :97:11, :98:11, :99:11, :100:11, :101:11
  wire _GEN_6 = _062_ & ~_002_ | _059_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:35:11, :39:11, :101:11, :102:11, :103:11, :104:12
  wire _007_ = a_i[14] ^ ~(b_i[14]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:110:12, :111:12, :112:12
  wire _GEN_7 = ~(~_GEN | _043_) | a_i[13] & b_i[13];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:4:10, :5:10, :6:10, :9:10, :107:12, :113:12, :115:12, :116:12, :117:12
  wire _011_ = _045_ | _043_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:6:10, :10:10, :118:12
  wire _013_ = ~_GEN_7 & (_011_ | ~_GEN_6);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:104:12, :105:12, :117:12, :118:12, :120:12, :121:12, :122:12
  wire _014_ = a_i[15] ^ ~(b_i[15]);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:124:12, :125:12, :126:12
  wire _GEN_8 = a_i[14] & b_i[14];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:110:12, :111:12, :127:12
  wire _021_ = _014_ | _007_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:112:12, :126:12, :137:12
  wire _024_ = _021_ | _011_;	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:118:12, :137:12, :141:12
  wire _034_ = _074_ & (_000_ | _078_);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:63:11, :69:11, :97:11, :159:12, :160:12
  wire _040_ = _057_ & (_002_ | _061_);	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:32:11, :37:11, :101:11, :171:12, :172:12
  assign s_o =
    {~_GEN_8 & (_013_ | _007_) ^ _014_,
     _013_ ^ _007_,
     ~_GEN & (~_GEN_6 | _045_) ^ _043_,
     ~_GEN_6 ^ _045_,
     (~(_040_ | _051_) | _GEN_0) ^ _047_,
     _040_ ^ _051_,
     ~_GEN_1 & (_002_ | _060_) ^ _054_,
     _002_ ^ _060_,
     (~(_034_ | _068_) | _GEN_2) ^ _064_,
     _034_ ^ _068_,
     (~(_000_ | _077_) | _GEN_3) ^ _071_,
     _000_ ^ _077_,
     (~(_091_ | _085_) | _GEN_4) ^ _081_,
     _091_ ^ _085_,
     _GEN_5 ^ _088_,
     a_i[0] ^ b_i[0]};	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:6:10, :9:10, :10:10, :14:11, :17:11, :19:11, :26:11, :29:11, :30:11, :36:11, :44:11, :47:11, :50:11, :57:11, :60:11, :67:11, :75:11, :78:11, :81:11, :87:11, :88:11, :89:11, :90:11, :93:11, :97:11, :101:11, :104:12, :105:12, :106:12, :107:12, :108:12, :109:12, :112:12, :122:12, :123:12, :126:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :148:12, :149:12, :150:12, :151:12, :152:12, :153:12, :154:12, :155:12, :156:12, :157:12, :158:12, :160:12, :161:12, :162:12, :163:12, :164:12, :165:12, :166:12, :167:12, :169:12, :170:12, :172:12, :173:12, :174:12, :175:12, :176:12, :177:12, :179:12, :180:12, :181:5
  assign c_o =
    ~(_024_ | ~_062_ | _002_) | _059_ & ~_024_ | ~(_021_ | ~_GEN_7) | ~(~_GEN_8 | _014_)
    | a_i[15] & b_i[15];	// /tmp/tmp.ofVyyFZCjy/21390_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_adder_ripple_carry.json_dut.cleaned.mlir:35:11, :39:11, :101:11, :117:12, :121:12, :124:12, :125:12, :126:12, :127:12, :129:12, :133:12, :135:12, :136:12, :137:12, :139:12, :140:12, :141:12, :142:12, :143:12, :144:12, :145:12, :146:12, :147:12, :181:5
endmodule

