Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Apr 27 16:47:05 2023
| Host         : 102-030 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           26 |
| Yes          | No                    | No                     |             150 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+--------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+--------------------+--------------------+------------------+----------------+
|  color_reg[1]/G0 |                    |                    |                1 |              1 |
|  color_reg[0]/G0 |                    |                    |                1 |              1 |
|  sig_BUFG        |                    |                    |                1 |              1 |
|  color0          |                    | color__0[2]        |                1 |              1 |
|  clk10Hz_BUFG    |                    |                    |                2 |              2 |
|  clk_IBUF_BUFG   |                    |                    |                3 |              3 |
|  clk10Hz_BUFG    | y[2]_i_1_n_0       |                    |                8 |             30 |
|  clk10Hz_BUFG    | sel                |                    |                8 |             30 |
|  clk10Hz_BUFG    | shoot_IBUF         |                    |                8 |             30 |
|  sig_BUFG        |                    | vcount             |                8 |             31 |
|  clk_IBUF_BUFG   |                    | u_clk10hz/sig      |                8 |             31 |
|  sig_BUFG        | vcount             | vcount[31]_i_1_n_0 |                9 |             32 |
|  clk_IBUF_BUFG   |                    | u_clk50mhz/sig_0   |                9 |             32 |
|  clk10Hz_BUFG    | display_enemy_IBUF |                    |               16 |             60 |
+------------------+--------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 3      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


