{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647366939496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366939500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 11:55:39 2022 " "Processing started: Tue Mar 15 11:55:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647366939500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366939500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366939501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647366940108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647366940108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE465_filter_test.qxp 1 1 " "Found 1 design units, including 1 entities, in source file EE465_filter_test.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE465_filter_test " "Found entity 1: EE465_filter_test" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_TB " "Found entity 1: filter_TB" {  } { { "filter_TB.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949493 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(74) " "Verilog HDL information at pulse_shape.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(118) " "Verilog HDL information at pulse_shape.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(174) " "Verilog HDL information at pulse_shape.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_shape.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_shape.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSPS_filt " "Found entity 1: GSPS_filt" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_design.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_design " "Found entity 1: filter_design" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949513 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GSM.v " "Can't analyze file -- file GSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647366949514 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PPS.v " "Can't analyze file -- file PPS.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647366949514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee465_gold_standard_srrc.v 1 1 " "Found 1 design units, including 1 entities, in source file ee465_gold_standard_srrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ee465_gold_standard_srrc " "Found entity 1: ee465_gold_standard_srrc" {  } { { "ee465_gold_standard_srrc.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/ee465_gold_standard_srrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(63) " "Verilog HDL information at PPS_filt.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(111) " "Verilog HDL information at PPS_filt.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(129) " "Verilog HDL information at PPS_filt.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(145) " "Verilog HDL information at PPS_filt.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(157) " "Verilog HDL information at PPS_filt.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(169) " "Verilog HDL information at PPS_filt.v(169): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(181) " "Verilog HDL information at PPS_filt.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(196) " "Verilog HDL information at PPS_filt.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt.v 1 1 " "Found 1 design units, including 1 entities, in source file PPS_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt " "Found entity 1: PPS_filt" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(74) " "Verilog HDL information at PPSBAD.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949532 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(123) " "Verilog HDL information at PPSBAD.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(176) " "Verilog HDL information at PPSBAD.v(176): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPSBAD.v 1 1 " "Found 1 design units, including 1 entities, in source file PPSBAD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_BAD " "Found entity 1: PPS_filt_BAD" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949541 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949541 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949553 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(63) " "Verilog HDL information at GSM_noMult.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(112) " "Verilog HDL information at GSM_noMult.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(127) " "Verilog HDL information at GSM_noMult.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(138) " "Verilog HDL information at GSM_noMult.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(149) " "Verilog HDL information at GSM_noMult.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(160) " "Verilog HDL information at GSM_noMult.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(175) " "Verilog HDL information at GSM_noMult.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GSM_noMult.v 1 1 " "Found 1 design units, including 1 entities, in source file GSM_noMult.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSM_noMult " "Found entity 1: GSM_noMult" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(63) " "Verilog HDL information at PPS_filt_101.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(106) " "Verilog HDL information at PPS_filt_101.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(140) " "Verilog HDL information at PPS_filt_101.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(155) " "Verilog HDL information at PPS_filt_101.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(171) " "Verilog HDL information at PPS_filt_101.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(187) " "Verilog HDL information at PPS_filt_101.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(203) " "Verilog HDL information at PPS_filt_101.v(203): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(215) " "Verilog HDL information at PPS_filt_101.v(215): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 215 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647366949575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt_101.v 1 1 " "Found 1 design units, including 1 entities, in source file PPS_filt_101.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_101 " "Found entity 1: PPS_filt_101" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366949578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366949578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sym_clk_en filter_design.v(161) " "Verilog HDL Implicit Net warning at filter_design.v(161): created implicit net for \"sym_clk_en\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366949578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cycle filter_design.v(162) " "Verilog HDL Implicit Net warning at filter_design.v(162): created implicit net for \"cycle\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366949578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset filter_design.v(164) " "Verilog HDL Implicit Net warning at filter_design.v(164): created implicit net for \"reset\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366949578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error filter_design.v(173) " "Verilog HDL Implicit Net warning at filter_design.v(173): created implicit net for \"error\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366949578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter_design " "Elaborating entity \"filter_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647366949883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B filter_design.v(34) " "Verilog HDL or VHDL warning at filter_design.v(34): object \"registered_ADC_B\" assigned a value but never read" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366949886 "|filter_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EE465_filter_test EE465_filter_test:SRRC_test " "Elaborating entity \"EE465_filter_test\" for hierarchy \"EE465_filter_test:SRRC_test\"" {  } { { "filter_design.v" "SRRC_test" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366949922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPS_filt PPS_filt:DUT_TX " "Elaborating entity \"PPS_filt\" for hierarchy \"PPS_filt:DUT_TX\"" {  } { { "filter_design.v" "DUT_TX" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366950073 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mult_out PPS_filt.v(40) " "Verilog HDL warning at PPS_filt.v(40): initial value for variable mult_out should be constant" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1647366950104 "|filter_design|PPS_filt:DUT_TX"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Hsys " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Hsys\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1647366958259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "filter_design.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366958594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "filter_design.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366958612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "filter_design.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366958630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "filter_design.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366958655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "filter_design.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366958685 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959515 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647366959515 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647366959516 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959516 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647366959516 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[17\] " "Net \"dec_var\[17\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[16\] " "Net \"dec_var\[16\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[15\] " "Net \"dec_var\[15\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[14\] " "Net \"dec_var\[14\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[13\] " "Net \"dec_var\[13\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[12\] " "Net \"dec_var\[12\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[11\] " "Net \"dec_var\[11\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[10\] " "Net \"dec_var\[10\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[9\] " "Net \"dec_var\[9\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[8\] " "Net \"dec_var\[8\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[7\] " "Net \"dec_var\[7\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[6\] " "Net \"dec_var\[6\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[5\] " "Net \"dec_var\[5\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[4\] " "Net \"dec_var\[4\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[3\] " "Net \"dec_var\[3\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[2\] " "Net \"dec_var\[2\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[1\] " "Net \"dec_var\[1\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[0\] " "Net \"dec_var\[0\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647366959517 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647366959517 ""}