   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "pio.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .section .text.pio_pull_up,"ax",%progbits
  27              	 .align 1
  28              	 .global pio_pull_up
  29              	 .arch armv7-m
  30              	 .syntax unified
  31              	 .thumb
  32              	 .thumb_func
  33              	 .fpu softvfp
  35              	pio_pull_up:
  36              	.LFB69:
  37              	 .file 1 ".././hal/sam3u1c/pio.c"
   1:.././hal/sam3u1c/pio.c **** /**
   2:.././hal/sam3u1c/pio.c ****  * \file
   3:.././hal/sam3u1c/pio.c ****  *
   4:.././hal/sam3u1c/pio.c ****  * \brief Parallel Input/Output (PIO) Controller driver for SAM.
   5:.././hal/sam3u1c/pio.c ****  *
   6:.././hal/sam3u1c/pio.c ****  * Copyright (c) 2011 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/pio.c ****  *
   8:.././hal/sam3u1c/pio.c ****  * \asf_license_start
   9:.././hal/sam3u1c/pio.c ****  *
  10:.././hal/sam3u1c/pio.c ****  * \page License
  11:.././hal/sam3u1c/pio.c ****  *
  12:.././hal/sam3u1c/pio.c ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/pio.c ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/pio.c ****  *
  15:.././hal/sam3u1c/pio.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/pio.c ****  *
  18:.././hal/sam3u1c/pio.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/pio.c ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/pio.c ****  *
  22:.././hal/sam3u1c/pio.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/pio.c ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/pio.c ****  *
  25:.././hal/sam3u1c/pio.c ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/pio.c ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/pio.c ****  *
  28:.././hal/sam3u1c/pio.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/pio.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/pio.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/pio.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/pio.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/pio.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/pio.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/pio.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/pio.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/pio.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/pio.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/pio.c ****  *
  40:.././hal/sam3u1c/pio.c ****  * \asf_license_stop
  41:.././hal/sam3u1c/pio.c ****  *
  42:.././hal/sam3u1c/pio.c ****  */
  43:.././hal/sam3u1c/pio.c **** 
  44:.././hal/sam3u1c/pio.c **** #include "pio.h"
  45:.././hal/sam3u1c/pio.c **** 
  46:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
  47:.././hal/sam3u1c/pio.c **** #  define PIO_WPMR_WPKEY_PASSWD PIO_WPMR_WPKEY(0x50494Fu)
  48:.././hal/sam3u1c/pio.c **** #endif
  49:.././hal/sam3u1c/pio.c **** 
  50:.././hal/sam3u1c/pio.c **** /**
  51:.././hal/sam3u1c/pio.c ****  * \defgroup sam_drivers_pio_group Peripheral Parallel Input/Output (PIO) Controller
  52:.././hal/sam3u1c/pio.c ****  *
  53:.././hal/sam3u1c/pio.c ****  * \par Purpose
  54:.././hal/sam3u1c/pio.c ****  *
  55:.././hal/sam3u1c/pio.c ****  * The Parallel Input/Output Controller (PIO) manages up to 32 fully
  56:.././hal/sam3u1c/pio.c ****  * programmable input/output lines. Each I/O line may be dedicated as a
  57:.././hal/sam3u1c/pio.c ****  * general-purpose I/O or be assigned to a function of an embedded peripheral.
  58:.././hal/sam3u1c/pio.c ****  * This assures effective optimization of the pins of a product.
  59:.././hal/sam3u1c/pio.c ****  *
  60:.././hal/sam3u1c/pio.c ****  * @{
  61:.././hal/sam3u1c/pio.c ****  */
  62:.././hal/sam3u1c/pio.c **** 
  63:.././hal/sam3u1c/pio.c **** #ifndef FREQ_SLOW_CLOCK_EXT
  64:.././hal/sam3u1c/pio.c **** /* External slow clock frequency (hz) */
  65:.././hal/sam3u1c/pio.c **** #define FREQ_SLOW_CLOCK_EXT 32768
  66:.././hal/sam3u1c/pio.c **** #endif
  67:.././hal/sam3u1c/pio.c **** 
  68:.././hal/sam3u1c/pio.c **** /**
  69:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO internal pull-up.
  70:.././hal/sam3u1c/pio.c ****  *
  71:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  72:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  73:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
  74:.././hal/sam3u1c/pio.c ****  * configured.
  75:.././hal/sam3u1c/pio.c ****  */
  76:.././hal/sam3u1c/pio.c **** void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
  77:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
  78:.././hal/sam3u1c/pio.c **** {
  38              	 .loc 1 78 1
  39              	 .cfi_startproc
  40              	 
  41              	 
  42              	 
  43 0000 80B4     	 push {r7}
  44              	.LCFI0:
  45              	 .cfi_def_cfa_offset 4
  46              	 .cfi_offset 7,-4
  47 0002 85B0     	 sub sp,sp,#20
  48              	.LCFI1:
  49              	 .cfi_def_cfa_offset 24
  50 0004 00AF     	 add r7,sp,#0
  51              	.LCFI2:
  52              	 .cfi_def_cfa_register 7
  53 0006 F860     	 str r0,[r7,#12]
  54 0008 B960     	 str r1,[r7,#8]
  55 000a 7A60     	 str r2,[r7,#4]
  79:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-up(s) if necessary */
  80:.././hal/sam3u1c/pio.c **** 	if (ul_pull_up_enable) {
  56              	 .loc 1 80 5
  57 000c 7B68     	 ldr r3,[r7,#4]
  58 000e 002B     	 cmp r3,#0
  59 0010 03D0     	 beq .L2
  81:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUER = ul_mask;
  60              	 .loc 1 81 19
  61 0012 FB68     	 ldr r3,[r7,#12]
  62 0014 BA68     	 ldr r2,[r7,#8]
  63 0016 5A66     	 str r2,[r3,#100]
  82:.././hal/sam3u1c/pio.c **** 	} else {
  83:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUDR = ul_mask;
  84:.././hal/sam3u1c/pio.c **** 	}
  85:.././hal/sam3u1c/pio.c **** }
  64              	 .loc 1 85 1
  65 0018 02E0     	 b .L4
  66              	.L2:
  83:.././hal/sam3u1c/pio.c **** 	}
  67              	 .loc 1 83 19
  68 001a FB68     	 ldr r3,[r7,#12]
  69 001c BA68     	 ldr r2,[r7,#8]
  70 001e 1A66     	 str r2,[r3,#96]
  71              	.L4:
  72              	 .loc 1 85 1
  73 0020 00BF     	 nop
  74 0022 1437     	 adds r7,r7,#20
  75              	.LCFI3:
  76              	 .cfi_def_cfa_offset 4
  77 0024 BD46     	 mov sp,r7
  78              	.LCFI4:
  79              	 .cfi_def_cfa_register 13
  80              	 
  81 0026 80BC     	 pop {r7}
  82              	.LCFI5:
  83              	 .cfi_restore 7
  84              	 .cfi_def_cfa_offset 0
  85 0028 7047     	 bx lr
  86              	 .cfi_endproc
  87              	.LFE69:
  89              	 .section .text.pio_set_debounce_filter,"ax",%progbits
  90              	 .align 1
  91              	 .global pio_set_debounce_filter
  92              	 .syntax unified
  93              	 .thumb
  94              	 .thumb_func
  95              	 .fpu softvfp
  97              	pio_set_debounce_filter:
  98              	.LFB70:
  86:.././hal/sam3u1c/pio.c **** 
  87:.././hal/sam3u1c/pio.c **** /**
  88:.././hal/sam3u1c/pio.c ****  * \brief Configure Glitch or Debouncing filter for the specified input(s).
  89:.././hal/sam3u1c/pio.c ****  *
  90:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  91:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  92:.././hal/sam3u1c/pio.c ****  * \param ul_cut_off Cuts off frequency for debouncing filter.
  93:.././hal/sam3u1c/pio.c ****  */
  94:.././hal/sam3u1c/pio.c **** void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
  95:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_cut_off)
  96:.././hal/sam3u1c/pio.c **** {
  99              	 .loc 1 96 1
 100              	 .cfi_startproc
 101              	 
 102              	 
 103              	 
 104 0000 80B4     	 push {r7}
 105              	.LCFI6:
 106              	 .cfi_def_cfa_offset 4
 107              	 .cfi_offset 7,-4
 108 0002 85B0     	 sub sp,sp,#20
 109              	.LCFI7:
 110              	 .cfi_def_cfa_offset 24
 111 0004 00AF     	 add r7,sp,#0
 112              	.LCFI8:
 113              	 .cfi_def_cfa_register 7
 114 0006 F860     	 str r0,[r7,#12]
 115 0008 B960     	 str r1,[r7,#8]
 116 000a 7A60     	 str r2,[r7,#4]
  97:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
  98:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
  99:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IFSCER = ul_mask;
 100:.././hal/sam3u1c/pio.c **** #elif (SAM3XA || SAM3U)
 101:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
 102:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_DIFSR = ul_mask;
 117              	 .loc 1 102 19
 118 000c FB68     	 ldr r3,[r7,#12]
 119 000e BA68     	 ldr r2,[r7,#8]
 120 0010 C3F88420 	 str r2,[r3,#132]
 103:.././hal/sam3u1c/pio.c **** #else
 104:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 105:.././hal/sam3u1c/pio.c **** #endif
 106:.././hal/sam3u1c/pio.c **** 
 107:.././hal/sam3u1c/pio.c **** 	/*
 108:.././hal/sam3u1c/pio.c **** 	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
 109:.././hal/sam3u1c/pio.c **** 	 * programmable Divided Slow Clock:
 110:.././hal/sam3u1c/pio.c **** 	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
 111:.././hal/sam3u1c/pio.c **** 	 */
 112:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
 121              	 .loc 1 112 20
 122 0014 7B68     	 ldr r3,[r7,#4]
 123 0016 5B00     	 lsls r3,r3,#1
 124 0018 4FF40042 	 mov r2,#32768
 125 001c B2FBF3F3 	 udiv r3,r2,r3
 126 0020 013B     	 subs r3,r3,#1
 127 0022 C3F30D02 	 ubfx r2,r3,#0,#14
 128              	 .loc 1 112 18
 129 0026 FB68     	 ldr r3,[r7,#12]
 130 0028 C3F88C20 	 str r2,[r3,#140]
 113:.././hal/sam3u1c/pio.c **** 			(2 * (ul_cut_off))) - 1);
 114:.././hal/sam3u1c/pio.c **** }
 131              	 .loc 1 114 1
 132 002c 00BF     	 nop
 133 002e 1437     	 adds r7,r7,#20
 134              	.LCFI9:
 135              	 .cfi_def_cfa_offset 4
 136 0030 BD46     	 mov sp,r7
 137              	.LCFI10:
 138              	 .cfi_def_cfa_register 13
 139              	 
 140 0032 80BC     	 pop {r7}
 141              	.LCFI11:
 142              	 .cfi_restore 7
 143              	 .cfi_def_cfa_offset 0
 144 0034 7047     	 bx lr
 145              	 .cfi_endproc
 146              	.LFE70:
 148              	 .section .text.pio_set,"ax",%progbits
 149              	 .align 1
 150              	 .global pio_set
 151              	 .syntax unified
 152              	 .thumb
 153              	 .thumb_func
 154              	 .fpu softvfp
 156              	pio_set:
 157              	.LFB71:
 115:.././hal/sam3u1c/pio.c **** 
 116:.././hal/sam3u1c/pio.c **** /**
 117:.././hal/sam3u1c/pio.c ****  * \brief Set a high output level on all the PIOs defined in ul_mask.
 118:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 119:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 120:.././hal/sam3u1c/pio.c ****  *
 121:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 122:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 123:.././hal/sam3u1c/pio.c ****  */
 124:.././hal/sam3u1c/pio.c **** void pio_set(Pio *p_pio, const uint32_t ul_mask)
 125:.././hal/sam3u1c/pio.c **** {
 158              	 .loc 1 125 1
 159              	 .cfi_startproc
 160              	 
 161              	 
 162              	 
 163 0000 80B4     	 push {r7}
 164              	.LCFI12:
 165              	 .cfi_def_cfa_offset 4
 166              	 .cfi_offset 7,-4
 167 0002 83B0     	 sub sp,sp,#12
 168              	.LCFI13:
 169              	 .cfi_def_cfa_offset 16
 170 0004 00AF     	 add r7,sp,#0
 171              	.LCFI14:
 172              	 .cfi_def_cfa_register 7
 173 0006 7860     	 str r0,[r7,#4]
 174 0008 3960     	 str r1,[r7]
 126:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 175              	 .loc 1 126 18
 176 000a 7B68     	 ldr r3,[r7,#4]
 177 000c 3A68     	 ldr r2,[r7]
 178 000e 1A63     	 str r2,[r3,#48]
 127:.././hal/sam3u1c/pio.c **** }
 179              	 .loc 1 127 1
 180 0010 00BF     	 nop
 181 0012 0C37     	 adds r7,r7,#12
 182              	.LCFI15:
 183              	 .cfi_def_cfa_offset 4
 184 0014 BD46     	 mov sp,r7
 185              	.LCFI16:
 186              	 .cfi_def_cfa_register 13
 187              	 
 188 0016 80BC     	 pop {r7}
 189              	.LCFI17:
 190              	 .cfi_restore 7
 191              	 .cfi_def_cfa_offset 0
 192 0018 7047     	 bx lr
 193              	 .cfi_endproc
 194              	.LFE71:
 196              	 .section .text.pio_clear,"ax",%progbits
 197              	 .align 1
 198              	 .global pio_clear
 199              	 .syntax unified
 200              	 .thumb
 201              	 .thumb_func
 202              	 .fpu softvfp
 204              	pio_clear:
 205              	.LFB72:
 128:.././hal/sam3u1c/pio.c **** 
 129:.././hal/sam3u1c/pio.c **** /**
 130:.././hal/sam3u1c/pio.c ****  * \brief Set a low output level on all the PIOs defined in ul_mask.
 131:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 132:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 133:.././hal/sam3u1c/pio.c ****  *
 134:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 135:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 136:.././hal/sam3u1c/pio.c ****  */
 137:.././hal/sam3u1c/pio.c **** void pio_clear(Pio *p_pio, const uint32_t ul_mask)
 138:.././hal/sam3u1c/pio.c **** {
 206              	 .loc 1 138 1
 207              	 .cfi_startproc
 208              	 
 209              	 
 210              	 
 211 0000 80B4     	 push {r7}
 212              	.LCFI18:
 213              	 .cfi_def_cfa_offset 4
 214              	 .cfi_offset 7,-4
 215 0002 83B0     	 sub sp,sp,#12
 216              	.LCFI19:
 217              	 .cfi_def_cfa_offset 16
 218 0004 00AF     	 add r7,sp,#0
 219              	.LCFI20:
 220              	 .cfi_def_cfa_register 7
 221 0006 7860     	 str r0,[r7,#4]
 222 0008 3960     	 str r1,[r7]
 139:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 223              	 .loc 1 139 18
 224 000a 7B68     	 ldr r3,[r7,#4]
 225 000c 3A68     	 ldr r2,[r7]
 226 000e 5A63     	 str r2,[r3,#52]
 140:.././hal/sam3u1c/pio.c **** }
 227              	 .loc 1 140 1
 228 0010 00BF     	 nop
 229 0012 0C37     	 adds r7,r7,#12
 230              	.LCFI21:
 231              	 .cfi_def_cfa_offset 4
 232 0014 BD46     	 mov sp,r7
 233              	.LCFI22:
 234              	 .cfi_def_cfa_register 13
 235              	 
 236 0016 80BC     	 pop {r7}
 237              	.LCFI23:
 238              	 .cfi_restore 7
 239              	 .cfi_def_cfa_offset 0
 240 0018 7047     	 bx lr
 241              	 .cfi_endproc
 242              	.LFE72:
 244              	 .section .text.pio_get,"ax",%progbits
 245              	 .align 1
 246              	 .global pio_get
 247              	 .syntax unified
 248              	 .thumb
 249              	 .thumb_func
 250              	 .fpu softvfp
 252              	pio_get:
 253              	.LFB73:
 141:.././hal/sam3u1c/pio.c **** 
 142:.././hal/sam3u1c/pio.c **** /**
 143:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin instance currently have
 144:.././hal/sam3u1c/pio.c ****  * a high level; otherwise returns 0. This method returns the actual value that
 145:.././hal/sam3u1c/pio.c ****  * is being read on the pin. To return the supposed output value of a pin, use
 146:.././hal/sam3u1c/pio.c ****  * pio_get_output_data_status() instead.
 147:.././hal/sam3u1c/pio.c ****  *
 148:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 149:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 150:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 151:.././hal/sam3u1c/pio.c ****  *
 152:.././hal/sam3u1c/pio.c ****  * \retval 1 at least one PIO currently has a high level.
 153:.././hal/sam3u1c/pio.c ****  * \retval 0 all PIOs have a low level.
 154:.././hal/sam3u1c/pio.c ****  */
 155:.././hal/sam3u1c/pio.c **** uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
 156:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 157:.././hal/sam3u1c/pio.c **** {
 254              	 .loc 1 157 1
 255              	 .cfi_startproc
 256              	 
 257              	 
 258              	 
 259 0000 80B4     	 push {r7}
 260              	.LCFI24:
 261              	 .cfi_def_cfa_offset 4
 262              	 .cfi_offset 7,-4
 263 0002 87B0     	 sub sp,sp,#28
 264              	.LCFI25:
 265              	 .cfi_def_cfa_offset 32
 266 0004 00AF     	 add r7,sp,#0
 267              	.LCFI26:
 268              	 .cfi_def_cfa_register 7
 269 0006 F860     	 str r0,[r7,#12]
 270 0008 B960     	 str r1,[r7,#8]
 271 000a 7A60     	 str r2,[r7,#4]
 158:.././hal/sam3u1c/pio.c **** 	uint32_t ul_reg;
 159:.././hal/sam3u1c/pio.c **** 
 160:.././hal/sam3u1c/pio.c **** 	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
 272              	 .loc 1 160 5
 273 000c BB68     	 ldr r3,[r7,#8]
 274 000e B3F1405F 	 cmp r3,#805306368
 275 0012 03D0     	 beq .L9
 276              	 .loc 1 160 32 discriminator 1
 277 0014 BB68     	 ldr r3,[r7,#8]
 278 0016 B3F1605F 	 cmp r3,#939524096
 279 001a 03D1     	 bne .L10
 280              	.L9:
 161:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_ODSR;
 281              	 .loc 1 161 10
 282 001c FB68     	 ldr r3,[r7,#12]
 283 001e 9B6B     	 ldr r3,[r3,#56]
 284 0020 7B61     	 str r3,[r7,#20]
 285 0022 02E0     	 b .L11
 286              	.L10:
 162:.././hal/sam3u1c/pio.c **** 	} else {
 163:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_PDSR;
 287              	 .loc 1 163 10
 288 0024 FB68     	 ldr r3,[r7,#12]
 289 0026 DB6B     	 ldr r3,[r3,#60]
 290 0028 7B61     	 str r3,[r7,#20]
 291              	.L11:
 164:.././hal/sam3u1c/pio.c **** 	}
 165:.././hal/sam3u1c/pio.c **** 
 166:.././hal/sam3u1c/pio.c **** 	if ((ul_reg & ul_mask) == 0) {
 292              	 .loc 1 166 14
 293 002a 7A69     	 ldr r2,[r7,#20]
 294 002c 7B68     	 ldr r3,[r7,#4]
 295 002e 1340     	 ands r3,r3,r2
 296              	 .loc 1 166 5
 297 0030 002B     	 cmp r3,#0
 298 0032 01D1     	 bne .L12
 167:.././hal/sam3u1c/pio.c **** 		return 0;
 299              	 .loc 1 167 10
 300 0034 0023     	 movs r3,#0
 301 0036 00E0     	 b .L13
 302              	.L12:
 168:.././hal/sam3u1c/pio.c **** 	} else {
 169:.././hal/sam3u1c/pio.c **** 		return 1;
 303              	 .loc 1 169 10
 304 0038 0123     	 movs r3,#1
 305              	.L13:
 170:.././hal/sam3u1c/pio.c **** 	}
 171:.././hal/sam3u1c/pio.c **** }
 306              	 .loc 1 171 1
 307 003a 1846     	 mov r0,r3
 308 003c 1C37     	 adds r7,r7,#28
 309              	.LCFI27:
 310              	 .cfi_def_cfa_offset 4
 311 003e BD46     	 mov sp,r7
 312              	.LCFI28:
 313              	 .cfi_def_cfa_register 13
 314              	 
 315 0040 80BC     	 pop {r7}
 316              	.LCFI29:
 317              	 .cfi_restore 7
 318              	 .cfi_def_cfa_offset 0
 319 0042 7047     	 bx lr
 320              	 .cfi_endproc
 321              	.LFE73:
 323              	 .section .text.pio_set_peripheral,"ax",%progbits
 324              	 .align 1
 325              	 .global pio_set_peripheral
 326              	 .syntax unified
 327              	 .thumb
 328              	 .thumb_func
 329              	 .fpu softvfp
 331              	pio_set_peripheral:
 332              	.LFB74:
 172:.././hal/sam3u1c/pio.c **** 
 173:.././hal/sam3u1c/pio.c **** /**
 174:.././hal/sam3u1c/pio.c ****  * \brief Configure IO of a PIO controller as being controlled by a specific
 175:.././hal/sam3u1c/pio.c ****  * peripheral.
 176:.././hal/sam3u1c/pio.c ****  *
 177:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 178:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 179:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 180:.././hal/sam3u1c/pio.c ****  */
 181:.././hal/sam3u1c/pio.c **** void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
 182:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 183:.././hal/sam3u1c/pio.c **** {
 333              	 .loc 1 183 1
 334              	 .cfi_startproc
 335              	 
 336              	 
 337              	 
 338 0000 80B4     	 push {r7}
 339              	.LCFI30:
 340              	 .cfi_def_cfa_offset 4
 341              	 .cfi_offset 7,-4
 342 0002 87B0     	 sub sp,sp,#28
 343              	.LCFI31:
 344              	 .cfi_def_cfa_offset 32
 345 0004 00AF     	 add r7,sp,#0
 346              	.LCFI32:
 347              	 .cfi_def_cfa_register 7
 348 0006 F860     	 str r0,[r7,#12]
 349 0008 B960     	 str r1,[r7,#8]
 350 000a 7A60     	 str r2,[r7,#4]
 184:.././hal/sam3u1c/pio.c **** 	uint32_t ul_sr;
 185:.././hal/sam3u1c/pio.c **** 
 186:.././hal/sam3u1c/pio.c **** 	/* Disable interrupts on the pin(s) */
 187:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 351              	 .loc 1 187 17
 352 000c FB68     	 ldr r3,[r7,#12]
 353 000e 7A68     	 ldr r2,[r7,#4]
 354 0010 5A64     	 str r2,[r3,#68]
 188:.././hal/sam3u1c/pio.c **** 
 189:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 190:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 191:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 192:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 193:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 194:.././hal/sam3u1c/pio.c **** 
 195:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 196:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 197:.././hal/sam3u1c/pio.c **** 		break;
 198:.././hal/sam3u1c/pio.c **** 
 199:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 200:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 201:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 202:.././hal/sam3u1c/pio.c **** 
 203:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 204:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 205:.././hal/sam3u1c/pio.c **** 		break;
 206:.././hal/sam3u1c/pio.c **** #if (!SAMG)
 207:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 208:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 209:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 210:.././hal/sam3u1c/pio.c **** 
 211:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 212:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 213:.././hal/sam3u1c/pio.c **** 		break;
 214:.././hal/sam3u1c/pio.c **** 
 215:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 216:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 217:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 218:.././hal/sam3u1c/pio.c **** 
 219:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 220:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 221:.././hal/sam3u1c/pio.c **** 		break;
 222:.././hal/sam3u1c/pio.c **** #endif
 223:.././hal/sam3u1c/pio.c **** 		/* Other types are invalid in this function */
 224:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 225:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 226:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 227:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 228:.././hal/sam3u1c/pio.c **** 		return;
 229:.././hal/sam3u1c/pio.c **** 	}
 230:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 231:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 355              	 .loc 1 231 2
 356 0012 BB68     	 ldr r3,[r7,#8]
 357 0014 B3F1805F 	 cmp r3,#268435456
 358 0018 25D0     	 beq .L15
 359 001a BB68     	 ldr r3,[r7,#8]
 360 001c B3F1805F 	 cmp r3,#268435456
 361 0020 07D8     	 bhi .L16
 362 0022 BB68     	 ldr r3,[r7,#8]
 363 0024 002B     	 cmp r3,#0
 364 0026 2BD0     	 beq .L21
 365 0028 BB68     	 ldr r3,[r7,#8]
 366 002a B3F1006F 	 cmp r3,#134217728
 367 002e 0DD0     	 beq .L18
 368 0030 22E0     	 b .L19
 369              	.L16:
 370 0032 BB68     	 ldr r3,[r7,#8]
 371 0034 B3F1405F 	 cmp r3,#805306368
 372 0038 22D0     	 beq .L21
 373 003a BB68     	 ldr r3,[r7,#8]
 374 003c B3F1605F 	 cmp r3,#939524096
 375 0040 1ED0     	 beq .L21
 376 0042 BB68     	 ldr r3,[r7,#8]
 377 0044 B3F1205F 	 cmp r3,#671088640
 378 0048 1AD0     	 beq .L21
 379 004a 15E0     	 b .L19
 380              	.L18:
 232:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 233:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 381              	 .loc 1 233 9
 382 004c FB68     	 ldr r3,[r7,#12]
 383 004e 1B6F     	 ldr r3,[r3,#112]
 384 0050 7B61     	 str r3,[r7,#20]
 234:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
 385              	 .loc 1 234 19
 386 0052 FB68     	 ldr r3,[r7,#12]
 387 0054 1A6F     	 ldr r2,[r3,#112]
 388              	 .loc 1 234 23
 389 0056 7B68     	 ldr r3,[r7,#4]
 390 0058 D943     	 mvns r1,r3
 391              	 .loc 1 234 32
 392 005a 7B69     	 ldr r3,[r7,#20]
 393 005c 0B40     	 ands r3,r3,r1
 394              	 .loc 1 234 19
 395 005e 1A40     	 ands r2,r2,r3
 396 0060 FB68     	 ldr r3,[r7,#12]
 397 0062 1A67     	 str r2,[r3,#112]
 235:.././hal/sam3u1c/pio.c **** 		break;
 398              	 .loc 1 235 3
 399 0064 08E0     	 b .L19
 400              	.L15:
 236:.././hal/sam3u1c/pio.c **** 
 237:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 238:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 401              	 .loc 1 238 9
 402 0066 FB68     	 ldr r3,[r7,#12]
 403 0068 1B6F     	 ldr r3,[r3,#112]
 404 006a 7B61     	 str r3,[r7,#20]
 239:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR = (ul_mask | ul_sr);
 405              	 .loc 1 239 30
 406 006c 7A68     	 ldr r2,[r7,#4]
 407 006e 7B69     	 ldr r3,[r7,#20]
 408 0070 1A43     	 orrs r2,r2,r3
 409              	 .loc 1 239 19
 410 0072 FB68     	 ldr r3,[r7,#12]
 411 0074 1A67     	 str r2,[r3,#112]
 240:.././hal/sam3u1c/pio.c **** 		break;
 412              	 .loc 1 240 3
 413 0076 00BF     	 nop
 414              	.L19:
 241:.././hal/sam3u1c/pio.c **** 
 242:.././hal/sam3u1c/pio.c **** 		// other types are invalid in this function
 243:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 244:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 245:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 246:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 247:.././hal/sam3u1c/pio.c **** 		return;
 248:.././hal/sam3u1c/pio.c **** 	}
 249:.././hal/sam3u1c/pio.c **** #else
 250:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 251:.././hal/sam3u1c/pio.c **** #endif
 252:.././hal/sam3u1c/pio.c **** 
 253:.././hal/sam3u1c/pio.c **** 	/* Remove the pins from under the control of PIO */
 254:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PDR = ul_mask;
 415              	 .loc 1 254 17
 416 0078 FB68     	 ldr r3,[r7,#12]
 417 007a 7A68     	 ldr r2,[r7,#4]
 418 007c 5A60     	 str r2,[r3,#4]
 419 007e 00E0     	 b .L14
 420              	.L21:
 247:.././hal/sam3u1c/pio.c **** 	}
 421              	 .loc 1 247 3
 422 0080 00BF     	 nop
 423              	.L14:
 255:.././hal/sam3u1c/pio.c **** }
 424              	 .loc 1 255 1
 425 0082 1C37     	 adds r7,r7,#28
 426              	.LCFI33:
 427              	 .cfi_def_cfa_offset 4
 428 0084 BD46     	 mov sp,r7
 429              	.LCFI34:
 430              	 .cfi_def_cfa_register 13
 431              	 
 432 0086 80BC     	 pop {r7}
 433              	.LCFI35:
 434              	 .cfi_restore 7
 435              	 .cfi_def_cfa_offset 0
 436 0088 7047     	 bx lr
 437              	 .cfi_endproc
 438              	.LFE74:
 440              	 .section .text.pio_set_input,"ax",%progbits
 441              	 .align 1
 442              	 .global pio_set_input
 443              	 .syntax unified
 444              	 .thumb
 445              	 .thumb_func
 446              	 .fpu softvfp
 448              	pio_set_input:
 449              	.LFB75:
 256:.././hal/sam3u1c/pio.c **** 
 257:.././hal/sam3u1c/pio.c **** /**
 258:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) or a PIO controller as inputs.
 259:.././hal/sam3u1c/pio.c ****  * Optionally, the corresponding internal pull-up(s) and glitch filter(s) can
 260:.././hal/sam3u1c/pio.c ****  * be enabled.
 261:.././hal/sam3u1c/pio.c ****  *
 262:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 263:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 264:.././hal/sam3u1c/pio.c ****  * \param ul_attribute PIO attribute(s).
 265:.././hal/sam3u1c/pio.c ****  */
 266:.././hal/sam3u1c/pio.c **** void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
 267:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attribute)
 268:.././hal/sam3u1c/pio.c **** {
 450              	 .loc 1 268 1
 451              	 .cfi_startproc
 452              	 
 453              	 
 454 0000 80B5     	 push {r7,lr}
 455              	.LCFI36:
 456              	 .cfi_def_cfa_offset 8
 457              	 .cfi_offset 7,-8
 458              	 .cfi_offset 14,-4
 459 0002 84B0     	 sub sp,sp,#16
 460              	.LCFI37:
 461              	 .cfi_def_cfa_offset 24
 462 0004 00AF     	 add r7,sp,#0
 463              	.LCFI38:
 464              	 .cfi_def_cfa_register 7
 465 0006 F860     	 str r0,[r7,#12]
 466 0008 B960     	 str r1,[r7,#8]
 467 000a 7A60     	 str r2,[r7,#4]
 269:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 468              	 .loc 1 269 2
 469 000c B968     	 ldr r1,[r7,#8]
 470 000e F868     	 ldr r0,[r7,#12]
 471 0010 194B     	 ldr r3,.L27
 472 0012 9847     	 blx r3
 473              	.LVL0:
 270:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
 474              	 .loc 1 270 2
 475 0014 7B68     	 ldr r3,[r7,#4]
 476 0016 03F00103 	 and r3,r3,#1
 477 001a 1A46     	 mov r2,r3
 478 001c B968     	 ldr r1,[r7,#8]
 479 001e F868     	 ldr r0,[r7,#12]
 480 0020 164B     	 ldr r3,.L27+4
 481 0022 9847     	 blx r3
 482              	.LVL1:
 271:.././hal/sam3u1c/pio.c **** 
 272:.././hal/sam3u1c/pio.c **** 	/* Enable Input Filter if necessary */
 273:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
 483              	 .loc 1 273 19
 484 0024 7B68     	 ldr r3,[r7,#4]
 485 0026 03F00A03 	 and r3,r3,#10
 486              	 .loc 1 273 5
 487 002a 002B     	 cmp r3,#0
 488 002c 03D0     	 beq .L23
 274:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 489              	 .loc 1 274 19
 490 002e FB68     	 ldr r3,[r7,#12]
 491 0030 BA68     	 ldr r2,[r7,#8]
 492 0032 1A62     	 str r2,[r3,#32]
 493 0034 02E0     	 b .L24
 494              	.L23:
 275:.././hal/sam3u1c/pio.c **** 	} else {
 276:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFDR = ul_mask;
 495              	 .loc 1 276 19
 496 0036 FB68     	 ldr r3,[r7,#12]
 497 0038 BA68     	 ldr r2,[r7,#8]
 498 003a 5A62     	 str r2,[r3,#36]
 499              	.L24:
 277:.././hal/sam3u1c/pio.c **** 	}
 278:.././hal/sam3u1c/pio.c **** 
 279:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 280:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 281:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 282:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 283:.././hal/sam3u1c/pio.c **** 	} else {
 284:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 285:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 286:.././hal/sam3u1c/pio.c **** 		}
 287:.././hal/sam3u1c/pio.c **** 	}
 288:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 289:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 290:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 500              	 .loc 1 290 19
 501 003c 7B68     	 ldr r3,[r7,#4]
 502 003e 03F00203 	 and r3,r3,#2
 503              	 .loc 1 290 5
 504 0042 002B     	 cmp r3,#0
 505 0044 04D0     	 beq .L25
 291:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SCIFSR = ul_mask;
 506              	 .loc 1 291 21
 507 0046 FB68     	 ldr r3,[r7,#12]
 508 0048 BA68     	 ldr r2,[r7,#8]
 509 004a C3F88020 	 str r2,[r3,#128]
 510 004e 08E0     	 b .L26
 511              	.L25:
 292:.././hal/sam3u1c/pio.c **** 	} else {
 293:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 512              	 .loc 1 293 20
 513 0050 7B68     	 ldr r3,[r7,#4]
 514 0052 03F00803 	 and r3,r3,#8
 515              	 .loc 1 293 6
 516 0056 002B     	 cmp r3,#0
 517 0058 03D0     	 beq .L26
 294:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_DIFSR = ul_mask;
 518              	 .loc 1 294 21
 519 005a FB68     	 ldr r3,[r7,#12]
 520 005c BA68     	 ldr r2,[r7,#8]
 521 005e C3F88420 	 str r2,[r3,#132]
 522              	.L26:
 295:.././hal/sam3u1c/pio.c **** 		}
 296:.././hal/sam3u1c/pio.c **** 	}
 297:.././hal/sam3u1c/pio.c **** #else
 298:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 299:.././hal/sam3u1c/pio.c **** #endif
 300:.././hal/sam3u1c/pio.c **** 
 301:.././hal/sam3u1c/pio.c **** 	/* Configure pin as input */
 302:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODR = ul_mask;
 523              	 .loc 1 302 17
 524 0062 FB68     	 ldr r3,[r7,#12]
 525 0064 BA68     	 ldr r2,[r7,#8]
 526 0066 5A61     	 str r2,[r3,#20]
 303:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 527              	 .loc 1 303 17
 528 0068 FB68     	 ldr r3,[r7,#12]
 529 006a BA68     	 ldr r2,[r7,#8]
 530 006c 1A60     	 str r2,[r3]
 304:.././hal/sam3u1c/pio.c **** }
 531              	 .loc 1 304 1
 532 006e 00BF     	 nop
 533 0070 1037     	 adds r7,r7,#16
 534              	.LCFI39:
 535              	 .cfi_def_cfa_offset 8
 536 0072 BD46     	 mov sp,r7
 537              	.LCFI40:
 538              	 .cfi_def_cfa_register 13
 539              	 
 540 0074 80BD     	 pop {r7,pc}
 541              	.L28:
 542 0076 00BF     	 .align 2
 543              	.L27:
 544 0078 00000000 	 .word pio_disable_interrupt
 545 007c 00000000 	 .word pio_pull_up
 546              	 .cfi_endproc
 547              	.LFE75:
 549              	 .section .text.pio_set_output,"ax",%progbits
 550              	 .align 1
 551              	 .global pio_set_output
 552              	 .syntax unified
 553              	 .thumb
 554              	 .thumb_func
 555              	 .fpu softvfp
 557              	pio_set_output:
 558              	.LFB76:
 305:.././hal/sam3u1c/pio.c **** 
 306:.././hal/sam3u1c/pio.c **** /**
 307:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) of a PIO controller as outputs, with
 308:.././hal/sam3u1c/pio.c ****  * the given default value. Optionally, the multi-drive feature can be enabled
 309:.././hal/sam3u1c/pio.c ****  * on the pin(s).
 310:.././hal/sam3u1c/pio.c ****  *
 311:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 312:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure.
 313:.././hal/sam3u1c/pio.c ****  * \param ul_default_level Default level on the pin(s).
 314:.././hal/sam3u1c/pio.c ****  * \param ul_multidrive_enable Indicates if the pin(s) shall be configured as
 315:.././hal/sam3u1c/pio.c ****  * open-drain.
 316:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin shall have its pull-up
 317:.././hal/sam3u1c/pio.c ****  * activated.
 318:.././hal/sam3u1c/pio.c ****  */
 319:.././hal/sam3u1c/pio.c **** void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
 320:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_default_level,
 321:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multidrive_enable,
 322:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
 323:.././hal/sam3u1c/pio.c **** {
 559              	 .loc 1 323 1
 560              	 .cfi_startproc
 561              	 
 562              	 
 563 0000 80B5     	 push {r7,lr}
 564              	.LCFI41:
 565              	 .cfi_def_cfa_offset 8
 566              	 .cfi_offset 7,-8
 567              	 .cfi_offset 14,-4
 568 0002 84B0     	 sub sp,sp,#16
 569              	.LCFI42:
 570              	 .cfi_def_cfa_offset 24
 571 0004 00AF     	 add r7,sp,#0
 572              	.LCFI43:
 573              	 .cfi_def_cfa_register 7
 574 0006 F860     	 str r0,[r7,#12]
 575 0008 B960     	 str r1,[r7,#8]
 576 000a 7A60     	 str r2,[r7,#4]
 577 000c 3B60     	 str r3,[r7]
 324:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 578              	 .loc 1 324 2
 579 000e B968     	 ldr r1,[r7,#8]
 580 0010 F868     	 ldr r0,[r7,#12]
 581 0012 124B     	 ldr r3,.L34
 582 0014 9847     	 blx r3
 583              	.LVL2:
 325:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
 584              	 .loc 1 325 2
 585 0016 BA69     	 ldr r2,[r7,#24]
 586 0018 B968     	 ldr r1,[r7,#8]
 587 001a F868     	 ldr r0,[r7,#12]
 588 001c 104B     	 ldr r3,.L34+4
 589 001e 9847     	 blx r3
 590              	.LVL3:
 326:.././hal/sam3u1c/pio.c **** 
 327:.././hal/sam3u1c/pio.c **** 	/* Enable multi-drive if necessary */
 328:.././hal/sam3u1c/pio.c **** 	if (ul_multidrive_enable) {
 591              	 .loc 1 328 5
 592 0020 3B68     	 ldr r3,[r7]
 593 0022 002B     	 cmp r3,#0
 594 0024 03D0     	 beq .L30
 329:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 595              	 .loc 1 329 19
 596 0026 FB68     	 ldr r3,[r7,#12]
 597 0028 BA68     	 ldr r2,[r7,#8]
 598 002a 1A65     	 str r2,[r3,#80]
 599 002c 02E0     	 b .L31
 600              	.L30:
 330:.././hal/sam3u1c/pio.c **** 	} else {
 331:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 601              	 .loc 1 331 19
 602 002e FB68     	 ldr r3,[r7,#12]
 603 0030 BA68     	 ldr r2,[r7,#8]
 604 0032 5A65     	 str r2,[r3,#84]
 605              	.L31:
 332:.././hal/sam3u1c/pio.c **** 	}
 333:.././hal/sam3u1c/pio.c **** 
 334:.././hal/sam3u1c/pio.c **** 	/* Set default value */
 335:.././hal/sam3u1c/pio.c **** 	if (ul_default_level) {
 606              	 .loc 1 335 5
 607 0034 7B68     	 ldr r3,[r7,#4]
 608 0036 002B     	 cmp r3,#0
 609 0038 03D0     	 beq .L32
 336:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 610              	 .loc 1 336 19
 611 003a FB68     	 ldr r3,[r7,#12]
 612 003c BA68     	 ldr r2,[r7,#8]
 613 003e 1A63     	 str r2,[r3,#48]
 614 0040 02E0     	 b .L33
 615              	.L32:
 337:.././hal/sam3u1c/pio.c **** 	} else {
 338:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 616              	 .loc 1 338 19
 617 0042 FB68     	 ldr r3,[r7,#12]
 618 0044 BA68     	 ldr r2,[r7,#8]
 619 0046 5A63     	 str r2,[r3,#52]
 620              	.L33:
 339:.././hal/sam3u1c/pio.c **** 	}
 340:.././hal/sam3u1c/pio.c **** 
 341:.././hal/sam3u1c/pio.c **** 	/* Configure pin(s) as output(s) */
 342:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OER = ul_mask;
 621              	 .loc 1 342 17
 622 0048 FB68     	 ldr r3,[r7,#12]
 623 004a BA68     	 ldr r2,[r7,#8]
 624 004c 1A61     	 str r2,[r3,#16]
 343:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 625              	 .loc 1 343 17
 626 004e FB68     	 ldr r3,[r7,#12]
 627 0050 BA68     	 ldr r2,[r7,#8]
 628 0052 1A60     	 str r2,[r3]
 344:.././hal/sam3u1c/pio.c **** }
 629              	 .loc 1 344 1
 630 0054 00BF     	 nop
 631 0056 1037     	 adds r7,r7,#16
 632              	.LCFI44:
 633              	 .cfi_def_cfa_offset 8
 634 0058 BD46     	 mov sp,r7
 635              	.LCFI45:
 636              	 .cfi_def_cfa_register 13
 637              	 
 638 005a 80BD     	 pop {r7,pc}
 639              	.L35:
 640              	 .align 2
 641              	.L34:
 642 005c 00000000 	 .word pio_disable_interrupt
 643 0060 00000000 	 .word pio_pull_up
 644              	 .cfi_endproc
 645              	.LFE76:
 647              	 .section .text.pio_configure,"ax",%progbits
 648              	 .align 1
 649              	 .global pio_configure
 650              	 .syntax unified
 651              	 .thumb
 652              	 .thumb_func
 653              	 .fpu softvfp
 655              	pio_configure:
 656              	.LFB77:
 345:.././hal/sam3u1c/pio.c **** 
 346:.././hal/sam3u1c/pio.c **** /**
 347:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 348:.././hal/sam3u1c/pio.c ****  * if necessary.
 349:.././hal/sam3u1c/pio.c ****  *
 350:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 351:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 352:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 353:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pins attributes.
 354:.././hal/sam3u1c/pio.c ****  *
 355:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 356:.././hal/sam3u1c/pio.c ****  */
 357:.././hal/sam3u1c/pio.c **** uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
 358:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 359:.././hal/sam3u1c/pio.c **** {
 657              	 .loc 1 359 1
 658              	 .cfi_startproc
 659              	 
 660              	 
 661 0000 90B5     	 push {r4,r7,lr}
 662              	.LCFI46:
 663              	 .cfi_def_cfa_offset 12
 664              	 .cfi_offset 4,-12
 665              	 .cfi_offset 7,-8
 666              	 .cfi_offset 14,-4
 667 0002 87B0     	 sub sp,sp,#28
 668              	.LCFI47:
 669              	 .cfi_def_cfa_offset 40
 670 0004 02AF     	 add r7,sp,#8
 671              	.LCFI48:
 672              	 .cfi_def_cfa 7,32
 673 0006 F860     	 str r0,[r7,#12]
 674 0008 B960     	 str r1,[r7,#8]
 675 000a 7A60     	 str r2,[r7,#4]
 676 000c 3B60     	 str r3,[r7]
 360:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 361:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 677              	 .loc 1 361 2
 678 000e BB68     	 ldr r3,[r7,#8]
 679 0010 B3F1205F 	 cmp r3,#671088640
 680 0014 23D0     	 beq .L37
 681 0016 BB68     	 ldr r3,[r7,#8]
 682 0018 B3F1205F 	 cmp r3,#671088640
 683 001c 08D8     	 bhi .L38
 684 001e BB68     	 ldr r3,[r7,#8]
 685 0020 B3F1006F 	 cmp r3,#134217728
 686 0024 0DD0     	 beq .L39
 687 0026 BB68     	 ldr r3,[r7,#8]
 688 0028 B3F1805F 	 cmp r3,#268435456
 689 002c 09D0     	 beq .L39
 690 002e 33E0     	 b .L40
 691              	.L38:
 692 0030 BB68     	 ldr r3,[r7,#8]
 693 0032 B3F1405F 	 cmp r3,#805306368
 694 0036 18D0     	 beq .L41
 695 0038 BB68     	 ldr r3,[r7,#8]
 696 003a B3F1605F 	 cmp r3,#939524096
 697 003e 14D0     	 beq .L41
 698 0040 2AE0     	 b .L40
 699              	.L39:
 362:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 363:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 364:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 365:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 366:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 367:.././hal/sam3u1c/pio.c **** #endif
 368:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, ul_type, ul_mask);
 700              	 .loc 1 368 3
 701 0042 7A68     	 ldr r2,[r7,#4]
 702 0044 B968     	 ldr r1,[r7,#8]
 703 0046 F868     	 ldr r0,[r7,#12]
 704 0048 174B     	 ldr r3,.L44
 705 004a 9847     	 blx r3
 706              	.LVL4:
 369:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 707              	 .loc 1 369 3
 708 004c 3B68     	 ldr r3,[r7]
 709 004e 03F00103 	 and r3,r3,#1
 710 0052 1A46     	 mov r2,r3
 711 0054 7968     	 ldr r1,[r7,#4]
 712 0056 F868     	 ldr r0,[r7,#12]
 713 0058 144B     	 ldr r3,.L44+4
 714 005a 9847     	 blx r3
 715              	.LVL5:
 370:.././hal/sam3u1c/pio.c **** 		break;
 716              	 .loc 1 370 3
 717 005c 1EE0     	 b .L42
 718              	.L37:
 371:.././hal/sam3u1c/pio.c **** 
 372:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 373:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_attribute);
 719              	 .loc 1 373 3
 720 005e 3A68     	 ldr r2,[r7]
 721 0060 7968     	 ldr r1,[r7,#4]
 722 0062 F868     	 ldr r0,[r7,#12]
 723 0064 124B     	 ldr r3,.L44+8
 724 0066 9847     	 blx r3
 725              	.LVL6:
 374:.././hal/sam3u1c/pio.c **** 		break;
 726              	 .loc 1 374 3
 727 0068 18E0     	 b .L42
 728              	.L41:
 375:.././hal/sam3u1c/pio.c **** 
 376:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 377:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 378:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
 729              	 .loc 1 378 3
 730 006a BB68     	 ldr r3,[r7,#8]
 731 006c B3F1605F 	 cmp r3,#939524096
 732 0070 0CBF     	 ite eq
 733 0072 0123     	 moveq r3,#1
 734 0074 0023     	 movne r3,#0
 735 0076 DBB2     	 uxtb r3,r3
 736 0078 1946     	 mov r1,r3
 379:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 737              	 .loc 1 379 40
 738 007a 3B68     	 ldr r3,[r7]
 739 007c 9B08     	 lsrs r3,r3,#2
 378:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 740              	 .loc 1 378 3
 741 007e 03F00102 	 and r2,r3,#1
 742 0082 3B68     	 ldr r3,[r7]
 743 0084 03F00103 	 and r3,r3,#1
 744 0088 0093     	 str r3,[sp]
 745 008a 1346     	 mov r3,r2
 746 008c 0A46     	 mov r2,r1
 747 008e 7968     	 ldr r1,[r7,#4]
 748 0090 F868     	 ldr r0,[r7,#12]
 749 0092 084C     	 ldr r4,.L44+12
 750 0094 A047     	 blx r4
 751              	.LVL7:
 380:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_PULLUP) ? 1 : 0);
 381:.././hal/sam3u1c/pio.c **** 		break;
 752              	 .loc 1 381 3
 753 0096 01E0     	 b .L42
 754              	.L40:
 382:.././hal/sam3u1c/pio.c **** 
 383:.././hal/sam3u1c/pio.c **** 	default:
 384:.././hal/sam3u1c/pio.c **** 		return 0;
 755              	 .loc 1 384 10
 756 0098 0023     	 movs r3,#0
 757 009a 00E0     	 b .L43
 758              	.L42:
 385:.././hal/sam3u1c/pio.c **** 	}
 386:.././hal/sam3u1c/pio.c **** 
 387:.././hal/sam3u1c/pio.c **** 	return 1;
 759              	 .loc 1 387 9
 760 009c 0123     	 movs r3,#1
 761              	.L43:
 388:.././hal/sam3u1c/pio.c **** }
 762              	 .loc 1 388 1
 763 009e 1846     	 mov r0,r3
 764 00a0 1437     	 adds r7,r7,#20
 765              	.LCFI49:
 766              	 .cfi_def_cfa_offset 12
 767 00a2 BD46     	 mov sp,r7
 768              	.LCFI50:
 769              	 .cfi_def_cfa_register 13
 770              	 
 771 00a4 90BD     	 pop {r4,r7,pc}
 772              	.L45:
 773 00a6 00BF     	 .align 2
 774              	.L44:
 775 00a8 00000000 	 .word pio_set_peripheral
 776 00ac 00000000 	 .word pio_pull_up
 777 00b0 00000000 	 .word pio_set_input
 778 00b4 00000000 	 .word pio_set_output
 779              	 .cfi_endproc
 780              	.LFE77:
 782              	 .section .text.pio_get_output_data_status,"ax",%progbits
 783              	 .align 1
 784              	 .global pio_get_output_data_status
 785              	 .syntax unified
 786              	 .thumb
 787              	 .thumb_func
 788              	 .fpu softvfp
 790              	pio_get_output_data_status:
 791              	.LFB78:
 389:.././hal/sam3u1c/pio.c **** 
 390:.././hal/sam3u1c/pio.c **** /**
 391:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin are configured to
 392:.././hal/sam3u1c/pio.c ****  * output a high level (even if they are not output).
 393:.././hal/sam3u1c/pio.c ****  * To get the actual value of the pin, use PIO_Get() instead.
 394:.././hal/sam3u1c/pio.c ****  *
 395:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 396:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s).
 397:.././hal/sam3u1c/pio.c ****  *
 398:.././hal/sam3u1c/pio.c ****  * \retval 1 At least one PIO is configured to output a high level.
 399:.././hal/sam3u1c/pio.c ****  * \retval 0 All PIOs are configured to output a low level.
 400:.././hal/sam3u1c/pio.c ****  */
 401:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_data_status(const Pio *p_pio,
 402:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 403:.././hal/sam3u1c/pio.c **** {
 792              	 .loc 1 403 1
 793              	 .cfi_startproc
 794              	 
 795              	 
 796              	 
 797 0000 80B4     	 push {r7}
 798              	.LCFI51:
 799              	 .cfi_def_cfa_offset 4
 800              	 .cfi_offset 7,-4
 801 0002 83B0     	 sub sp,sp,#12
 802              	.LCFI52:
 803              	 .cfi_def_cfa_offset 16
 804 0004 00AF     	 add r7,sp,#0
 805              	.LCFI53:
 806              	 .cfi_def_cfa_register 7
 807 0006 7860     	 str r0,[r7,#4]
 808 0008 3960     	 str r1,[r7]
 404:.././hal/sam3u1c/pio.c **** 	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
 809              	 .loc 1 404 12
 810 000a 7B68     	 ldr r3,[r7,#4]
 811 000c 9A6B     	 ldr r2,[r3,#56]
 812              	 .loc 1 404 23
 813 000e 3B68     	 ldr r3,[r7]
 814 0010 1340     	 ands r3,r3,r2
 815              	 .loc 1 404 5
 816 0012 002B     	 cmp r3,#0
 817 0014 01D1     	 bne .L47
 405:.././hal/sam3u1c/pio.c **** 		return 0;
 818              	 .loc 1 405 10
 819 0016 0023     	 movs r3,#0
 820 0018 00E0     	 b .L48
 821              	.L47:
 406:.././hal/sam3u1c/pio.c **** 	} else {
 407:.././hal/sam3u1c/pio.c **** 		return 1;
 822              	 .loc 1 407 10
 823 001a 0123     	 movs r3,#1
 824              	.L48:
 408:.././hal/sam3u1c/pio.c **** 	}
 409:.././hal/sam3u1c/pio.c **** }
 825              	 .loc 1 409 1
 826 001c 1846     	 mov r0,r3
 827 001e 0C37     	 adds r7,r7,#12
 828              	.LCFI54:
 829              	 .cfi_def_cfa_offset 4
 830 0020 BD46     	 mov sp,r7
 831              	.LCFI55:
 832              	 .cfi_def_cfa_register 13
 833              	 
 834 0022 80BC     	 pop {r7}
 835              	.LCFI56:
 836              	 .cfi_restore 7
 837              	 .cfi_def_cfa_offset 0
 838 0024 7047     	 bx lr
 839              	 .cfi_endproc
 840              	.LFE78:
 842              	 .section .text.pio_set_multi_driver,"ax",%progbits
 843              	 .align 1
 844              	 .global pio_set_multi_driver
 845              	 .syntax unified
 846              	 .thumb
 847              	 .thumb_func
 848              	 .fpu softvfp
 850              	pio_set_multi_driver:
 851              	.LFB79:
 410:.././hal/sam3u1c/pio.c **** 
 411:.././hal/sam3u1c/pio.c **** /**
 412:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin multi-driver.
 413:.././hal/sam3u1c/pio.c ****  *
 414:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 415:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 416:.././hal/sam3u1c/pio.c ****  * \param ul_multi_driver_enable Indicates if the pin(s) multi-driver shall be
 417:.././hal/sam3u1c/pio.c ****  * configured.
 418:.././hal/sam3u1c/pio.c ****  */
 419:.././hal/sam3u1c/pio.c **** void pio_set_multi_driver(Pio *p_pio, const uint32_t ul_mask,
 420:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multi_driver_enable)
 421:.././hal/sam3u1c/pio.c **** {
 852              	 .loc 1 421 1
 853              	 .cfi_startproc
 854              	 
 855              	 
 856              	 
 857 0000 80B4     	 push {r7}
 858              	.LCFI57:
 859              	 .cfi_def_cfa_offset 4
 860              	 .cfi_offset 7,-4
 861 0002 85B0     	 sub sp,sp,#20
 862              	.LCFI58:
 863              	 .cfi_def_cfa_offset 24
 864 0004 00AF     	 add r7,sp,#0
 865              	.LCFI59:
 866              	 .cfi_def_cfa_register 7
 867 0006 F860     	 str r0,[r7,#12]
 868 0008 B960     	 str r1,[r7,#8]
 869 000a 7A60     	 str r2,[r7,#4]
 422:.././hal/sam3u1c/pio.c **** 	/* Enable the multi-driver if necessary */
 423:.././hal/sam3u1c/pio.c **** 	if (ul_multi_driver_enable) {
 870              	 .loc 1 423 5
 871 000c 7B68     	 ldr r3,[r7,#4]
 872 000e 002B     	 cmp r3,#0
 873 0010 03D0     	 beq .L50
 424:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 874              	 .loc 1 424 19
 875 0012 FB68     	 ldr r3,[r7,#12]
 876 0014 BA68     	 ldr r2,[r7,#8]
 877 0016 1A65     	 str r2,[r3,#80]
 425:.././hal/sam3u1c/pio.c **** 	} else {
 426:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 427:.././hal/sam3u1c/pio.c **** 	}
 428:.././hal/sam3u1c/pio.c **** }
 878              	 .loc 1 428 1
 879 0018 02E0     	 b .L52
 880              	.L50:
 426:.././hal/sam3u1c/pio.c **** 	}
 881              	 .loc 1 426 19
 882 001a FB68     	 ldr r3,[r7,#12]
 883 001c BA68     	 ldr r2,[r7,#8]
 884 001e 5A65     	 str r2,[r3,#84]
 885              	.L52:
 886              	 .loc 1 428 1
 887 0020 00BF     	 nop
 888 0022 1437     	 adds r7,r7,#20
 889              	.LCFI60:
 890              	 .cfi_def_cfa_offset 4
 891 0024 BD46     	 mov sp,r7
 892              	.LCFI61:
 893              	 .cfi_def_cfa_register 13
 894              	 
 895 0026 80BC     	 pop {r7}
 896              	.LCFI62:
 897              	 .cfi_restore 7
 898              	 .cfi_def_cfa_offset 0
 899 0028 7047     	 bx lr
 900              	 .cfi_endproc
 901              	.LFE79:
 903              	 .section .text.pio_get_multi_driver_status,"ax",%progbits
 904              	 .align 1
 905              	 .global pio_get_multi_driver_status
 906              	 .syntax unified
 907              	 .thumb
 908              	 .thumb_func
 909              	 .fpu softvfp
 911              	pio_get_multi_driver_status:
 912              	.LFB80:
 429:.././hal/sam3u1c/pio.c **** 
 430:.././hal/sam3u1c/pio.c **** /**
 431:.././hal/sam3u1c/pio.c ****  * \brief Get multi-driver status.
 432:.././hal/sam3u1c/pio.c ****  *
 433:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 434:.././hal/sam3u1c/pio.c ****  *
 435:.././hal/sam3u1c/pio.c ****  * \return The multi-driver mask value.
 436:.././hal/sam3u1c/pio.c ****  */
 437:.././hal/sam3u1c/pio.c **** uint32_t pio_get_multi_driver_status(const Pio *p_pio)
 438:.././hal/sam3u1c/pio.c **** {
 913              	 .loc 1 438 1
 914              	 .cfi_startproc
 915              	 
 916              	 
 917              	 
 918 0000 80B4     	 push {r7}
 919              	.LCFI63:
 920              	 .cfi_def_cfa_offset 4
 921              	 .cfi_offset 7,-4
 922 0002 83B0     	 sub sp,sp,#12
 923              	.LCFI64:
 924              	 .cfi_def_cfa_offset 16
 925 0004 00AF     	 add r7,sp,#0
 926              	.LCFI65:
 927              	 .cfi_def_cfa_register 7
 928 0006 7860     	 str r0,[r7,#4]
 439:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_MDSR;
 929              	 .loc 1 439 14
 930 0008 7B68     	 ldr r3,[r7,#4]
 931 000a 9B6D     	 ldr r3,[r3,#88]
 440:.././hal/sam3u1c/pio.c **** }
 932              	 .loc 1 440 1
 933 000c 1846     	 mov r0,r3
 934 000e 0C37     	 adds r7,r7,#12
 935              	.LCFI66:
 936              	 .cfi_def_cfa_offset 4
 937 0010 BD46     	 mov sp,r7
 938              	.LCFI67:
 939              	 .cfi_def_cfa_register 13
 940              	 
 941 0012 80BC     	 pop {r7}
 942              	.LCFI68:
 943              	 .cfi_restore 7
 944              	 .cfi_def_cfa_offset 0
 945 0014 7047     	 bx lr
 946              	 .cfi_endproc
 947              	.LFE80:
 949              	 .section .text.pio_enable_output_write,"ax",%progbits
 950              	 .align 1
 951              	 .global pio_enable_output_write
 952              	 .syntax unified
 953              	 .thumb
 954              	 .thumb_func
 955              	 .fpu softvfp
 957              	pio_enable_output_write:
 958              	.LFB81:
 441:.././hal/sam3u1c/pio.c **** 
 442:.././hal/sam3u1c/pio.c **** 
 443:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 444:.././hal/sam3u1c/pio.c **** /**
 445:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin internal pull-down.
 446:.././hal/sam3u1c/pio.c ****  *
 447:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 448:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 449:.././hal/sam3u1c/pio.c ****  * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 450:.././hal/sam3u1c/pio.c ****  * be configured.
 451:.././hal/sam3u1c/pio.c ****  */
 452:.././hal/sam3u1c/pio.c **** void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
 453:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_down_enable)
 454:.././hal/sam3u1c/pio.c **** {
 455:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-down if necessary */
 456:.././hal/sam3u1c/pio.c **** 	if (ul_pull_down_enable) {
 457:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 458:.././hal/sam3u1c/pio.c **** 	} else {
 459:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDDR = ul_mask;
 460:.././hal/sam3u1c/pio.c **** 	}
 461:.././hal/sam3u1c/pio.c **** }
 462:.././hal/sam3u1c/pio.c **** #endif
 463:.././hal/sam3u1c/pio.c **** 
 464:.././hal/sam3u1c/pio.c **** /**
 465:.././hal/sam3u1c/pio.c ****  * \brief Enable PIO output write for synchronous data output.
 466:.././hal/sam3u1c/pio.c ****  *
 467:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 468:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 469:.././hal/sam3u1c/pio.c ****  */
 470:.././hal/sam3u1c/pio.c **** void pio_enable_output_write(Pio *p_pio, const uint32_t ul_mask)
 471:.././hal/sam3u1c/pio.c **** {
 959              	 .loc 1 471 1
 960              	 .cfi_startproc
 961              	 
 962              	 
 963              	 
 964 0000 80B4     	 push {r7}
 965              	.LCFI69:
 966              	 .cfi_def_cfa_offset 4
 967              	 .cfi_offset 7,-4
 968 0002 83B0     	 sub sp,sp,#12
 969              	.LCFI70:
 970              	 .cfi_def_cfa_offset 16
 971 0004 00AF     	 add r7,sp,#0
 972              	.LCFI71:
 973              	 .cfi_def_cfa_register 7
 974 0006 7860     	 str r0,[r7,#4]
 975 0008 3960     	 str r1,[r7]
 472:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWER = ul_mask;
 976              	 .loc 1 472 18
 977 000a 7B68     	 ldr r3,[r7,#4]
 978 000c 3A68     	 ldr r2,[r7]
 979 000e C3F8A020 	 str r2,[r3,#160]
 473:.././hal/sam3u1c/pio.c **** }
 980              	 .loc 1 473 1
 981 0012 00BF     	 nop
 982 0014 0C37     	 adds r7,r7,#12
 983              	.LCFI72:
 984              	 .cfi_def_cfa_offset 4
 985 0016 BD46     	 mov sp,r7
 986              	.LCFI73:
 987              	 .cfi_def_cfa_register 13
 988              	 
 989 0018 80BC     	 pop {r7}
 990              	.LCFI74:
 991              	 .cfi_restore 7
 992              	 .cfi_def_cfa_offset 0
 993 001a 7047     	 bx lr
 994              	 .cfi_endproc
 995              	.LFE81:
 997              	 .section .text.pio_disable_output_write,"ax",%progbits
 998              	 .align 1
 999              	 .global pio_disable_output_write
 1000              	 .syntax unified
 1001              	 .thumb
 1002              	 .thumb_func
 1003              	 .fpu softvfp
 1005              	pio_disable_output_write:
 1006              	.LFB82:
 474:.././hal/sam3u1c/pio.c **** 
 475:.././hal/sam3u1c/pio.c **** /**
 476:.././hal/sam3u1c/pio.c ****  * \brief Disable PIO output write.
 477:.././hal/sam3u1c/pio.c ****  *
 478:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 479:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 480:.././hal/sam3u1c/pio.c ****  */
 481:.././hal/sam3u1c/pio.c **** void pio_disable_output_write(Pio *p_pio, const uint32_t ul_mask)
 482:.././hal/sam3u1c/pio.c **** {
 1007              	 .loc 1 482 1
 1008              	 .cfi_startproc
 1009              	 
 1010              	 
 1011              	 
 1012 0000 80B4     	 push {r7}
 1013              	.LCFI75:
 1014              	 .cfi_def_cfa_offset 4
 1015              	 .cfi_offset 7,-4
 1016 0002 83B0     	 sub sp,sp,#12
 1017              	.LCFI76:
 1018              	 .cfi_def_cfa_offset 16
 1019 0004 00AF     	 add r7,sp,#0
 1020              	.LCFI77:
 1021              	 .cfi_def_cfa_register 7
 1022 0006 7860     	 str r0,[r7,#4]
 1023 0008 3960     	 str r1,[r7]
 483:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWDR = ul_mask;
 1024              	 .loc 1 483 18
 1025 000a 7B68     	 ldr r3,[r7,#4]
 1026 000c 3A68     	 ldr r2,[r7]
 1027 000e C3F8A420 	 str r2,[r3,#164]
 484:.././hal/sam3u1c/pio.c **** }
 1028              	 .loc 1 484 1
 1029 0012 00BF     	 nop
 1030 0014 0C37     	 adds r7,r7,#12
 1031              	.LCFI78:
 1032              	 .cfi_def_cfa_offset 4
 1033 0016 BD46     	 mov sp,r7
 1034              	.LCFI79:
 1035              	 .cfi_def_cfa_register 13
 1036              	 
 1037 0018 80BC     	 pop {r7}
 1038              	.LCFI80:
 1039              	 .cfi_restore 7
 1040              	 .cfi_def_cfa_offset 0
 1041 001a 7047     	 bx lr
 1042              	 .cfi_endproc
 1043              	.LFE82:
 1045              	 .section .text.pio_get_output_write_status,"ax",%progbits
 1046              	 .align 1
 1047              	 .global pio_get_output_write_status
 1048              	 .syntax unified
 1049              	 .thumb
 1050              	 .thumb_func
 1051              	 .fpu softvfp
 1053              	pio_get_output_write_status:
 1054              	.LFB83:
 485:.././hal/sam3u1c/pio.c **** 
 486:.././hal/sam3u1c/pio.c **** /**
 487:.././hal/sam3u1c/pio.c ****  * \brief Read PIO output write status.
 488:.././hal/sam3u1c/pio.c ****  *
 489:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 490:.././hal/sam3u1c/pio.c ****  *
 491:.././hal/sam3u1c/pio.c ****  * \return The output write mask value.
 492:.././hal/sam3u1c/pio.c ****  */
 493:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_write_status(const Pio *p_pio)
 494:.././hal/sam3u1c/pio.c **** {
 1055              	 .loc 1 494 1
 1056              	 .cfi_startproc
 1057              	 
 1058              	 
 1059              	 
 1060 0000 80B4     	 push {r7}
 1061              	.LCFI81:
 1062              	 .cfi_def_cfa_offset 4
 1063              	 .cfi_offset 7,-4
 1064 0002 83B0     	 sub sp,sp,#12
 1065              	.LCFI82:
 1066              	 .cfi_def_cfa_offset 16
 1067 0004 00AF     	 add r7,sp,#0
 1068              	.LCFI83:
 1069              	 .cfi_def_cfa_register 7
 1070 0006 7860     	 str r0,[r7,#4]
 495:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_OWSR;
 1071              	 .loc 1 495 14
 1072 0008 7B68     	 ldr r3,[r7,#4]
 1073 000a D3F8A830 	 ldr r3,[r3,#168]
 496:.././hal/sam3u1c/pio.c **** }
 1074              	 .loc 1 496 1
 1075 000e 1846     	 mov r0,r3
 1076 0010 0C37     	 adds r7,r7,#12
 1077              	.LCFI84:
 1078              	 .cfi_def_cfa_offset 4
 1079 0012 BD46     	 mov sp,r7
 1080              	.LCFI85:
 1081              	 .cfi_def_cfa_register 13
 1082              	 
 1083 0014 80BC     	 pop {r7}
 1084              	.LCFI86:
 1085              	 .cfi_restore 7
 1086              	 .cfi_def_cfa_offset 0
 1087 0016 7047     	 bx lr
 1088              	 .cfi_endproc
 1089              	.LFE83:
 1091              	 .section .text.pio_sync_output_write,"ax",%progbits
 1092              	 .align 1
 1093              	 .global pio_sync_output_write
 1094              	 .syntax unified
 1095              	 .thumb
 1096              	 .thumb_func
 1097              	 .fpu softvfp
 1099              	pio_sync_output_write:
 1100              	.LFB84:
 497:.././hal/sam3u1c/pio.c **** 
 498:.././hal/sam3u1c/pio.c **** /**
 499:.././hal/sam3u1c/pio.c ****  * \brief Synchronously write on output pins.
 500:.././hal/sam3u1c/pio.c ****  * \note Only bits unmasked by PIO_OWSR (Output Write Status Register) are
 501:.././hal/sam3u1c/pio.c ****  * written.
 502:.././hal/sam3u1c/pio.c ****  *
 503:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 504:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 505:.././hal/sam3u1c/pio.c ****  */
 506:.././hal/sam3u1c/pio.c **** void pio_sync_output_write(Pio *p_pio, const uint32_t ul_mask)
 507:.././hal/sam3u1c/pio.c **** {
 1101              	 .loc 1 507 1
 1102              	 .cfi_startproc
 1103              	 
 1104              	 
 1105              	 
 1106 0000 80B4     	 push {r7}
 1107              	.LCFI87:
 1108              	 .cfi_def_cfa_offset 4
 1109              	 .cfi_offset 7,-4
 1110 0002 83B0     	 sub sp,sp,#12
 1111              	.LCFI88:
 1112              	 .cfi_def_cfa_offset 16
 1113 0004 00AF     	 add r7,sp,#0
 1114              	.LCFI89:
 1115              	 .cfi_def_cfa_register 7
 1116 0006 7860     	 str r0,[r7,#4]
 1117 0008 3960     	 str r1,[r7]
 508:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODSR = ul_mask;
 1118              	 .loc 1 508 18
 1119 000a 7B68     	 ldr r3,[r7,#4]
 1120 000c 3A68     	 ldr r2,[r7]
 1121 000e 9A63     	 str r2,[r3,#56]
 509:.././hal/sam3u1c/pio.c **** }
 1122              	 .loc 1 509 1
 1123 0010 00BF     	 nop
 1124 0012 0C37     	 adds r7,r7,#12
 1125              	.LCFI90:
 1126              	 .cfi_def_cfa_offset 4
 1127 0014 BD46     	 mov sp,r7
 1128              	.LCFI91:
 1129              	 .cfi_def_cfa_register 13
 1130              	 
 1131 0016 80BC     	 pop {r7}
 1132              	.LCFI92:
 1133              	 .cfi_restore 7
 1134              	 .cfi_def_cfa_offset 0
 1135 0018 7047     	 bx lr
 1136              	 .cfi_endproc
 1137              	.LFE84:
 1139              	 .section .text.pio_configure_interrupt,"ax",%progbits
 1140              	 .align 1
 1141              	 .global pio_configure_interrupt
 1142              	 .syntax unified
 1143              	 .thumb
 1144              	 .thumb_func
 1145              	 .fpu softvfp
 1147              	pio_configure_interrupt:
 1148              	.LFB85:
 510:.././hal/sam3u1c/pio.c **** 
 511:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 512:.././hal/sam3u1c/pio.c **** /**
 513:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin schmitt trigger. By default the Schmitt trigger is
 514:.././hal/sam3u1c/pio.c ****  * active.
 515:.././hal/sam3u1c/pio.c ****  * Disabling the Schmitt Trigger is requested when using the QTouch Library.
 516:.././hal/sam3u1c/pio.c ****  *
 517:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 518:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 519:.././hal/sam3u1c/pio.c ****  */
 520:.././hal/sam3u1c/pio.c **** void pio_set_schmitt_trigger(Pio *p_pio, const uint32_t ul_mask)
 521:.././hal/sam3u1c/pio.c **** {
 522:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCHMITT = ul_mask;
 523:.././hal/sam3u1c/pio.c **** }
 524:.././hal/sam3u1c/pio.c **** 
 525:.././hal/sam3u1c/pio.c **** /**
 526:.././hal/sam3u1c/pio.c ****  * \brief Get PIO pin schmitt trigger status.
 527:.././hal/sam3u1c/pio.c ****  *
 528:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 529:.././hal/sam3u1c/pio.c ****  *
 530:.././hal/sam3u1c/pio.c ****  * \return The schmitt trigger mask value.
 531:.././hal/sam3u1c/pio.c ****  */
 532:.././hal/sam3u1c/pio.c **** uint32_t pio_get_schmitt_trigger(const Pio *p_pio)
 533:.././hal/sam3u1c/pio.c **** {
 534:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_SCHMITT;
 535:.././hal/sam3u1c/pio.c **** }
 536:.././hal/sam3u1c/pio.c **** #endif
 537:.././hal/sam3u1c/pio.c **** 
 538:.././hal/sam3u1c/pio.c **** /**
 539:.././hal/sam3u1c/pio.c ****  * \brief Configure the given interrupt source.
 540:.././hal/sam3u1c/pio.c ****  * Interrupt can be configured to trigger on rising edge, falling edge,
 541:.././hal/sam3u1c/pio.c ****  * high level, low level or simply on level change.
 542:.././hal/sam3u1c/pio.c ****  *
 543:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 544:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt source bit map.
 545:.././hal/sam3u1c/pio.c ****  * \param ul_attr Interrupt source attributes.
 546:.././hal/sam3u1c/pio.c ****  */
 547:.././hal/sam3u1c/pio.c **** void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
 548:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attr)
 549:.././hal/sam3u1c/pio.c **** {
 1149              	 .loc 1 549 1
 1150              	 .cfi_startproc
 1151              	 
 1152              	 
 1153              	 
 1154 0000 80B4     	 push {r7}
 1155              	.LCFI93:
 1156              	 .cfi_def_cfa_offset 4
 1157              	 .cfi_offset 7,-4
 1158 0002 85B0     	 sub sp,sp,#20
 1159              	.LCFI94:
 1160              	 .cfi_def_cfa_offset 24
 1161 0004 00AF     	 add r7,sp,#0
 1162              	.LCFI95:
 1163              	 .cfi_def_cfa_register 7
 1164 0006 F860     	 str r0,[r7,#12]
 1165 0008 B960     	 str r1,[r7,#8]
 1166 000a 7A60     	 str r2,[r7,#4]
 550:.././hal/sam3u1c/pio.c **** 	/* Configure additional interrupt mode registers. */
 551:.././hal/sam3u1c/pio.c **** 	if (ul_attr & PIO_IT_AIME) {
 1167              	 .loc 1 551 14
 1168 000c 7B68     	 ldr r3,[r7,#4]
 1169 000e 03F01003 	 and r3,r3,#16
 1170              	 .loc 1 551 5
 1171 0012 002B     	 cmp r3,#0
 1172 0014 20D0     	 beq .L61
 552:.././hal/sam3u1c/pio.c **** 		/* Enable additional interrupt mode. */
 553:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1173              	 .loc 1 553 20
 1174 0016 FB68     	 ldr r3,[r7,#12]
 1175 0018 BA68     	 ldr r2,[r7,#8]
 1176 001a C3F8B020 	 str r2,[r3,#176]
 554:.././hal/sam3u1c/pio.c **** 
 555:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 556:.././hal/sam3u1c/pio.c **** 		   Rising Edge/High level detection event. */
 557:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_RE_OR_HL) {
 1177              	 .loc 1 557 15
 1178 001e 7B68     	 ldr r3,[r7,#4]
 1179 0020 03F02003 	 and r3,r3,#32
 1180              	 .loc 1 557 6
 1181 0024 002B     	 cmp r3,#0
 1182 0026 04D0     	 beq .L62
 558:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 559:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1183              	 .loc 1 559 22
 1184 0028 FB68     	 ldr r3,[r7,#12]
 1185 002a BA68     	 ldr r2,[r7,#8]
 1186 002c C3F8D420 	 str r2,[r3,#212]
 1187 0030 03E0     	 b .L63
 1188              	.L62:
 560:.././hal/sam3u1c/pio.c **** 		} else {
 561:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 562:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1189              	 .loc 1 562 22
 1190 0032 FB68     	 ldr r3,[r7,#12]
 1191 0034 BA68     	 ldr r2,[r7,#8]
 1192 0036 C3F8D020 	 str r2,[r3,#208]
 1193              	.L63:
 563:.././hal/sam3u1c/pio.c **** 		}
 564:.././hal/sam3u1c/pio.c **** 
 565:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 566:.././hal/sam3u1c/pio.c **** 		   edge detection source. */
 567:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_EDGE) {
 1194              	 .loc 1 567 15
 1195 003a 7B68     	 ldr r3,[r7,#4]
 1196 003c 03F04003 	 and r3,r3,#64
 1197              	 .loc 1 567 6
 1198 0040 002B     	 cmp r3,#0
 1199 0042 04D0     	 beq .L64
 568:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 569:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1200              	 .loc 1 569 19
 1201 0044 FB68     	 ldr r3,[r7,#12]
 1202 0046 BA68     	 ldr r2,[r7,#8]
 1203 0048 C3F8C020 	 str r2,[r3,#192]
 570:.././hal/sam3u1c/pio.c **** 		} else {
 571:.././hal/sam3u1c/pio.c **** 			/* Level select */
 572:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 573:.././hal/sam3u1c/pio.c **** 		}
 574:.././hal/sam3u1c/pio.c **** 	} else {
 575:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode. */
 576:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 577:.././hal/sam3u1c/pio.c **** 	}
 578:.././hal/sam3u1c/pio.c **** }
 1204              	 .loc 1 578 1
 1205 004c 08E0     	 b .L67
 1206              	.L64:
 572:.././hal/sam3u1c/pio.c **** 		}
 1207              	 .loc 1 572 19
 1208 004e FB68     	 ldr r3,[r7,#12]
 1209 0050 BA68     	 ldr r2,[r7,#8]
 1210 0052 C3F8C420 	 str r2,[r3,#196]
 1211              	 .loc 1 578 1
 1212 0056 03E0     	 b .L67
 1213              	.L61:
 576:.././hal/sam3u1c/pio.c **** 	}
 1214              	 .loc 1 576 20
 1215 0058 FB68     	 ldr r3,[r7,#12]
 1216 005a BA68     	 ldr r2,[r7,#8]
 1217 005c C3F8B420 	 str r2,[r3,#180]
 1218              	.L67:
 1219              	 .loc 1 578 1
 1220 0060 00BF     	 nop
 1221 0062 1437     	 adds r7,r7,#20
 1222              	.LCFI96:
 1223              	 .cfi_def_cfa_offset 4
 1224 0064 BD46     	 mov sp,r7
 1225              	.LCFI97:
 1226              	 .cfi_def_cfa_register 13
 1227              	 
 1228 0066 80BC     	 pop {r7}
 1229              	.LCFI98:
 1230              	 .cfi_restore 7
 1231              	 .cfi_def_cfa_offset 0
 1232 0068 7047     	 bx lr
 1233              	 .cfi_endproc
 1234              	.LFE85:
 1236              	 .section .text.pio_enable_interrupt,"ax",%progbits
 1237              	 .align 1
 1238              	 .global pio_enable_interrupt
 1239              	 .syntax unified
 1240              	 .thumb
 1241              	 .thumb_func
 1242              	 .fpu softvfp
 1244              	pio_enable_interrupt:
 1245              	.LFB86:
 579:.././hal/sam3u1c/pio.c **** 
 580:.././hal/sam3u1c/pio.c **** /**
 581:.././hal/sam3u1c/pio.c ****  * \brief Enable the given interrupt source.
 582:.././hal/sam3u1c/pio.c ****  * The PIO must be configured as an NVIC interrupt source as well.
 583:.././hal/sam3u1c/pio.c ****  * The status register of the corresponding PIO controller is cleared
 584:.././hal/sam3u1c/pio.c ****  * prior to enabling the interrupt.
 585:.././hal/sam3u1c/pio.c ****  *
 586:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 587:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 588:.././hal/sam3u1c/pio.c ****  */
 589:.././hal/sam3u1c/pio.c **** void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 590:.././hal/sam3u1c/pio.c **** {
 1246              	 .loc 1 590 1
 1247              	 .cfi_startproc
 1248              	 
 1249              	 
 1250              	 
 1251 0000 80B4     	 push {r7}
 1252              	.LCFI99:
 1253              	 .cfi_def_cfa_offset 4
 1254              	 .cfi_offset 7,-4
 1255 0002 83B0     	 sub sp,sp,#12
 1256              	.LCFI100:
 1257              	 .cfi_def_cfa_offset 16
 1258 0004 00AF     	 add r7,sp,#0
 1259              	.LCFI101:
 1260              	 .cfi_def_cfa_register 7
 1261 0006 7860     	 str r0,[r7,#4]
 1262 0008 3960     	 str r1,[r7]
 591:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ISR;
 1263              	 .loc 1 591 7
 1264 000a 7B68     	 ldr r3,[r7,#4]
 1265 000c DB6C     	 ldr r3,[r3,#76]
 592:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = ul_mask;
 1266              	 .loc 1 592 17
 1267 000e 7B68     	 ldr r3,[r7,#4]
 1268 0010 3A68     	 ldr r2,[r7]
 1269 0012 1A64     	 str r2,[r3,#64]
 593:.././hal/sam3u1c/pio.c **** }
 1270              	 .loc 1 593 1
 1271 0014 00BF     	 nop
 1272 0016 0C37     	 adds r7,r7,#12
 1273              	.LCFI102:
 1274              	 .cfi_def_cfa_offset 4
 1275 0018 BD46     	 mov sp,r7
 1276              	.LCFI103:
 1277              	 .cfi_def_cfa_register 13
 1278              	 
 1279 001a 80BC     	 pop {r7}
 1280              	.LCFI104:
 1281              	 .cfi_restore 7
 1282              	 .cfi_def_cfa_offset 0
 1283 001c 7047     	 bx lr
 1284              	 .cfi_endproc
 1285              	.LFE86:
 1287              	 .section .text.pio_disable_interrupt,"ax",%progbits
 1288              	 .align 1
 1289              	 .global pio_disable_interrupt
 1290              	 .syntax unified
 1291              	 .thumb
 1292              	 .thumb_func
 1293              	 .fpu softvfp
 1295              	pio_disable_interrupt:
 1296              	.LFB87:
 594:.././hal/sam3u1c/pio.c **** 
 595:.././hal/sam3u1c/pio.c **** /**
 596:.././hal/sam3u1c/pio.c ****  * \brief Disable a given interrupt source, with no added side effects.
 597:.././hal/sam3u1c/pio.c ****  *
 598:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 599:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 600:.././hal/sam3u1c/pio.c ****  */
 601:.././hal/sam3u1c/pio.c **** void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 602:.././hal/sam3u1c/pio.c **** {
 1297              	 .loc 1 602 1
 1298              	 .cfi_startproc
 1299              	 
 1300              	 
 1301              	 
 1302 0000 80B4     	 push {r7}
 1303              	.LCFI105:
 1304              	 .cfi_def_cfa_offset 4
 1305              	 .cfi_offset 7,-4
 1306 0002 83B0     	 sub sp,sp,#12
 1307              	.LCFI106:
 1308              	 .cfi_def_cfa_offset 16
 1309 0004 00AF     	 add r7,sp,#0
 1310              	.LCFI107:
 1311              	 .cfi_def_cfa_register 7
 1312 0006 7860     	 str r0,[r7,#4]
 1313 0008 3960     	 str r1,[r7]
 603:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 1314              	 .loc 1 603 17
 1315 000a 7B68     	 ldr r3,[r7,#4]
 1316 000c 3A68     	 ldr r2,[r7]
 1317 000e 5A64     	 str r2,[r3,#68]
 604:.././hal/sam3u1c/pio.c **** }
 1318              	 .loc 1 604 1
 1319 0010 00BF     	 nop
 1320 0012 0C37     	 adds r7,r7,#12
 1321              	.LCFI108:
 1322              	 .cfi_def_cfa_offset 4
 1323 0014 BD46     	 mov sp,r7
 1324              	.LCFI109:
 1325              	 .cfi_def_cfa_register 13
 1326              	 
 1327 0016 80BC     	 pop {r7}
 1328              	.LCFI110:
 1329              	 .cfi_restore 7
 1330              	 .cfi_def_cfa_offset 0
 1331 0018 7047     	 bx lr
 1332              	 .cfi_endproc
 1333              	.LFE87:
 1335              	 .section .text.pio_get_interrupt_status,"ax",%progbits
 1336              	 .align 1
 1337              	 .global pio_get_interrupt_status
 1338              	 .syntax unified
 1339              	 .thumb
 1340              	 .thumb_func
 1341              	 .fpu softvfp
 1343              	pio_get_interrupt_status:
 1344              	.LFB88:
 605:.././hal/sam3u1c/pio.c **** 
 606:.././hal/sam3u1c/pio.c **** /**
 607:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt status.
 608:.././hal/sam3u1c/pio.c ****  *
 609:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 610:.././hal/sam3u1c/pio.c ****  *
 611:.././hal/sam3u1c/pio.c ****  * \return The interrupt status mask value.
 612:.././hal/sam3u1c/pio.c ****  */
 613:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_status(const Pio *p_pio)
 614:.././hal/sam3u1c/pio.c **** {
 1345              	 .loc 1 614 1
 1346              	 .cfi_startproc
 1347              	 
 1348              	 
 1349              	 
 1350 0000 80B4     	 push {r7}
 1351              	.LCFI111:
 1352              	 .cfi_def_cfa_offset 4
 1353              	 .cfi_offset 7,-4
 1354 0002 83B0     	 sub sp,sp,#12
 1355              	.LCFI112:
 1356              	 .cfi_def_cfa_offset 16
 1357 0004 00AF     	 add r7,sp,#0
 1358              	.LCFI113:
 1359              	 .cfi_def_cfa_register 7
 1360 0006 7860     	 str r0,[r7,#4]
 615:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_ISR;
 1361              	 .loc 1 615 14
 1362 0008 7B68     	 ldr r3,[r7,#4]
 1363 000a DB6C     	 ldr r3,[r3,#76]
 616:.././hal/sam3u1c/pio.c **** }
 1364              	 .loc 1 616 1
 1365 000c 1846     	 mov r0,r3
 1366 000e 0C37     	 adds r7,r7,#12
 1367              	.LCFI114:
 1368              	 .cfi_def_cfa_offset 4
 1369 0010 BD46     	 mov sp,r7
 1370              	.LCFI115:
 1371              	 .cfi_def_cfa_register 13
 1372              	 
 1373 0012 80BC     	 pop {r7}
 1374              	.LCFI116:
 1375              	 .cfi_restore 7
 1376              	 .cfi_def_cfa_offset 0
 1377 0014 7047     	 bx lr
 1378              	 .cfi_endproc
 1379              	.LFE88:
 1381              	 .section .text.pio_get_interrupt_mask,"ax",%progbits
 1382              	 .align 1
 1383              	 .global pio_get_interrupt_mask
 1384              	 .syntax unified
 1385              	 .thumb
 1386              	 .thumb_func
 1387              	 .fpu softvfp
 1389              	pio_get_interrupt_mask:
 1390              	.LFB89:
 617:.././hal/sam3u1c/pio.c **** 
 618:.././hal/sam3u1c/pio.c **** /**
 619:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt mask.
 620:.././hal/sam3u1c/pio.c ****  *
 621:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 622:.././hal/sam3u1c/pio.c ****  *
 623:.././hal/sam3u1c/pio.c ****  * \return The interrupt mask value.
 624:.././hal/sam3u1c/pio.c ****  */
 625:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_mask(const Pio *p_pio)
 626:.././hal/sam3u1c/pio.c **** {
 1391              	 .loc 1 626 1
 1392              	 .cfi_startproc
 1393              	 
 1394              	 
 1395              	 
 1396 0000 80B4     	 push {r7}
 1397              	.LCFI117:
 1398              	 .cfi_def_cfa_offset 4
 1399              	 .cfi_offset 7,-4
 1400 0002 83B0     	 sub sp,sp,#12
 1401              	.LCFI118:
 1402              	 .cfi_def_cfa_offset 16
 1403 0004 00AF     	 add r7,sp,#0
 1404              	.LCFI119:
 1405              	 .cfi_def_cfa_register 7
 1406 0006 7860     	 str r0,[r7,#4]
 627:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_IMR;
 1407              	 .loc 1 627 14
 1408 0008 7B68     	 ldr r3,[r7,#4]
 1409 000a 9B6C     	 ldr r3,[r3,#72]
 628:.././hal/sam3u1c/pio.c **** }
 1410              	 .loc 1 628 1
 1411 000c 1846     	 mov r0,r3
 1412 000e 0C37     	 adds r7,r7,#12
 1413              	.LCFI120:
 1414              	 .cfi_def_cfa_offset 4
 1415 0010 BD46     	 mov sp,r7
 1416              	.LCFI121:
 1417              	 .cfi_def_cfa_register 13
 1418              	 
 1419 0012 80BC     	 pop {r7}
 1420              	.LCFI122:
 1421              	 .cfi_restore 7
 1422              	 .cfi_def_cfa_offset 0
 1423 0014 7047     	 bx lr
 1424              	 .cfi_endproc
 1425              	.LFE89:
 1427              	 .section .text.pio_set_additional_interrupt_mode,"ax",%progbits
 1428              	 .align 1
 1429              	 .global pio_set_additional_interrupt_mode
 1430              	 .syntax unified
 1431              	 .thumb
 1432              	 .thumb_func
 1433              	 .fpu softvfp
 1435              	pio_set_additional_interrupt_mode:
 1436              	.LFB90:
 629:.././hal/sam3u1c/pio.c **** 
 630:.././hal/sam3u1c/pio.c **** /**
 631:.././hal/sam3u1c/pio.c ****  * \brief Set additional interrupt mode.
 632:.././hal/sam3u1c/pio.c ****  *
 633:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 634:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 635:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pin(s) attributes.
 636:.././hal/sam3u1c/pio.c ****  */
 637:.././hal/sam3u1c/pio.c **** void pio_set_additional_interrupt_mode(Pio *p_pio,
 638:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 639:.././hal/sam3u1c/pio.c **** {
 1437              	 .loc 1 639 1
 1438              	 .cfi_startproc
 1439              	 
 1440              	 
 1441              	 
 1442 0000 80B4     	 push {r7}
 1443              	.LCFI123:
 1444              	 .cfi_def_cfa_offset 4
 1445              	 .cfi_offset 7,-4
 1446 0002 85B0     	 sub sp,sp,#20
 1447              	.LCFI124:
 1448              	 .cfi_def_cfa_offset 24
 1449 0004 00AF     	 add r7,sp,#0
 1450              	.LCFI125:
 1451              	 .cfi_def_cfa_register 7
 1452 0006 F860     	 str r0,[r7,#12]
 1453 0008 B960     	 str r1,[r7,#8]
 1454 000a 7A60     	 str r2,[r7,#4]
 640:.././hal/sam3u1c/pio.c **** 	/* Enables additional interrupt mode if needed */
 641:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_IT_AIME) {
 1455              	 .loc 1 641 19
 1456 000c 7B68     	 ldr r3,[r7,#4]
 1457 000e 03F01003 	 and r3,r3,#16
 1458              	 .loc 1 641 5
 1459 0012 002B     	 cmp r3,#0
 1460 0014 20D0     	 beq .L75
 642:.././hal/sam3u1c/pio.c **** 		/* Enables additional interrupt mode */
 643:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1461              	 .loc 1 643 20
 1462 0016 FB68     	 ldr r3,[r7,#12]
 1463 0018 BA68     	 ldr r2,[r7,#8]
 1464 001a C3F8B020 	 str r2,[r3,#176]
 644:.././hal/sam3u1c/pio.c **** 
 645:.././hal/sam3u1c/pio.c **** 		/* Configures the Polarity of the event detection */
 646:.././hal/sam3u1c/pio.c **** 		/* (Rising/Falling Edge or High/Low Level) */
 647:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_RE_OR_HL) {
 1465              	 .loc 1 647 20
 1466 001e 7B68     	 ldr r3,[r7,#4]
 1467 0020 03F02003 	 and r3,r3,#32
 1468              	 .loc 1 647 6
 1469 0024 002B     	 cmp r3,#0
 1470 0026 04D0     	 beq .L76
 648:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 649:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1471              	 .loc 1 649 22
 1472 0028 FB68     	 ldr r3,[r7,#12]
 1473 002a BA68     	 ldr r2,[r7,#8]
 1474 002c C3F8D420 	 str r2,[r3,#212]
 1475 0030 03E0     	 b .L77
 1476              	.L76:
 650:.././hal/sam3u1c/pio.c **** 		} else {
 651:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 652:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1477              	 .loc 1 652 22
 1478 0032 FB68     	 ldr r3,[r7,#12]
 1479 0034 BA68     	 ldr r2,[r7,#8]
 1480 0036 C3F8D020 	 str r2,[r3,#208]
 1481              	.L77:
 653:.././hal/sam3u1c/pio.c **** 		}
 654:.././hal/sam3u1c/pio.c **** 
 655:.././hal/sam3u1c/pio.c **** 		/* Configures the type of event detection (Edge or Level) */
 656:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_EDGE) {
 1482              	 .loc 1 656 20
 1483 003a 7B68     	 ldr r3,[r7,#4]
 1484 003c 03F04003 	 and r3,r3,#64
 1485              	 .loc 1 656 6
 1486 0040 002B     	 cmp r3,#0
 1487 0042 04D0     	 beq .L78
 657:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 658:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1488              	 .loc 1 658 19
 1489 0044 FB68     	 ldr r3,[r7,#12]
 1490 0046 BA68     	 ldr r2,[r7,#8]
 1491 0048 C3F8C020 	 str r2,[r3,#192]
 659:.././hal/sam3u1c/pio.c **** 		} else {
 660:.././hal/sam3u1c/pio.c **** 			/* Level select */
 661:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 662:.././hal/sam3u1c/pio.c **** 		}
 663:.././hal/sam3u1c/pio.c **** 	} else {
 664:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode */
 665:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 666:.././hal/sam3u1c/pio.c **** 	}
 667:.././hal/sam3u1c/pio.c **** }
 1492              	 .loc 1 667 1
 1493 004c 08E0     	 b .L81
 1494              	.L78:
 661:.././hal/sam3u1c/pio.c **** 		}
 1495              	 .loc 1 661 19
 1496 004e FB68     	 ldr r3,[r7,#12]
 1497 0050 BA68     	 ldr r2,[r7,#8]
 1498 0052 C3F8C420 	 str r2,[r3,#196]
 1499              	 .loc 1 667 1
 1500 0056 03E0     	 b .L81
 1501              	.L75:
 665:.././hal/sam3u1c/pio.c **** 	}
 1502              	 .loc 1 665 20
 1503 0058 FB68     	 ldr r3,[r7,#12]
 1504 005a BA68     	 ldr r2,[r7,#8]
 1505 005c C3F8B420 	 str r2,[r3,#180]
 1506              	.L81:
 1507              	 .loc 1 667 1
 1508 0060 00BF     	 nop
 1509 0062 1437     	 adds r7,r7,#20
 1510              	.LCFI126:
 1511              	 .cfi_def_cfa_offset 4
 1512 0064 BD46     	 mov sp,r7
 1513              	.LCFI127:
 1514              	 .cfi_def_cfa_register 13
 1515              	 
 1516 0066 80BC     	 pop {r7}
 1517              	.LCFI128:
 1518              	 .cfi_restore 7
 1519              	 .cfi_def_cfa_offset 0
 1520 0068 7047     	 bx lr
 1521              	 .cfi_endproc
 1522              	.LFE90:
 1524              	 .section .text.pio_set_writeprotect,"ax",%progbits
 1525              	 .align 1
 1526              	 .global pio_set_writeprotect
 1527              	 .syntax unified
 1528              	 .thumb
 1529              	 .thumb_func
 1530              	 .fpu softvfp
 1532              	pio_set_writeprotect:
 1533              	.LFB91:
 668:.././hal/sam3u1c/pio.c **** 
 669:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
 670:.././hal/sam3u1c/pio.c **** #define PIO_WPMR_WPKEY_PASSWD    PIO_WPMR_WPKEY(0x50494FU)
 671:.././hal/sam3u1c/pio.c **** #endif
 672:.././hal/sam3u1c/pio.c **** 
 673:.././hal/sam3u1c/pio.c **** /**
 674:.././hal/sam3u1c/pio.c ****  * \brief Enable or disable write protect of PIO registers.
 675:.././hal/sam3u1c/pio.c ****  *
 676:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 677:.././hal/sam3u1c/pio.c ****  * \param ul_enable 1 to enable, 0 to disable.
 678:.././hal/sam3u1c/pio.c ****  */
 679:.././hal/sam3u1c/pio.c **** void pio_set_writeprotect(Pio *p_pio, const uint32_t ul_enable)
 680:.././hal/sam3u1c/pio.c **** {
 1534              	 .loc 1 680 1
 1535              	 .cfi_startproc
 1536              	 
 1537              	 
 1538              	 
 1539 0000 80B4     	 push {r7}
 1540              	.LCFI129:
 1541              	 .cfi_def_cfa_offset 4
 1542              	 .cfi_offset 7,-4
 1543 0002 83B0     	 sub sp,sp,#12
 1544              	.LCFI130:
 1545              	 .cfi_def_cfa_offset 16
 1546 0004 00AF     	 add r7,sp,#0
 1547              	.LCFI131:
 1548              	 .cfi_def_cfa_register 7
 1549 0006 7860     	 str r0,[r7,#4]
 1550 0008 3960     	 str r1,[r7]
 681:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_WPMR = PIO_WPMR_WPKEY_PASSWD | ul_enable;
 1551              	 .loc 1 681 42
 1552 000a 3A68     	 ldr r2,[r7]
 1553 000c 044B     	 ldr r3,.L83
 1554 000e 1343     	 orrs r3,r3,r2
 1555              	 .loc 1 681 18
 1556 0010 7A68     	 ldr r2,[r7,#4]
 1557 0012 C2F8E430 	 str r3,[r2,#228]
 682:.././hal/sam3u1c/pio.c **** }
 1558              	 .loc 1 682 1
 1559 0016 00BF     	 nop
 1560 0018 0C37     	 adds r7,r7,#12
 1561              	.LCFI132:
 1562              	 .cfi_def_cfa_offset 4
 1563 001a BD46     	 mov sp,r7
 1564              	.LCFI133:
 1565              	 .cfi_def_cfa_register 13
 1566              	 
 1567 001c 80BC     	 pop {r7}
 1568              	.LCFI134:
 1569              	 .cfi_restore 7
 1570              	 .cfi_def_cfa_offset 0
 1571 001e 7047     	 bx lr
 1572              	.L84:
 1573              	 .align 2
 1574              	.L83:
 1575 0020 004F4950 	 .word 1346981632
 1576              	 .cfi_endproc
 1577              	.LFE91:
 1579              	 .section .text.pio_get_writeprotect_status,"ax",%progbits
 1580              	 .align 1
 1581              	 .global pio_get_writeprotect_status
 1582              	 .syntax unified
 1583              	 .thumb
 1584              	 .thumb_func
 1585              	 .fpu softvfp
 1587              	pio_get_writeprotect_status:
 1588              	.LFB92:
 683:.././hal/sam3u1c/pio.c **** 
 684:.././hal/sam3u1c/pio.c **** /**
 685:.././hal/sam3u1c/pio.c ****  * \brief Read write protect status.
 686:.././hal/sam3u1c/pio.c ****  *
 687:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 688:.././hal/sam3u1c/pio.c ****  *
 689:.././hal/sam3u1c/pio.c ****  * \return Return write protect status.
 690:.././hal/sam3u1c/pio.c ****  */
 691:.././hal/sam3u1c/pio.c **** uint32_t pio_get_writeprotect_status(const Pio *p_pio)
 692:.././hal/sam3u1c/pio.c **** {
 1589              	 .loc 1 692 1
 1590              	 .cfi_startproc
 1591              	 
 1592              	 
 1593              	 
 1594 0000 80B4     	 push {r7}
 1595              	.LCFI135:
 1596              	 .cfi_def_cfa_offset 4
 1597              	 .cfi_offset 7,-4
 1598 0002 83B0     	 sub sp,sp,#12
 1599              	.LCFI136:
 1600              	 .cfi_def_cfa_offset 16
 1601 0004 00AF     	 add r7,sp,#0
 1602              	.LCFI137:
 1603              	 .cfi_def_cfa_register 7
 1604 0006 7860     	 str r0,[r7,#4]
 693:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_WPSR;
 1605              	 .loc 1 693 14
 1606 0008 7B68     	 ldr r3,[r7,#4]
 1607 000a D3F8E830 	 ldr r3,[r3,#232]
 694:.././hal/sam3u1c/pio.c **** }
 1608              	 .loc 1 694 1
 1609 000e 1846     	 mov r0,r3
 1610 0010 0C37     	 adds r7,r7,#12
 1611              	.LCFI138:
 1612              	 .cfi_def_cfa_offset 4
 1613 0012 BD46     	 mov sp,r7
 1614              	.LCFI139:
 1615              	 .cfi_def_cfa_register 13
 1616              	 
 1617 0014 80BC     	 pop {r7}
 1618              	.LCFI140:
 1619              	 .cfi_restore 7
 1620              	 .cfi_def_cfa_offset 0
 1621 0016 7047     	 bx lr
 1622              	 .cfi_endproc
 1623              	.LFE92:
 1625              	 .section .text.pio_get_pin_value,"ax",%progbits
 1626              	 .align 1
 1627              	 .global pio_get_pin_value
 1628              	 .syntax unified
 1629              	 .thumb
 1630              	 .thumb_func
 1631              	 .fpu softvfp
 1633              	pio_get_pin_value:
 1634              	.LFB93:
 695:.././hal/sam3u1c/pio.c **** 
 696:.././hal/sam3u1c/pio.c **** /**
 697:.././hal/sam3u1c/pio.c ****  * \brief Return the value of a pin.
 698:.././hal/sam3u1c/pio.c ****  *
 699:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin number.
 700:.././hal/sam3u1c/pio.c ****  *
 701:.././hal/sam3u1c/pio.c ****  * \return The pin value.
 702:.././hal/sam3u1c/pio.c ****  *
 703:.././hal/sam3u1c/pio.c ****  * \note If pin is output: a pull-up or pull-down could hide the actual value.
 704:.././hal/sam3u1c/pio.c ****  *       The function \ref pio_get can be called to get the actual pin output
 705:.././hal/sam3u1c/pio.c ****  *       level.
 706:.././hal/sam3u1c/pio.c ****  * \note If pin is input: PIOx must be clocked to sample the signal.
 707:.././hal/sam3u1c/pio.c ****  *       See PMC driver.
 708:.././hal/sam3u1c/pio.c ****  */
 709:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_value(uint32_t ul_pin)
 710:.././hal/sam3u1c/pio.c **** {
 1635              	 .loc 1 710 1
 1636              	 .cfi_startproc
 1637              	 
 1638              	 
 1639 0000 80B5     	 push {r7,lr}
 1640              	.LCFI141:
 1641              	 .cfi_def_cfa_offset 8
 1642              	 .cfi_offset 7,-8
 1643              	 .cfi_offset 14,-4
 1644 0002 84B0     	 sub sp,sp,#16
 1645              	.LCFI142:
 1646              	 .cfi_def_cfa_offset 24
 1647 0004 00AF     	 add r7,sp,#0
 1648              	.LCFI143:
 1649              	 .cfi_def_cfa_register 7
 1650 0006 7860     	 str r0,[r7,#4]
 711:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1651              	 .loc 1 711 15
 1652 0008 7868     	 ldr r0,[r7,#4]
 1653 000a 084B     	 ldr r3,.L89
 1654 000c 9847     	 blx r3
 1655              	.LVL8:
 1656 000e F860     	 str r0,[r7,#12]
 712:.././hal/sam3u1c/pio.c **** 
 713:.././hal/sam3u1c/pio.c **** 	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
 1657              	 .loc 1 713 15
 1658 0010 FB68     	 ldr r3,[r7,#12]
 1659 0012 DA6B     	 ldr r2,[r3,#60]
 1660              	 .loc 1 713 37
 1661 0014 7B68     	 ldr r3,[r7,#4]
 1662 0016 03F01F03 	 and r3,r3,#31
 1663              	 .loc 1 713 26
 1664 001a 22FA03F3 	 lsr r3,r2,r3
 1665              	 .loc 1 713 46
 1666 001e 03F00103 	 and r3,r3,#1
 714:.././hal/sam3u1c/pio.c **** }
 1667              	 .loc 1 714 1
 1668 0022 1846     	 mov r0,r3
 1669 0024 1037     	 adds r7,r7,#16
 1670              	.LCFI144:
 1671              	 .cfi_def_cfa_offset 8
 1672 0026 BD46     	 mov sp,r7
 1673              	.LCFI145:
 1674              	 .cfi_def_cfa_register 13
 1675              	 
 1676 0028 80BD     	 pop {r7,pc}
 1677              	.L90:
 1678 002a 00BF     	 .align 2
 1679              	.L89:
 1680 002c 00000000 	 .word pio_get_pin_group
 1681              	 .cfi_endproc
 1682              	.LFE93:
 1684              	 .section .text.pio_set_pin_high,"ax",%progbits
 1685              	 .align 1
 1686              	 .global pio_set_pin_high
 1687              	 .syntax unified
 1688              	 .thumb
 1689              	 .thumb_func
 1690              	 .fpu softvfp
 1692              	pio_set_pin_high:
 1693              	.LFB94:
 715:.././hal/sam3u1c/pio.c **** 
 716:.././hal/sam3u1c/pio.c **** /**
 717:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 1.
 718:.././hal/sam3u1c/pio.c ****  *
 719:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 720:.././hal/sam3u1c/pio.c ****  *
 721:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called beforehand.
 722:.././hal/sam3u1c/pio.c ****  */
 723:.././hal/sam3u1c/pio.c **** void pio_set_pin_high(uint32_t ul_pin)
 724:.././hal/sam3u1c/pio.c **** {
 1694              	 .loc 1 724 1
 1695              	 .cfi_startproc
 1696              	 
 1697              	 
 1698 0000 80B5     	 push {r7,lr}
 1699              	.LCFI146:
 1700              	 .cfi_def_cfa_offset 8
 1701              	 .cfi_offset 7,-8
 1702              	 .cfi_offset 14,-4
 1703 0002 84B0     	 sub sp,sp,#16
 1704              	.LCFI147:
 1705              	 .cfi_def_cfa_offset 24
 1706 0004 00AF     	 add r7,sp,#0
 1707              	.LCFI148:
 1708              	 .cfi_def_cfa_register 7
 1709 0006 7860     	 str r0,[r7,#4]
 725:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1710              	 .loc 1 725 15
 1711 0008 7868     	 ldr r0,[r7,#4]
 1712 000a 084B     	 ldr r3,.L92
 1713 000c 9847     	 blx r3
 1714              	.LVL9:
 1715 000e F860     	 str r0,[r7,#12]
 726:.././hal/sam3u1c/pio.c **** 
 727:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 728:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 1716              	 .loc 1 728 33
 1717 0010 7B68     	 ldr r3,[r7,#4]
 1718 0012 03F01F03 	 and r3,r3,#31
 1719              	 .loc 1 728 22
 1720 0016 0122     	 movs r2,#1
 1721 0018 02FA03F3 	 lsl r3,r2,r3
 1722 001c 1A46     	 mov r2,r3
 1723              	 .loc 1 728 18
 1724 001e FB68     	 ldr r3,[r7,#12]
 1725 0020 1A63     	 str r2,[r3,#48]
 729:.././hal/sam3u1c/pio.c **** }
 1726              	 .loc 1 729 1
 1727 0022 00BF     	 nop
 1728 0024 1037     	 adds r7,r7,#16
 1729              	.LCFI149:
 1730              	 .cfi_def_cfa_offset 8
 1731 0026 BD46     	 mov sp,r7
 1732              	.LCFI150:
 1733              	 .cfi_def_cfa_register 13
 1734              	 
 1735 0028 80BD     	 pop {r7,pc}
 1736              	.L93:
 1737 002a 00BF     	 .align 2
 1738              	.L92:
 1739 002c 00000000 	 .word pio_get_pin_group
 1740              	 .cfi_endproc
 1741              	.LFE94:
 1743              	 .section .text.pio_set_pin_low,"ax",%progbits
 1744              	 .align 1
 1745              	 .global pio_set_pin_low
 1746              	 .syntax unified
 1747              	 .thumb
 1748              	 .thumb_func
 1749              	 .fpu softvfp
 1751              	pio_set_pin_low:
 1752              	.LFB95:
 730:.././hal/sam3u1c/pio.c **** 
 731:.././hal/sam3u1c/pio.c **** /**
 732:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 0.
 733:.././hal/sam3u1c/pio.c ****  *
 734:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 735:.././hal/sam3u1c/pio.c ****  *
 736:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 737:.././hal/sam3u1c/pio.c ****  */
 738:.././hal/sam3u1c/pio.c **** void pio_set_pin_low(uint32_t ul_pin)
 739:.././hal/sam3u1c/pio.c **** {
 1753              	 .loc 1 739 1
 1754              	 .cfi_startproc
 1755              	 
 1756              	 
 1757 0000 80B5     	 push {r7,lr}
 1758              	.LCFI151:
 1759              	 .cfi_def_cfa_offset 8
 1760              	 .cfi_offset 7,-8
 1761              	 .cfi_offset 14,-4
 1762 0002 84B0     	 sub sp,sp,#16
 1763              	.LCFI152:
 1764              	 .cfi_def_cfa_offset 24
 1765 0004 00AF     	 add r7,sp,#0
 1766              	.LCFI153:
 1767              	 .cfi_def_cfa_register 7
 1768 0006 7860     	 str r0,[r7,#4]
 740:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1769              	 .loc 1 740 15
 1770 0008 7868     	 ldr r0,[r7,#4]
 1771 000a 084B     	 ldr r3,.L95
 1772 000c 9847     	 blx r3
 1773              	.LVL10:
 1774 000e F860     	 str r0,[r7,#12]
 741:.././hal/sam3u1c/pio.c **** 
 742:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 743:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1775              	 .loc 1 743 33
 1776 0010 7B68     	 ldr r3,[r7,#4]
 1777 0012 03F01F03 	 and r3,r3,#31
 1778              	 .loc 1 743 22
 1779 0016 0122     	 movs r2,#1
 1780 0018 02FA03F3 	 lsl r3,r2,r3
 1781 001c 1A46     	 mov r2,r3
 1782              	 .loc 1 743 18
 1783 001e FB68     	 ldr r3,[r7,#12]
 1784 0020 5A63     	 str r2,[r3,#52]
 744:.././hal/sam3u1c/pio.c **** }
 1785              	 .loc 1 744 1
 1786 0022 00BF     	 nop
 1787 0024 1037     	 adds r7,r7,#16
 1788              	.LCFI154:
 1789              	 .cfi_def_cfa_offset 8
 1790 0026 BD46     	 mov sp,r7
 1791              	.LCFI155:
 1792              	 .cfi_def_cfa_register 13
 1793              	 
 1794 0028 80BD     	 pop {r7,pc}
 1795              	.L96:
 1796 002a 00BF     	 .align 2
 1797              	.L95:
 1798 002c 00000000 	 .word pio_get_pin_group
 1799              	 .cfi_endproc
 1800              	.LFE95:
 1802              	 .section .text.pio_toggle_pin,"ax",%progbits
 1803              	 .align 1
 1804              	 .global pio_toggle_pin
 1805              	 .syntax unified
 1806              	 .thumb
 1807              	 .thumb_func
 1808              	 .fpu softvfp
 1810              	pio_toggle_pin:
 1811              	.LFB96:
 745:.././hal/sam3u1c/pio.c **** 
 746:.././hal/sam3u1c/pio.c **** /**
 747:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO pin.
 748:.././hal/sam3u1c/pio.c ****  *
 749:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 750:.././hal/sam3u1c/pio.c ****  *
 751:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 752:.././hal/sam3u1c/pio.c ****  */
 753:.././hal/sam3u1c/pio.c **** void pio_toggle_pin(uint32_t ul_pin)
 754:.././hal/sam3u1c/pio.c **** {
 1812              	 .loc 1 754 1
 1813              	 .cfi_startproc
 1814              	 
 1815              	 
 1816 0000 80B5     	 push {r7,lr}
 1817              	.LCFI156:
 1818              	 .cfi_def_cfa_offset 8
 1819              	 .cfi_offset 7,-8
 1820              	 .cfi_offset 14,-4
 1821 0002 84B0     	 sub sp,sp,#16
 1822              	.LCFI157:
 1823              	 .cfi_def_cfa_offset 24
 1824 0004 00AF     	 add r7,sp,#0
 1825              	.LCFI158:
 1826              	 .cfi_def_cfa_register 7
 1827 0006 7860     	 str r0,[r7,#4]
 755:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1828              	 .loc 1 755 15
 1829 0008 7868     	 ldr r0,[r7,#4]
 1830 000a 124B     	 ldr r3,.L101
 1831 000c 9847     	 blx r3
 1832              	.LVL11:
 1833 000e F860     	 str r0,[r7,#12]
 756:.././hal/sam3u1c/pio.c **** 
 757:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
 1834              	 .loc 1 757 11
 1835 0010 FB68     	 ldr r3,[r7,#12]
 1836 0012 9B6B     	 ldr r3,[r3,#56]
 1837              	 .loc 1 757 38
 1838 0014 7A68     	 ldr r2,[r7,#4]
 1839 0016 02F01F02 	 and r2,r2,#31
 1840              	 .loc 1 757 27
 1841 001a 0121     	 movs r1,#1
 1842 001c 01FA02F2 	 lsl r2,r1,r2
 1843              	 .loc 1 757 22
 1844 0020 1340     	 ands r3,r3,r2
 1845              	 .loc 1 757 5
 1846 0022 002B     	 cmp r3,#0
 1847 0024 09D0     	 beq .L98
 758:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 759:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1848              	 .loc 1 759 34
 1849 0026 7B68     	 ldr r3,[r7,#4]
 1850 0028 03F01F03 	 and r3,r3,#31
 1851              	 .loc 1 759 23
 1852 002c 0122     	 movs r2,#1
 1853 002e 02FA03F3 	 lsl r3,r2,r3
 1854 0032 1A46     	 mov r2,r3
 1855              	 .loc 1 759 19
 1856 0034 FB68     	 ldr r3,[r7,#12]
 1857 0036 5A63     	 str r2,[r3,#52]
 760:.././hal/sam3u1c/pio.c **** 	} else {
 761:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 762:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 763:.././hal/sam3u1c/pio.c **** 	}
 764:.././hal/sam3u1c/pio.c **** }
 1858              	 .loc 1 764 1
 1859 0038 08E0     	 b .L100
 1860              	.L98:
 762:.././hal/sam3u1c/pio.c **** 	}
 1861              	 .loc 1 762 34
 1862 003a 7B68     	 ldr r3,[r7,#4]
 1863 003c 03F01F03 	 and r3,r3,#31
 762:.././hal/sam3u1c/pio.c **** 	}
 1864              	 .loc 1 762 23
 1865 0040 0122     	 movs r2,#1
 1866 0042 02FA03F3 	 lsl r3,r2,r3
 1867 0046 1A46     	 mov r2,r3
 762:.././hal/sam3u1c/pio.c **** 	}
 1868              	 .loc 1 762 19
 1869 0048 FB68     	 ldr r3,[r7,#12]
 1870 004a 1A63     	 str r2,[r3,#48]
 1871              	.L100:
 1872              	 .loc 1 764 1
 1873 004c 00BF     	 nop
 1874 004e 1037     	 adds r7,r7,#16
 1875              	.LCFI159:
 1876              	 .cfi_def_cfa_offset 8
 1877 0050 BD46     	 mov sp,r7
 1878              	.LCFI160:
 1879              	 .cfi_def_cfa_register 13
 1880              	 
 1881 0052 80BD     	 pop {r7,pc}
 1882              	.L102:
 1883              	 .align 2
 1884              	.L101:
 1885 0054 00000000 	 .word pio_get_pin_group
 1886              	 .cfi_endproc
 1887              	.LFE96:
 1889              	 .section .text.pio_configure_pin,"ax",%progbits
 1890              	 .align 1
 1891              	 .global pio_configure_pin
 1892              	 .syntax unified
 1893              	 .thumb
 1894              	 .thumb_func
 1895              	 .fpu softvfp
 1897              	pio_configure_pin:
 1898              	.LFB97:
 765:.././hal/sam3u1c/pio.c **** 
 766:.././hal/sam3u1c/pio.c **** /**
 767:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 768:.././hal/sam3u1c/pio.c ****  * if necessary.
 769:.././hal/sam3u1c/pio.c ****  *
 770:.././hal/sam3u1c/pio.c ****  * \param ul_pin Bitmask of one or more pin(s) to configure.
 771:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pins attributes.
 772:.././hal/sam3u1c/pio.c ****  *
 773:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 774:.././hal/sam3u1c/pio.c ****  */
 775:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
 776:.././hal/sam3u1c/pio.c **** {
 1899              	 .loc 1 776 1
 1900              	 .cfi_startproc
 1901              	 
 1902              	 
 1903 0000 90B5     	 push {r4,r7,lr}
 1904              	.LCFI161:
 1905              	 .cfi_def_cfa_offset 12
 1906              	 .cfi_offset 4,-12
 1907              	 .cfi_offset 7,-8
 1908              	 .cfi_offset 14,-4
 1909 0002 87B0     	 sub sp,sp,#28
 1910              	.LCFI162:
 1911              	 .cfi_def_cfa_offset 40
 1912 0004 02AF     	 add r7,sp,#8
 1913              	.LCFI163:
 1914              	 .cfi_def_cfa 7,32
 1915 0006 7860     	 str r0,[r7,#4]
 1916 0008 3960     	 str r1,[r7]
 777:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1917              	 .loc 1 777 15
 1918 000a 7868     	 ldr r0,[r7,#4]
 1919 000c 404B     	 ldr r3,.L112
 1920 000e 9847     	 blx r3
 1921              	.LVL12:
 1922 0010 F860     	 str r0,[r7,#12]
 778:.././hal/sam3u1c/pio.c **** 
 779:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 780:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 1923              	 .loc 1 780 19
 1924 0012 3B68     	 ldr r3,[r7]
 1925 0014 03F0F043 	 and r3,r3,#2013265920
 1926              	 .loc 1 780 2
 1927 0018 B3F1205F 	 cmp r3,#671088640
 1928 001c 46D0     	 beq .L104
 1929 001e B3F1205F 	 cmp r3,#671088640
 1930 0022 06D8     	 bhi .L105
 1931 0024 B3F1006F 	 cmp r3,#134217728
 1932 0028 0AD0     	 beq .L106
 1933 002a B3F1805F 	 cmp r3,#268435456
 1934 002e 22D0     	 beq .L107
 1935 0030 67E0     	 b .L108
 1936              	.L105:
 1937 0032 B3F1405F 	 cmp r3,#805306368
 1938 0036 45D0     	 beq .L109
 1939 0038 B3F1605F 	 cmp r3,#939524096
 1940 003c 42D0     	 beq .L109
 1941 003e 60E0     	 b .L108
 1942              	.L106:
 781:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 782:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
 1943              	 .loc 1 782 57
 1944 0040 7B68     	 ldr r3,[r7,#4]
 1945 0042 03F01F03 	 and r3,r3,#31
 1946              	 .loc 1 782 46
 1947 0046 0122     	 movs r2,#1
 1948 0048 02FA03F3 	 lsl r3,r2,r3
 1949              	 .loc 1 782 3
 1950 004c 1A46     	 mov r2,r3
 1951 004e 4FF00061 	 mov r1,#134217728
 1952 0052 F868     	 ldr r0,[r7,#12]
 1953 0054 2F4B     	 ldr r3,.L112+4
 1954 0056 9847     	 blx r3
 1955              	.LVL13:
 783:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1956              	 .loc 1 783 36
 1957 0058 7B68     	 ldr r3,[r7,#4]
 1958 005a 03F01F03 	 and r3,r3,#31
 1959              	 .loc 1 783 25
 1960 005e 0122     	 movs r2,#1
 1961 0060 02FA03F3 	 lsl r3,r2,r3
 1962              	 .loc 1 783 3
 1963 0064 1946     	 mov r1,r3
 1964 0066 3B68     	 ldr r3,[r7]
 1965 0068 03F00103 	 and r3,r3,#1
 1966 006c 1A46     	 mov r2,r3
 1967 006e F868     	 ldr r0,[r7,#12]
 1968 0070 294B     	 ldr r3,.L112+8
 1969 0072 9847     	 blx r3
 1970              	.LVL14:
 784:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 785:.././hal/sam3u1c/pio.c **** 		break;
 1971              	 .loc 1 785 3
 1972 0074 47E0     	 b .L110
 1973              	.L107:
 786:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 787:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
 1974              	 .loc 1 787 57
 1975 0076 7B68     	 ldr r3,[r7,#4]
 1976 0078 03F01F03 	 and r3,r3,#31
 1977              	 .loc 1 787 46
 1978 007c 0122     	 movs r2,#1
 1979 007e 02FA03F3 	 lsl r3,r2,r3
 1980              	 .loc 1 787 3
 1981 0082 1A46     	 mov r2,r3
 1982 0084 4FF08051 	 mov r1,#268435456
 1983 0088 F868     	 ldr r0,[r7,#12]
 1984 008a 224B     	 ldr r3,.L112+4
 1985 008c 9847     	 blx r3
 1986              	.LVL15:
 788:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1987              	 .loc 1 788 36
 1988 008e 7B68     	 ldr r3,[r7,#4]
 1989 0090 03F01F03 	 and r3,r3,#31
 1990              	 .loc 1 788 25
 1991 0094 0122     	 movs r2,#1
 1992 0096 02FA03F3 	 lsl r3,r2,r3
 1993              	 .loc 1 788 3
 1994 009a 1946     	 mov r1,r3
 1995 009c 3B68     	 ldr r3,[r7]
 1996 009e 03F00103 	 and r3,r3,#1
 1997 00a2 1A46     	 mov r2,r3
 1998 00a4 F868     	 ldr r0,[r7,#12]
 1999 00a6 1C4B     	 ldr r3,.L112+8
 2000 00a8 9847     	 blx r3
 2001              	.LVL16:
 789:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 790:.././hal/sam3u1c/pio.c **** 		break;
 2002              	 .loc 1 790 3
 2003 00aa 2CE0     	 b .L110
 2004              	.L104:
 791:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 792:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 793:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
 794:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 795:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 796:.././hal/sam3u1c/pio.c **** 		break;
 797:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 798:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
 799:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 800:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 801:.././hal/sam3u1c/pio.c **** 		break;
 802:.././hal/sam3u1c/pio.c **** #endif
 803:.././hal/sam3u1c/pio.c **** 
 804:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 805:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
 2005              	 .loc 1 805 38
 2006 00ac 7B68     	 ldr r3,[r7,#4]
 2007 00ae 03F01F03 	 and r3,r3,#31
 2008              	 .loc 1 805 27
 2009 00b2 0122     	 movs r2,#1
 2010 00b4 02FA03F3 	 lsl r3,r2,r3
 2011              	 .loc 1 805 3
 2012 00b8 3A68     	 ldr r2,[r7]
 2013 00ba 1946     	 mov r1,r3
 2014 00bc F868     	 ldr r0,[r7,#12]
 2015 00be 174B     	 ldr r3,.L112+12
 2016 00c0 9847     	 blx r3
 2017              	.LVL17:
 806:.././hal/sam3u1c/pio.c **** 		break;
 2018              	 .loc 1 806 3
 2019 00c2 20E0     	 b .L110
 2020              	.L109:
 807:.././hal/sam3u1c/pio.c **** 
 808:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 809:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 810:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
 2021              	 .loc 1 810 39
 2022 00c4 7B68     	 ldr r3,[r7,#4]
 2023 00c6 03F01F03 	 and r3,r3,#31
 2024              	 .loc 1 810 28
 2025 00ca 0122     	 movs r2,#1
 2026 00cc 02FA03F3 	 lsl r3,r2,r3
 2027              	 .loc 1 810 3
 2028 00d0 1946     	 mov r1,r3
 811:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2029              	 .loc 1 811 16
 2030 00d2 3B68     	 ldr r3,[r7]
 2031 00d4 03F06053 	 and r3,r3,#939524096
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2032              	 .loc 1 810 3
 2033 00d8 B3F1605F 	 cmp r3,#939524096
 2034 00dc 0CBF     	 ite eq
 2035 00de 0123     	 moveq r3,#1
 2036 00e0 0023     	 movne r3,#0
 2037 00e2 DBB2     	 uxtb r3,r3
 2038 00e4 1846     	 mov r0,r3
 812:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 813:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 2039              	 .loc 1 813 36
 2040 00e6 3B68     	 ldr r3,[r7]
 2041 00e8 9B08     	 lsrs r3,r3,#2
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2042              	 .loc 1 810 3
 2043 00ea 03F00102 	 and r2,r3,#1
 2044 00ee 3B68     	 ldr r3,[r7]
 2045 00f0 03F00103 	 and r3,r3,#1
 2046 00f4 0093     	 str r3,[sp]
 2047 00f6 1346     	 mov r3,r2
 2048 00f8 0246     	 mov r2,r0
 2049 00fa F868     	 ldr r0,[r7,#12]
 2050 00fc 084C     	 ldr r4,.L112+16
 2051 00fe A047     	 blx r4
 2052              	.LVL18:
 814:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 815:.././hal/sam3u1c/pio.c **** 		break;
 2053              	 .loc 1 815 3
 2054 0100 01E0     	 b .L110
 2055              	.L108:
 816:.././hal/sam3u1c/pio.c **** 
 817:.././hal/sam3u1c/pio.c **** 	default:
 818:.././hal/sam3u1c/pio.c **** 		return 0;
 2056              	 .loc 1 818 10
 2057 0102 0023     	 movs r3,#0
 2058 0104 00E0     	 b .L111
 2059              	.L110:
 819:.././hal/sam3u1c/pio.c **** 	}
 820:.././hal/sam3u1c/pio.c **** 
 821:.././hal/sam3u1c/pio.c **** 	return 1;
 2060              	 .loc 1 821 9
 2061 0106 0123     	 movs r3,#1
 2062              	.L111:
 822:.././hal/sam3u1c/pio.c **** }
 2063              	 .loc 1 822 1
 2064 0108 1846     	 mov r0,r3
 2065 010a 1437     	 adds r7,r7,#20
 2066              	.LCFI164:
 2067              	 .cfi_def_cfa_offset 12
 2068 010c BD46     	 mov sp,r7
 2069              	.LCFI165:
 2070              	 .cfi_def_cfa_register 13
 2071              	 
 2072 010e 90BD     	 pop {r4,r7,pc}
 2073              	.L113:
 2074              	 .align 2
 2075              	.L112:
 2076 0110 00000000 	 .word pio_get_pin_group
 2077 0114 00000000 	 .word pio_set_peripheral
 2078 0118 00000000 	 .word pio_pull_up
 2079 011c 00000000 	 .word pio_set_input
 2080 0120 00000000 	 .word pio_set_output
 2081              	 .cfi_endproc
 2082              	.LFE97:
 2084              	 .section .text.pio_set_pin_group_high,"ax",%progbits
 2085              	 .align 1
 2086              	 .global pio_set_pin_group_high
 2087              	 .syntax unified
 2088              	 .thumb
 2089              	 .thumb_func
 2090              	 .fpu softvfp
 2092              	pio_set_pin_group_high:
 2093              	.LFB98:
 823:.././hal/sam3u1c/pio.c **** 
 824:.././hal/sam3u1c/pio.c **** /**
 825:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 1.
 826:.././hal/sam3u1c/pio.c ****  *
 827:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 828:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 829:.././hal/sam3u1c/pio.c ****  */
 830:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_high(Pio *p_pio, uint32_t ul_mask)
 831:.././hal/sam3u1c/pio.c **** {
 2094              	 .loc 1 831 1
 2095              	 .cfi_startproc
 2096              	 
 2097              	 
 2098              	 
 2099 0000 80B4     	 push {r7}
 2100              	.LCFI166:
 2101              	 .cfi_def_cfa_offset 4
 2102              	 .cfi_offset 7,-4
 2103 0002 83B0     	 sub sp,sp,#12
 2104              	.LCFI167:
 2105              	 .cfi_def_cfa_offset 16
 2106 0004 00AF     	 add r7,sp,#0
 2107              	.LCFI168:
 2108              	 .cfi_def_cfa_register 7
 2109 0006 7860     	 str r0,[r7,#4]
 2110 0008 3960     	 str r1,[r7]
 832:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 833:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 2111              	 .loc 1 833 18
 2112 000a 7B68     	 ldr r3,[r7,#4]
 2113 000c 3A68     	 ldr r2,[r7]
 2114 000e 1A63     	 str r2,[r3,#48]
 834:.././hal/sam3u1c/pio.c **** }
 2115              	 .loc 1 834 1
 2116 0010 00BF     	 nop
 2117 0012 0C37     	 adds r7,r7,#12
 2118              	.LCFI169:
 2119              	 .cfi_def_cfa_offset 4
 2120 0014 BD46     	 mov sp,r7
 2121              	.LCFI170:
 2122              	 .cfi_def_cfa_register 13
 2123              	 
 2124 0016 80BC     	 pop {r7}
 2125              	.LCFI171:
 2126              	 .cfi_restore 7
 2127              	 .cfi_def_cfa_offset 0
 2128 0018 7047     	 bx lr
 2129              	 .cfi_endproc
 2130              	.LFE98:
 2132              	 .section .text.pio_set_pin_group_low,"ax",%progbits
 2133              	 .align 1
 2134              	 .global pio_set_pin_group_low
 2135              	 .syntax unified
 2136              	 .thumb
 2137              	 .thumb_func
 2138              	 .fpu softvfp
 2140              	pio_set_pin_group_low:
 2141              	.LFB99:
 835:.././hal/sam3u1c/pio.c **** 
 836:.././hal/sam3u1c/pio.c **** /**
 837:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 0.
 838:.././hal/sam3u1c/pio.c ****  *
 839:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 840:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 841:.././hal/sam3u1c/pio.c ****  */
 842:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_low(Pio *p_pio, uint32_t ul_mask)
 843:.././hal/sam3u1c/pio.c **** {
 2142              	 .loc 1 843 1
 2143              	 .cfi_startproc
 2144              	 
 2145              	 
 2146              	 
 2147 0000 80B4     	 push {r7}
 2148              	.LCFI172:
 2149              	 .cfi_def_cfa_offset 4
 2150              	 .cfi_offset 7,-4
 2151 0002 83B0     	 sub sp,sp,#12
 2152              	.LCFI173:
 2153              	 .cfi_def_cfa_offset 16
 2154 0004 00AF     	 add r7,sp,#0
 2155              	.LCFI174:
 2156              	 .cfi_def_cfa_register 7
 2157 0006 7860     	 str r0,[r7,#4]
 2158 0008 3960     	 str r1,[r7]
 844:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 845:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 2159              	 .loc 1 845 18
 2160 000a 7B68     	 ldr r3,[r7,#4]
 2161 000c 3A68     	 ldr r2,[r7]
 2162 000e 5A63     	 str r2,[r3,#52]
 846:.././hal/sam3u1c/pio.c **** }
 2163              	 .loc 1 846 1
 2164 0010 00BF     	 nop
 2165 0012 0C37     	 adds r7,r7,#12
 2166              	.LCFI175:
 2167              	 .cfi_def_cfa_offset 4
 2168 0014 BD46     	 mov sp,r7
 2169              	.LCFI176:
 2170              	 .cfi_def_cfa_register 13
 2171              	 
 2172 0016 80BC     	 pop {r7}
 2173              	.LCFI177:
 2174              	 .cfi_restore 7
 2175              	 .cfi_def_cfa_offset 0
 2176 0018 7047     	 bx lr
 2177              	 .cfi_endproc
 2178              	.LFE99:
 2180              	 .section .text.pio_toggle_pin_group,"ax",%progbits
 2181              	 .align 1
 2182              	 .global pio_toggle_pin_group
 2183              	 .syntax unified
 2184              	 .thumb
 2185              	 .thumb_func
 2186              	 .fpu softvfp
 2188              	pio_toggle_pin_group:
 2189              	.LFB100:
 847:.././hal/sam3u1c/pio.c **** 
 848:.././hal/sam3u1c/pio.c **** /**
 849:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO group.
 850:.././hal/sam3u1c/pio.c ****  *
 851:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 852:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 853:.././hal/sam3u1c/pio.c ****  */
 854:.././hal/sam3u1c/pio.c **** void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
 855:.././hal/sam3u1c/pio.c **** {
 2190              	 .loc 1 855 1
 2191              	 .cfi_startproc
 2192              	 
 2193              	 
 2194              	 
 2195 0000 80B4     	 push {r7}
 2196              	.LCFI178:
 2197              	 .cfi_def_cfa_offset 4
 2198              	 .cfi_offset 7,-4
 2199 0002 83B0     	 sub sp,sp,#12
 2200              	.LCFI179:
 2201              	 .cfi_def_cfa_offset 16
 2202 0004 00AF     	 add r7,sp,#0
 2203              	.LCFI180:
 2204              	 .cfi_def_cfa_register 7
 2205 0006 7860     	 str r0,[r7,#4]
 2206 0008 3960     	 str r1,[r7]
 856:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & ul_mask) {
 2207              	 .loc 1 856 11
 2208 000a 7B68     	 ldr r3,[r7,#4]
 2209 000c 9A6B     	 ldr r2,[r3,#56]
 2210              	 .loc 1 856 22
 2211 000e 3B68     	 ldr r3,[r7]
 2212 0010 1340     	 ands r3,r3,r2
 2213              	 .loc 1 856 5
 2214 0012 002B     	 cmp r3,#0
 2215 0014 03D0     	 beq .L117
 857:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 858:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 2216              	 .loc 1 858 19
 2217 0016 7B68     	 ldr r3,[r7,#4]
 2218 0018 3A68     	 ldr r2,[r7]
 2219 001a 5A63     	 str r2,[r3,#52]
 859:.././hal/sam3u1c/pio.c **** 	} else {
 860:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 861:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 862:.././hal/sam3u1c/pio.c **** 	}
 863:.././hal/sam3u1c/pio.c **** }
 2220              	 .loc 1 863 1
 2221 001c 02E0     	 b .L119
 2222              	.L117:
 861:.././hal/sam3u1c/pio.c **** 	}
 2223              	 .loc 1 861 19
 2224 001e 7B68     	 ldr r3,[r7,#4]
 2225 0020 3A68     	 ldr r2,[r7]
 2226 0022 1A63     	 str r2,[r3,#48]
 2227              	.L119:
 2228              	 .loc 1 863 1
 2229 0024 00BF     	 nop
 2230 0026 0C37     	 adds r7,r7,#12
 2231              	.LCFI181:
 2232              	 .cfi_def_cfa_offset 4
 2233 0028 BD46     	 mov sp,r7
 2234              	.LCFI182:
 2235              	 .cfi_def_cfa_register 13
 2236              	 
 2237 002a 80BC     	 pop {r7}
 2238              	.LCFI183:
 2239              	 .cfi_restore 7
 2240              	 .cfi_def_cfa_offset 0
 2241 002c 7047     	 bx lr
 2242              	 .cfi_endproc
 2243              	.LFE100:
 2245              	 .section .text.pio_configure_pin_group,"ax",%progbits
 2246              	 .align 1
 2247              	 .global pio_configure_pin_group
 2248              	 .syntax unified
 2249              	 .thumb
 2250              	 .thumb_func
 2251              	 .fpu softvfp
 2253              	pio_configure_pin_group:
 2254              	.LFB101:
 864:.././hal/sam3u1c/pio.c **** 
 865:.././hal/sam3u1c/pio.c **** /**
 866:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 867:.././hal/sam3u1c/pio.c ****  * if necessary.
 868:.././hal/sam3u1c/pio.c ****  *
 869:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 870:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 871:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pin(s) attributes.
 872:.././hal/sam3u1c/pio.c ****  *
 873:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 874:.././hal/sam3u1c/pio.c ****  */
 875:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin_group(Pio *p_pio,
 876:.././hal/sam3u1c/pio.c **** 		uint32_t ul_mask, const uint32_t ul_flags)
 877:.././hal/sam3u1c/pio.c **** {
 2255              	 .loc 1 877 1
 2256              	 .cfi_startproc
 2257              	 
 2258              	 
 2259 0000 90B5     	 push {r4,r7,lr}
 2260              	.LCFI184:
 2261              	 .cfi_def_cfa_offset 12
 2262              	 .cfi_offset 4,-12
 2263              	 .cfi_offset 7,-8
 2264              	 .cfi_offset 14,-4
 2265 0002 87B0     	 sub sp,sp,#28
 2266              	.LCFI185:
 2267              	 .cfi_def_cfa_offset 40
 2268 0004 02AF     	 add r7,sp,#8
 2269              	.LCFI186:
 2270              	 .cfi_def_cfa 7,32
 2271 0006 F860     	 str r0,[r7,#12]
 2272 0008 B960     	 str r1,[r7,#8]
 2273 000a 7A60     	 str r2,[r7,#4]
 878:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 879:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 2274              	 .loc 1 879 19
 2275 000c 7B68     	 ldr r3,[r7,#4]
 2276 000e 03F0F043 	 and r3,r3,#2013265920
 2277              	 .loc 1 879 2
 2278 0012 B3F1205F 	 cmp r3,#671088640
 2279 0016 2ED0     	 beq .L121
 2280 0018 B3F1205F 	 cmp r3,#671088640
 2281 001c 06D8     	 bhi .L122
 2282 001e B3F1006F 	 cmp r3,#134217728
 2283 0022 0AD0     	 beq .L123
 2284 0024 B3F1805F 	 cmp r3,#268435456
 2285 0028 16D0     	 beq .L124
 2286 002a 43E0     	 b .L125
 2287              	.L122:
 2288 002c B3F1405F 	 cmp r3,#805306368
 2289 0030 27D0     	 beq .L126
 2290 0032 B3F1605F 	 cmp r3,#939524096
 2291 0036 24D0     	 beq .L126
 2292 0038 3CE0     	 b .L125
 2293              	.L123:
 880:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 881:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
 2294              	 .loc 1 881 3
 2295 003a BA68     	 ldr r2,[r7,#8]
 2296 003c 4FF00061 	 mov r1,#134217728
 2297 0040 F868     	 ldr r0,[r7,#12]
 2298 0042 204B     	 ldr r3,.L129
 2299 0044 9847     	 blx r3
 2300              	.LVL19:
 882:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2301              	 .loc 1 882 3
 2302 0046 7B68     	 ldr r3,[r7,#4]
 2303 0048 03F00103 	 and r3,r3,#1
 2304 004c 1A46     	 mov r2,r3
 2305 004e B968     	 ldr r1,[r7,#8]
 2306 0050 F868     	 ldr r0,[r7,#12]
 2307 0052 1D4B     	 ldr r3,.L129+4
 2308 0054 9847     	 blx r3
 2309              	.LVL20:
 883:.././hal/sam3u1c/pio.c **** 		break;
 2310              	 .loc 1 883 3
 2311 0056 2FE0     	 b .L127
 2312              	.L124:
 884:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 885:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
 2313              	 .loc 1 885 3
 2314 0058 BA68     	 ldr r2,[r7,#8]
 2315 005a 4FF08051 	 mov r1,#268435456
 2316 005e F868     	 ldr r0,[r7,#12]
 2317 0060 184B     	 ldr r3,.L129
 2318 0062 9847     	 blx r3
 2319              	.LVL21:
 886:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2320              	 .loc 1 886 3
 2321 0064 7B68     	 ldr r3,[r7,#4]
 2322 0066 03F00103 	 and r3,r3,#1
 2323 006a 1A46     	 mov r2,r3
 2324 006c B968     	 ldr r1,[r7,#8]
 2325 006e F868     	 ldr r0,[r7,#12]
 2326 0070 154B     	 ldr r3,.L129+4
 2327 0072 9847     	 blx r3
 2328              	.LVL22:
 887:.././hal/sam3u1c/pio.c **** 		break;
 2329              	 .loc 1 887 3
 2330 0074 20E0     	 b .L127
 2331              	.L121:
 888:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 889:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 890:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
 891:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 892:.././hal/sam3u1c/pio.c **** 		break;
 893:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 894:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
 895:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 896:.././hal/sam3u1c/pio.c **** 		break;
 897:.././hal/sam3u1c/pio.c **** #endif
 898:.././hal/sam3u1c/pio.c **** 
 899:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 900:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_flags);
 2332              	 .loc 1 900 3
 2333 0076 7A68     	 ldr r2,[r7,#4]
 2334 0078 B968     	 ldr r1,[r7,#8]
 2335 007a F868     	 ldr r0,[r7,#12]
 2336 007c 134B     	 ldr r3,.L129+8
 2337 007e 9847     	 blx r3
 2338              	.LVL23:
 901:.././hal/sam3u1c/pio.c **** 		break;
 2339              	 .loc 1 901 3
 2340 0080 1AE0     	 b .L127
 2341              	.L126:
 902:.././hal/sam3u1c/pio.c **** 
 903:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 904:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 905:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask,
 906:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2342              	 .loc 1 906 16
 2343 0082 7B68     	 ldr r3,[r7,#4]
 2344 0084 03F06053 	 and r3,r3,#939524096
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2345              	 .loc 1 905 3
 2346 0088 B3F1605F 	 cmp r3,#939524096
 2347 008c 0CBF     	 ite eq
 2348 008e 0123     	 moveq r3,#1
 2349 0090 0023     	 movne r3,#0
 2350 0092 DBB2     	 uxtb r3,r3
 2351 0094 1946     	 mov r1,r3
 907:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 908:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 2352              	 .loc 1 908 36
 2353 0096 7B68     	 ldr r3,[r7,#4]
 2354 0098 9B08     	 lsrs r3,r3,#2
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2355              	 .loc 1 905 3
 2356 009a 03F00102 	 and r2,r3,#1
 2357 009e 7B68     	 ldr r3,[r7,#4]
 2358 00a0 03F00103 	 and r3,r3,#1
 2359 00a4 0093     	 str r3,[sp]
 2360 00a6 1346     	 mov r3,r2
 2361 00a8 0A46     	 mov r2,r1
 2362 00aa B968     	 ldr r1,[r7,#8]
 2363 00ac F868     	 ldr r0,[r7,#12]
 2364 00ae 084C     	 ldr r4,.L129+12
 2365 00b0 A047     	 blx r4
 2366              	.LVL24:
 909:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 910:.././hal/sam3u1c/pio.c **** 		break;
 2367              	 .loc 1 910 3
 2368 00b2 01E0     	 b .L127
 2369              	.L125:
 911:.././hal/sam3u1c/pio.c **** 
 912:.././hal/sam3u1c/pio.c **** 	default:
 913:.././hal/sam3u1c/pio.c **** 		return 0;
 2370              	 .loc 1 913 10
 2371 00b4 0023     	 movs r3,#0
 2372 00b6 00E0     	 b .L128
 2373              	.L127:
 914:.././hal/sam3u1c/pio.c **** 	}
 915:.././hal/sam3u1c/pio.c **** 
 916:.././hal/sam3u1c/pio.c **** 	return 1;
 2374              	 .loc 1 916 9
 2375 00b8 0123     	 movs r3,#1
 2376              	.L128:
 917:.././hal/sam3u1c/pio.c **** }
 2377              	 .loc 1 917 1
 2378 00ba 1846     	 mov r0,r3
 2379 00bc 1437     	 adds r7,r7,#20
 2380              	.LCFI187:
 2381              	 .cfi_def_cfa_offset 12
 2382 00be BD46     	 mov sp,r7
 2383              	.LCFI188:
 2384              	 .cfi_def_cfa_register 13
 2385              	 
 2386 00c0 90BD     	 pop {r4,r7,pc}
 2387              	.L130:
 2388 00c2 00BF     	 .align 2
 2389              	.L129:
 2390 00c4 00000000 	 .word pio_set_peripheral
 2391 00c8 00000000 	 .word pio_pull_up
 2392 00cc 00000000 	 .word pio_set_input
 2393 00d0 00000000 	 .word pio_set_output
 2394              	 .cfi_endproc
 2395              	.LFE101:
 2397              	 .section .text.pio_enable_pin_interrupt,"ax",%progbits
 2398              	 .align 1
 2399              	 .global pio_enable_pin_interrupt
 2400              	 .syntax unified
 2401              	 .thumb
 2402              	 .thumb_func
 2403              	 .fpu softvfp
 2405              	pio_enable_pin_interrupt:
 2406              	.LFB102:
 918:.././hal/sam3u1c/pio.c **** 
 919:.././hal/sam3u1c/pio.c **** /**
 920:.././hal/sam3u1c/pio.c ****  * \brief Enable interrupt for a GPIO pin.
 921:.././hal/sam3u1c/pio.c ****  *
 922:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 923:.././hal/sam3u1c/pio.c ****  *
 924:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 925:.././hal/sam3u1c/pio.c ****  */
 926:.././hal/sam3u1c/pio.c **** void pio_enable_pin_interrupt(uint32_t ul_pin)
 927:.././hal/sam3u1c/pio.c **** {
 2407              	 .loc 1 927 1
 2408              	 .cfi_startproc
 2409              	 
 2410              	 
 2411 0000 80B5     	 push {r7,lr}
 2412              	.LCFI189:
 2413              	 .cfi_def_cfa_offset 8
 2414              	 .cfi_offset 7,-8
 2415              	 .cfi_offset 14,-4
 2416 0002 84B0     	 sub sp,sp,#16
 2417              	.LCFI190:
 2418              	 .cfi_def_cfa_offset 24
 2419 0004 00AF     	 add r7,sp,#0
 2420              	.LCFI191:
 2421              	 .cfi_def_cfa_register 7
 2422 0006 7860     	 str r0,[r7,#4]
 928:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2423              	 .loc 1 928 15
 2424 0008 7868     	 ldr r0,[r7,#4]
 2425 000a 084B     	 ldr r3,.L132
 2426 000c 9847     	 blx r3
 2427              	.LVL25:
 2428 000e F860     	 str r0,[r7,#12]
 929:.././hal/sam3u1c/pio.c **** 
 930:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = 1 << (ul_pin & 0x1F);
 2429              	 .loc 1 930 32
 2430 0010 7B68     	 ldr r3,[r7,#4]
 2431 0012 03F01F03 	 and r3,r3,#31
 2432              	 .loc 1 930 21
 2433 0016 0122     	 movs r2,#1
 2434 0018 02FA03F3 	 lsl r3,r2,r3
 2435 001c 1A46     	 mov r2,r3
 2436              	 .loc 1 930 17
 2437 001e FB68     	 ldr r3,[r7,#12]
 2438 0020 1A64     	 str r2,[r3,#64]
 931:.././hal/sam3u1c/pio.c **** }
 2439              	 .loc 1 931 1
 2440 0022 00BF     	 nop
 2441 0024 1037     	 adds r7,r7,#16
 2442              	.LCFI192:
 2443              	 .cfi_def_cfa_offset 8
 2444 0026 BD46     	 mov sp,r7
 2445              	.LCFI193:
 2446              	 .cfi_def_cfa_register 13
 2447              	 
 2448 0028 80BD     	 pop {r7,pc}
 2449              	.L133:
 2450 002a 00BF     	 .align 2
 2451              	.L132:
 2452 002c 00000000 	 .word pio_get_pin_group
 2453              	 .cfi_endproc
 2454              	.LFE102:
 2456              	 .section .text.pio_disable_pin_interrupt,"ax",%progbits
 2457              	 .align 1
 2458              	 .global pio_disable_pin_interrupt
 2459              	 .syntax unified
 2460              	 .thumb
 2461              	 .thumb_func
 2462              	 .fpu softvfp
 2464              	pio_disable_pin_interrupt:
 2465              	.LFB103:
 932:.././hal/sam3u1c/pio.c **** 
 933:.././hal/sam3u1c/pio.c **** 
 934:.././hal/sam3u1c/pio.c **** /**
 935:.././hal/sam3u1c/pio.c ****  * \brief Disable interrupt for a GPIO pin.
 936:.././hal/sam3u1c/pio.c ****  *
 937:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 938:.././hal/sam3u1c/pio.c ****  *
 939:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 940:.././hal/sam3u1c/pio.c ****  */
 941:.././hal/sam3u1c/pio.c **** void pio_disable_pin_interrupt(uint32_t ul_pin)
 942:.././hal/sam3u1c/pio.c **** {
 2466              	 .loc 1 942 1
 2467              	 .cfi_startproc
 2468              	 
 2469              	 
 2470 0000 80B5     	 push {r7,lr}
 2471              	.LCFI194:
 2472              	 .cfi_def_cfa_offset 8
 2473              	 .cfi_offset 7,-8
 2474              	 .cfi_offset 14,-4
 2475 0002 84B0     	 sub sp,sp,#16
 2476              	.LCFI195:
 2477              	 .cfi_def_cfa_offset 24
 2478 0004 00AF     	 add r7,sp,#0
 2479              	.LCFI196:
 2480              	 .cfi_def_cfa_register 7
 2481 0006 7860     	 str r0,[r7,#4]
 943:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2482              	 .loc 1 943 15
 2483 0008 7868     	 ldr r0,[r7,#4]
 2484 000a 084B     	 ldr r3,.L135
 2485 000c 9847     	 blx r3
 2486              	.LVL26:
 2487 000e F860     	 str r0,[r7,#12]
 944:.././hal/sam3u1c/pio.c **** 
 945:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = 1 << (ul_pin & 0x1F);
 2488              	 .loc 1 945 32
 2489 0010 7B68     	 ldr r3,[r7,#4]
 2490 0012 03F01F03 	 and r3,r3,#31
 2491              	 .loc 1 945 21
 2492 0016 0122     	 movs r2,#1
 2493 0018 02FA03F3 	 lsl r3,r2,r3
 2494 001c 1A46     	 mov r2,r3
 2495              	 .loc 1 945 17
 2496 001e FB68     	 ldr r3,[r7,#12]
 2497 0020 5A64     	 str r2,[r3,#68]
 946:.././hal/sam3u1c/pio.c **** }
 2498              	 .loc 1 946 1
 2499 0022 00BF     	 nop
 2500 0024 1037     	 adds r7,r7,#16
 2501              	.LCFI197:
 2502              	 .cfi_def_cfa_offset 8
 2503 0026 BD46     	 mov sp,r7
 2504              	.LCFI198:
 2505              	 .cfi_def_cfa_register 13
 2506              	 
 2507 0028 80BD     	 pop {r7,pc}
 2508              	.L136:
 2509 002a 00BF     	 .align 2
 2510              	.L135:
 2511 002c 00000000 	 .word pio_get_pin_group
 2512              	 .cfi_endproc
 2513              	.LFE103:
 2515              	 .section .text.pio_get_pin_group,"ax",%progbits
 2516              	 .align 1
 2517              	 .global pio_get_pin_group
 2518              	 .syntax unified
 2519              	 .thumb
 2520              	 .thumb_func
 2521              	 .fpu softvfp
 2523              	pio_get_pin_group:
 2524              	.LFB104:
 947:.././hal/sam3u1c/pio.c **** 
 948:.././hal/sam3u1c/pio.c **** 
 949:.././hal/sam3u1c/pio.c **** /**
 950:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port for a GPIO pin.
 951:.././hal/sam3u1c/pio.c ****  *
 952:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 953:.././hal/sam3u1c/pio.c ****  *
 954:.././hal/sam3u1c/pio.c ****  * \return Pointer to \ref Pio struct for GPIO port.
 955:.././hal/sam3u1c/pio.c ****  */
 956:.././hal/sam3u1c/pio.c **** Pio *pio_get_pin_group(uint32_t ul_pin)
 957:.././hal/sam3u1c/pio.c **** {
 2525              	 .loc 1 957 1
 2526              	 .cfi_startproc
 2527              	 
 2528              	 
 2529              	 
 2530 0000 80B4     	 push {r7}
 2531              	.LCFI199:
 2532              	 .cfi_def_cfa_offset 4
 2533              	 .cfi_offset 7,-4
 2534 0002 85B0     	 sub sp,sp,#20
 2535              	.LCFI200:
 2536              	 .cfi_def_cfa_offset 24
 2537 0004 00AF     	 add r7,sp,#0
 2538              	.LCFI201:
 2539              	 .cfi_def_cfa_register 7
 2540 0006 7860     	 str r0,[r7,#4]
 958:.././hal/sam3u1c/pio.c **** 	Pio *p_pio;
 959:.././hal/sam3u1c/pio.c **** 
 960:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 961:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 962:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 963:.././hal/sam3u1c/pio.c **** 		p_pio = PIOD;
 964:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
 965:.././hal/sam3u1c/pio.c **** #  else
 966:.././hal/sam3u1c/pio.c **** 	if  (ul_pin > PIO_PB31_IDX) {
 967:.././hal/sam3u1c/pio.c **** #  endif
 968:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 969:.././hal/sam3u1c/pio.c **** 	} else {
 970:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 971:.././hal/sam3u1c/pio.c **** 	}
 972:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
 973:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
 974:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 975:.././hal/sam3u1c/pio.c **** 	} else {
 976:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 977:.././hal/sam3u1c/pio.c **** 	}
 978:.././hal/sam3u1c/pio.c **** #else
 979:.././hal/sam3u1c/pio.c **** 	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 2541              	 .loc 1 979 56
 2542 0008 7B68     	 ldr r3,[r7,#4]
 2543 000a 5B09     	 lsrs r3,r3,#5
 2544              	 .loc 1 979 33
 2545 000c 03F50013 	 add r3,r3,#2097152
 2546 0010 03F20673 	 addw r3,r3,#1798
 2547 0014 5B02     	 lsls r3,r3,#9
 2548              	 .loc 1 979 8
 2549 0016 FB60     	 str r3,[r7,#12]
 980:.././hal/sam3u1c/pio.c **** #endif
 981:.././hal/sam3u1c/pio.c **** 	return p_pio;
 2550              	 .loc 1 981 9
 2551 0018 FB68     	 ldr r3,[r7,#12]
 982:.././hal/sam3u1c/pio.c **** }
 2552              	 .loc 1 982 1
 2553 001a 1846     	 mov r0,r3
 2554 001c 1437     	 adds r7,r7,#20
 2555              	.LCFI202:
 2556              	 .cfi_def_cfa_offset 4
 2557 001e BD46     	 mov sp,r7
 2558              	.LCFI203:
 2559              	 .cfi_def_cfa_register 13
 2560              	 
 2561 0020 80BC     	 pop {r7}
 2562              	.LCFI204:
 2563              	 .cfi_restore 7
 2564              	 .cfi_def_cfa_offset 0
 2565 0022 7047     	 bx lr
 2566              	 .cfi_endproc
 2567              	.LFE104:
 2569              	 .section .text.pio_get_pin_group_id,"ax",%progbits
 2570              	 .align 1
 2571              	 .global pio_get_pin_group_id
 2572              	 .syntax unified
 2573              	 .thumb
 2574              	 .thumb_func
 2575              	 .fpu softvfp
 2577              	pio_get_pin_group_id:
 2578              	.LFB105:
 983:.././hal/sam3u1c/pio.c **** 
 984:.././hal/sam3u1c/pio.c **** /**
 985:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port peripheral ID for a GPIO pin.
 986:.././hal/sam3u1c/pio.c ****  *
 987:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 988:.././hal/sam3u1c/pio.c ****  *
 989:.././hal/sam3u1c/pio.c ****  * \return GPIO port peripheral ID.
 990:.././hal/sam3u1c/pio.c ****  */
 991:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_id(uint32_t ul_pin)
 992:.././hal/sam3u1c/pio.c **** {
 2579              	 .loc 1 992 1
 2580              	 .cfi_startproc
 2581              	 
 2582              	 
 2583              	 
 2584 0000 80B4     	 push {r7}
 2585              	.LCFI205:
 2586              	 .cfi_def_cfa_offset 4
 2587              	 .cfi_offset 7,-4
 2588 0002 85B0     	 sub sp,sp,#20
 2589              	.LCFI206:
 2590              	 .cfi_def_cfa_offset 24
 2591 0004 00AF     	 add r7,sp,#0
 2592              	.LCFI207:
 2593              	 .cfi_def_cfa_register 7
 2594 0006 7860     	 str r0,[r7,#4]
 993:.././hal/sam3u1c/pio.c **** 	uint32_t ul_id;
 994:.././hal/sam3u1c/pio.c **** 
 995:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 996:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 997:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 998:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOD;
 999:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
1000:.././hal/sam3u1c/pio.c **** #  else
1001:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB31_IDX) {
1002:.././hal/sam3u1c/pio.c **** #  endif
1003:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1004:.././hal/sam3u1c/pio.c **** 	} else {
1005:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1006:.././hal/sam3u1c/pio.c **** 	}
1007:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
1008:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
1009:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1010:.././hal/sam3u1c/pio.c **** 	} else {
1011:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1012:.././hal/sam3u1c/pio.c **** 	}
1013:.././hal/sam3u1c/pio.c **** #else
1014:.././hal/sam3u1c/pio.c **** 	ul_id = ID_PIOA + (ul_pin >> 5);
 2595              	 .loc 1 1014 28
 2596 0008 7B68     	 ldr r3,[r7,#4]
 2597 000a 5B09     	 lsrs r3,r3,#5
 2598              	 .loc 1 1014 8
 2599 000c 0A33     	 adds r3,r3,#10
 2600 000e FB60     	 str r3,[r7,#12]
1015:.././hal/sam3u1c/pio.c **** #endif
1016:.././hal/sam3u1c/pio.c **** 	return ul_id;
 2601              	 .loc 1 1016 9
 2602 0010 FB68     	 ldr r3,[r7,#12]
1017:.././hal/sam3u1c/pio.c **** }
 2603              	 .loc 1 1017 1
 2604 0012 1846     	 mov r0,r3
 2605 0014 1437     	 adds r7,r7,#20
 2606              	.LCFI208:
 2607              	 .cfi_def_cfa_offset 4
 2608 0016 BD46     	 mov sp,r7
 2609              	.LCFI209:
 2610              	 .cfi_def_cfa_register 13
 2611              	 
 2612 0018 80BC     	 pop {r7}
 2613              	.LCFI210:
 2614              	 .cfi_restore 7
 2615              	 .cfi_def_cfa_offset 0
 2616 001a 7047     	 bx lr
 2617              	 .cfi_endproc
 2618              	.LFE105:
 2620              	 .section .text.pio_get_pin_group_mask,"ax",%progbits
 2621              	 .align 1
 2622              	 .global pio_get_pin_group_mask
 2623              	 .syntax unified
 2624              	 .thumb
 2625              	 .thumb_func
 2626              	 .fpu softvfp
 2628              	pio_get_pin_group_mask:
 2629              	.LFB106:
1018:.././hal/sam3u1c/pio.c **** 
1019:.././hal/sam3u1c/pio.c **** 
1020:.././hal/sam3u1c/pio.c **** /**
1021:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port pin mask for a GPIO pin.
1022:.././hal/sam3u1c/pio.c ****  *
1023:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
1024:.././hal/sam3u1c/pio.c ****  *
1025:.././hal/sam3u1c/pio.c ****  * \return GPIO port pin mask.
1026:.././hal/sam3u1c/pio.c ****  */
1027:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
1028:.././hal/sam3u1c/pio.c **** {
 2630              	 .loc 1 1028 1
 2631              	 .cfi_startproc
 2632              	 
 2633              	 
 2634              	 
 2635 0000 80B4     	 push {r7}
 2636              	.LCFI211:
 2637              	 .cfi_def_cfa_offset 4
 2638              	 .cfi_offset 7,-4
 2639 0002 85B0     	 sub sp,sp,#20
 2640              	.LCFI212:
 2641              	 .cfi_def_cfa_offset 24
 2642 0004 00AF     	 add r7,sp,#0
 2643              	.LCFI213:
 2644              	 .cfi_def_cfa_register 7
 2645 0006 7860     	 str r0,[r7,#4]
1029:.././hal/sam3u1c/pio.c **** 	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
 2646              	 .loc 1 1029 34
 2647 0008 7B68     	 ldr r3,[r7,#4]
 2648 000a 03F01F03 	 and r3,r3,#31
 2649              	 .loc 1 1029 23
 2650 000e 0122     	 movs r2,#1
 2651 0010 02FA03F3 	 lsl r3,r2,r3
 2652              	 .loc 1 1029 11
 2653 0014 FB60     	 str r3,[r7,#12]
1030:.././hal/sam3u1c/pio.c **** 	return ul_mask;
 2654              	 .loc 1 1030 9
 2655 0016 FB68     	 ldr r3,[r7,#12]
1031:.././hal/sam3u1c/pio.c **** }
 2656              	 .loc 1 1031 1
 2657 0018 1846     	 mov r0,r3
 2658 001a 1437     	 adds r7,r7,#20
 2659              	.LCFI214:
 2660              	 .cfi_def_cfa_offset 4
 2661 001c BD46     	 mov sp,r7
 2662              	.LCFI215:
 2663              	 .cfi_def_cfa_register 13
 2664              	 
 2665 001e 80BC     	 pop {r7}
 2666              	.LCFI216:
 2667              	 .cfi_restore 7
 2668              	 .cfi_def_cfa_offset 0
 2669 0020 7047     	 bx lr
 2670              	 .cfi_endproc
 2671              	.LFE106:
 2673              	 .text
 2674              	.Letext0:
 2675              	 .file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 2676              	 .file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 2677              	 .file 4 ".././hal/sam3u1c/inc/sam3u1c.h"
 2678              	 .file 5 ".././hal/sam3u1c/inc/core_cm3.h"
 2679              	 .file 6 ".././hal/sam3u1c/inc/system_sam3u.h"
 2680              	 .file 7 ".././hal/sam3u1c/inc/component/component_pio.h"
 2681              	 .file 8 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 2682              	 .file 9 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 2683              	 .file 10 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 2684              	 .file 11 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 2685              	 .file 12 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\\stdlib.h"
 2686              	 .file 13 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
 2687              	 .file 14 ".././hal/sam3u1c/inc/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pio.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text.pio_pull_up:00000000 $t
    {standard input}:35     .text.pio_pull_up:00000000 pio_pull_up
    {standard input}:90     .text.pio_set_debounce_filter:00000000 $t
    {standard input}:97     .text.pio_set_debounce_filter:00000000 pio_set_debounce_filter
    {standard input}:149    .text.pio_set:00000000 $t
    {standard input}:156    .text.pio_set:00000000 pio_set
    {standard input}:197    .text.pio_clear:00000000 $t
    {standard input}:204    .text.pio_clear:00000000 pio_clear
    {standard input}:245    .text.pio_get:00000000 $t
    {standard input}:252    .text.pio_get:00000000 pio_get
    {standard input}:324    .text.pio_set_peripheral:00000000 $t
    {standard input}:331    .text.pio_set_peripheral:00000000 pio_set_peripheral
    {standard input}:441    .text.pio_set_input:00000000 $t
    {standard input}:448    .text.pio_set_input:00000000 pio_set_input
    {standard input}:544    .text.pio_set_input:00000078 $d
    {standard input}:1295   .text.pio_disable_interrupt:00000000 pio_disable_interrupt
    {standard input}:550    .text.pio_set_output:00000000 $t
    {standard input}:557    .text.pio_set_output:00000000 pio_set_output
    {standard input}:642    .text.pio_set_output:0000005c $d
    {standard input}:648    .text.pio_configure:00000000 $t
    {standard input}:655    .text.pio_configure:00000000 pio_configure
    {standard input}:775    .text.pio_configure:000000a8 $d
    {standard input}:783    .text.pio_get_output_data_status:00000000 $t
    {standard input}:790    .text.pio_get_output_data_status:00000000 pio_get_output_data_status
    {standard input}:843    .text.pio_set_multi_driver:00000000 $t
    {standard input}:850    .text.pio_set_multi_driver:00000000 pio_set_multi_driver
    {standard input}:904    .text.pio_get_multi_driver_status:00000000 $t
    {standard input}:911    .text.pio_get_multi_driver_status:00000000 pio_get_multi_driver_status
    {standard input}:950    .text.pio_enable_output_write:00000000 $t
    {standard input}:957    .text.pio_enable_output_write:00000000 pio_enable_output_write
    {standard input}:998    .text.pio_disable_output_write:00000000 $t
    {standard input}:1005   .text.pio_disable_output_write:00000000 pio_disable_output_write
    {standard input}:1046   .text.pio_get_output_write_status:00000000 $t
    {standard input}:1053   .text.pio_get_output_write_status:00000000 pio_get_output_write_status
    {standard input}:1092   .text.pio_sync_output_write:00000000 $t
    {standard input}:1099   .text.pio_sync_output_write:00000000 pio_sync_output_write
    {standard input}:1140   .text.pio_configure_interrupt:00000000 $t
    {standard input}:1147   .text.pio_configure_interrupt:00000000 pio_configure_interrupt
    {standard input}:1237   .text.pio_enable_interrupt:00000000 $t
    {standard input}:1244   .text.pio_enable_interrupt:00000000 pio_enable_interrupt
    {standard input}:1288   .text.pio_disable_interrupt:00000000 $t
    {standard input}:1336   .text.pio_get_interrupt_status:00000000 $t
    {standard input}:1343   .text.pio_get_interrupt_status:00000000 pio_get_interrupt_status
    {standard input}:1382   .text.pio_get_interrupt_mask:00000000 $t
    {standard input}:1389   .text.pio_get_interrupt_mask:00000000 pio_get_interrupt_mask
    {standard input}:1428   .text.pio_set_additional_interrupt_mode:00000000 $t
    {standard input}:1435   .text.pio_set_additional_interrupt_mode:00000000 pio_set_additional_interrupt_mode
    {standard input}:1525   .text.pio_set_writeprotect:00000000 $t
    {standard input}:1532   .text.pio_set_writeprotect:00000000 pio_set_writeprotect
    {standard input}:1575   .text.pio_set_writeprotect:00000020 $d
    {standard input}:1580   .text.pio_get_writeprotect_status:00000000 $t
    {standard input}:1587   .text.pio_get_writeprotect_status:00000000 pio_get_writeprotect_status
    {standard input}:1626   .text.pio_get_pin_value:00000000 $t
    {standard input}:1633   .text.pio_get_pin_value:00000000 pio_get_pin_value
    {standard input}:1680   .text.pio_get_pin_value:0000002c $d
    {standard input}:2523   .text.pio_get_pin_group:00000000 pio_get_pin_group
    {standard input}:1685   .text.pio_set_pin_high:00000000 $t
    {standard input}:1692   .text.pio_set_pin_high:00000000 pio_set_pin_high
    {standard input}:1739   .text.pio_set_pin_high:0000002c $d
    {standard input}:1744   .text.pio_set_pin_low:00000000 $t
    {standard input}:1751   .text.pio_set_pin_low:00000000 pio_set_pin_low
    {standard input}:1798   .text.pio_set_pin_low:0000002c $d
    {standard input}:1803   .text.pio_toggle_pin:00000000 $t
    {standard input}:1810   .text.pio_toggle_pin:00000000 pio_toggle_pin
    {standard input}:1885   .text.pio_toggle_pin:00000054 $d
    {standard input}:1890   .text.pio_configure_pin:00000000 $t
    {standard input}:1897   .text.pio_configure_pin:00000000 pio_configure_pin
    {standard input}:2076   .text.pio_configure_pin:00000110 $d
    {standard input}:2085   .text.pio_set_pin_group_high:00000000 $t
    {standard input}:2092   .text.pio_set_pin_group_high:00000000 pio_set_pin_group_high
    {standard input}:2133   .text.pio_set_pin_group_low:00000000 $t
    {standard input}:2140   .text.pio_set_pin_group_low:00000000 pio_set_pin_group_low
    {standard input}:2181   .text.pio_toggle_pin_group:00000000 $t
    {standard input}:2188   .text.pio_toggle_pin_group:00000000 pio_toggle_pin_group
    {standard input}:2246   .text.pio_configure_pin_group:00000000 $t
    {standard input}:2253   .text.pio_configure_pin_group:00000000 pio_configure_pin_group
    {standard input}:2390   .text.pio_configure_pin_group:000000c4 $d
    {standard input}:2398   .text.pio_enable_pin_interrupt:00000000 $t
    {standard input}:2405   .text.pio_enable_pin_interrupt:00000000 pio_enable_pin_interrupt
    {standard input}:2452   .text.pio_enable_pin_interrupt:0000002c $d
    {standard input}:2457   .text.pio_disable_pin_interrupt:00000000 $t
    {standard input}:2464   .text.pio_disable_pin_interrupt:00000000 pio_disable_pin_interrupt
    {standard input}:2511   .text.pio_disable_pin_interrupt:0000002c $d
    {standard input}:2516   .text.pio_get_pin_group:00000000 $t
    {standard input}:2570   .text.pio_get_pin_group_id:00000000 $t
    {standard input}:2577   .text.pio_get_pin_group_id:00000000 pio_get_pin_group_id
    {standard input}:2621   .text.pio_get_pin_group_mask:00000000 $t
    {standard input}:2628   .text.pio_get_pin_group_mask:00000000 pio_get_pin_group_mask
                           .group:00000000 wm4.0.bacf6c85951b42af729d707f36a7fff6
                           .group:00000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.pio.h.54.7fad645764d96df2216e592c321b3717

NO UNDEFINED SYMBOLS
