
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000128  00800100  00001354  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001354  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  00800228  00800228  00001510  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001510  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000390  00000000  00000000  00001540  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003daf  00000000  00000000  000018d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000153b  00000000  00000000  0000567f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001581  00000000  00000000  00006bba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000a1c  00000000  00000000  0000813c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000adc  00000000  00000000  00008b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000217b  00000000  00000000  00009634  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000358  00000000  00000000  0000b7af  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 ce 02 	jmp	0x59c	; 0x59c <__vector_1>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 0f 03 	jmp	0x61e	; 0x61e <__vector_9>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 f2 02 	jmp	0x5e4	; 0x5e4 <__vector_15>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <oled_sram_reset+0x18>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	12 e0       	ldi	r17, 0x02	; 2
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	e4 e5       	ldi	r30, 0x54	; 84
     37c:	f3 e1       	ldi	r31, 0x13	; 19
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	a8 32       	cpi	r26, 0x28	; 40
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	22 e0       	ldi	r18, 0x02	; 2
     38c:	a8 e2       	ldi	r26, 0x28	; 40
     38e:	b2 e0       	ldi	r27, 0x02	; 2
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	a7 36       	cpi	r26, 0x67	; 103
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 bf 07 	call	0xf7e	; 0xf7e <main>
     39e:	0c 94 a8 09 	jmp	0x1350	; 0x1350 <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
     3a6:	86 b7       	in	r24, 0x36	; 54
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
     3ac:	8b b7       	in	r24, 0x3b	; 59
     3ae:	80 62       	ori	r24, 0x20	; 32
     3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
     3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
     3b4:	85 b7       	in	r24, 0x35	; 53
     3b6:	80 68       	ori	r24, 0x80	; 128
     3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
     3ba:	80 b7       	in	r24, 0x30	; 48
     3bc:	80 62       	ori	r24, 0x20	; 32
     3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
     3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
     3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
     3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
     3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
	ADC_ready = 1;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	90 93 34 02 	sts	0x0234, r25
     3e4:	80 93 33 02 	sts	0x0233, r24
	//wake up the CPU
}
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <CAN_init>:
extern volatile uint8_t rx_int_flag; 


Message msg;

int CAN_init(){
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	1f 92       	push	r1
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//config-mode
	MCP2515_init();
     400:	0e 94 7d 03 	call	0x6fa	; 0x6fa <MCP2515_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     404:	8c ec       	ldi	r24, 0xCC	; 204
     406:	94 e0       	ldi	r25, 0x04	; 4
     408:	01 97       	sbiw	r24, 0x01	; 1
     40a:	f1 f7       	brne	.-4      	; 0x408 <CAN_init+0x12>
     40c:	00 c0       	rjmp	.+0      	; 0x40e <CAN_init+0x18>
     40e:	00 00       	nop
	_delay_ms(1);
	//enable interrupts in MCP
	//Interrupt when message received in RXB0
		
	
	value = MCP2515_read(MCP_CANSTAT);
     410:	8e e0       	ldi	r24, 0x0E	; 14
     412:	0e 94 82 03 	call	0x704	; 0x704 <MCP2515_read>
     416:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	80 7e       	andi	r24, 0xE0	; 224
     41c:	80 38       	cpi	r24, 0x80	; 128
     41e:	39 f0       	breq	.+14     	; 0x42e <CAN_init+0x38>
		printf("MCP2515 is NOT in config mode after reset!\n");
     420:	82 e2       	ldi	r24, 0x22	; 34
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 58 09 	call	0x12b0	; 0x12b0 <puts>
		return 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	1f c0       	rjmp	.+62     	; 0x46c <CAN_init+0x76>
	}
	
	MCP2515_bit_modify(MCP_CANINTE, 0x01, 0x01);
     42e:	41 e0       	ldi	r20, 0x01	; 1
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	8b e2       	ldi	r24, 0x2B	; 43
     434:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB0CTRL, 0x60, 0xFF);
     438:	4f ef       	ldi	r20, 0xFF	; 255
     43a:	60 e6       	ldi	r22, 0x60	; 96
     43c:	80 e6       	ldi	r24, 0x60	; 96
     43e:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_bit_modify>
	
	//Set Normal-mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK , MODE_NORMAL);
     442:	40 e0       	ldi	r20, 0x00	; 0
     444:	60 ee       	ldi	r22, 0xE0	; 224
     446:	8f e0       	ldi	r24, 0x0F	; 15
     448:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_bit_modify>
	
	value = MCP2515_read(MCP_CANSTAT);
     44c:	8e e0       	ldi	r24, 0x0E	; 14
     44e:	0e 94 82 03 	call	0x704	; 0x704 <MCP2515_read>
     452:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL) {
     454:	89 81       	ldd	r24, Y+1	; 0x01
     456:	80 7e       	andi	r24, 0xE0	; 224
     458:	39 f0       	breq	.+14     	; 0x468 <CAN_init+0x72>
		printf("MCP2515 is NOT in normal mode!\n");
     45a:	8d e4       	ldi	r24, 0x4D	; 77
     45c:	91 e0       	ldi	r25, 0x01	; 1
     45e:	0e 94 58 09 	call	0x12b0	; 0x12b0 <puts>
		return 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	02 c0       	rjmp	.+4      	; 0x46c <CAN_init+0x76>
	}
	
	return 0;
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
}
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <CAN_transmit_complete>:
		
	}
}

int CAN_transmit_complete(){
	if ( test_bit(MCP2515_read(MCP_TXB0CTRL), 3)){
     474:	80 e3       	ldi	r24, 0x30	; 48
     476:	0e 94 82 03 	call	0x704	; 0x704 <MCP2515_read>
     47a:	86 95       	lsr	r24
     47c:	86 95       	lsr	r24
     47e:	86 95       	lsr	r24
     480:	91 e0       	ldi	r25, 0x01	; 1
     482:	89 27       	eor	r24, r25
		return 0;
	}
	return 1;
}
     484:	81 70       	andi	r24, 0x01	; 1
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	08 95       	ret

0000048a <CAN_send>:
	
	return 0;
}


void CAN_send(Message* msg){
     48a:	ef 92       	push	r14
     48c:	ff 92       	push	r15
     48e:	0f 93       	push	r16
     490:	1f 93       	push	r17
     492:	cf 93       	push	r28
     494:	df 93       	push	r29
     496:	7c 01       	movw	r14, r24
	if(CAN_transmit_complete()){
     498:	0e 94 3a 02 	call	0x474	; 0x474 <CAN_transmit_complete>
     49c:	89 2b       	or	r24, r25
     49e:	d9 f1       	breq	.+118    	; 0x516 <__stack+0x17>
		
		//sending ID
		MCP2515_write(MCP_TXB0SIDH, (uint8_t)msg->ID >> 3);
     4a0:	f7 01       	movw	r30, r14
     4a2:	60 81       	ld	r22, Z
     4a4:	66 95       	lsr	r22
     4a6:	66 95       	lsr	r22
     4a8:	66 95       	lsr	r22
     4aa:	81 e3       	ldi	r24, 0x31	; 49
     4ac:	0e 94 95 03 	call	0x72a	; 0x72a <MCP2515_write>
		MCP2515_write(MCP_TXB0SIDL, (uint8_t)msg->ID << 5);
     4b0:	f7 01       	movw	r30, r14
     4b2:	60 81       	ld	r22, Z
     4b4:	62 95       	swap	r22
     4b6:	66 0f       	add	r22, r22
     4b8:	60 7e       	andi	r22, 0xE0	; 224
     4ba:	82 e3       	ldi	r24, 0x32	; 50
     4bc:	0e 94 95 03 	call	0x72a	; 0x72a <MCP2515_write>
	
		//sending data length
		MCP2515_write(MCP_TXB0DLC, msg->length & 0x0F);
     4c0:	f7 01       	movw	r30, r14
     4c2:	62 81       	ldd	r22, Z+2	; 0x02
     4c4:	6f 70       	andi	r22, 0x0F	; 15
     4c6:	85 e3       	ldi	r24, 0x35	; 53
     4c8:	0e 94 95 03 	call	0x72a	; 0x72a <MCP2515_write>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
     4cc:	f7 01       	movw	r30, r14
     4ce:	82 81       	ldd	r24, Z+2	; 0x02
     4d0:	93 81       	ldd	r25, Z+3	; 0x03
     4d2:	89 30       	cpi	r24, 0x09	; 9
     4d4:	91 05       	cpc	r25, r1
     4d6:	54 f0       	brlt	.+20     	; 0x4ec <CAN_send+0x62>
			msg->length = 8;
     4d8:	88 e0       	ldi	r24, 0x08	; 8
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	93 83       	std	Z+3, r25	; 0x03
     4de:	82 83       	std	Z+2, r24	; 0x02
     4e0:	87 01       	movw	r16, r14
     4e2:	0c 5f       	subi	r16, 0xFC	; 252
     4e4:	1f 4f       	sbci	r17, 0xFF	; 255
	
	return 0;
}


void CAN_send(Message* msg){
     4e6:	c0 e0       	ldi	r28, 0x00	; 0
     4e8:	d0 e0       	ldi	r29, 0x00	; 0
     4ea:	04 c0       	rjmp	.+8      	; 0x4f4 <CAN_send+0x6a>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
			msg->length = 8;
		}
		for (int i = 0; i < msg->length; i++){
     4ec:	18 16       	cp	r1, r24
     4ee:	19 06       	cpc	r1, r25
     4f0:	bc f3       	brlt	.-18     	; 0x4e0 <CAN_send+0x56>
     4f2:	0e c0       	rjmp	.+28     	; 0x510 <__stack+0x11>
			MCP2515_write(MCP_TXB0D0 + i, msg->data[i]);  
     4f4:	f8 01       	movw	r30, r16
     4f6:	61 91       	ld	r22, Z+
     4f8:	8f 01       	movw	r16, r30
     4fa:	8c 2f       	mov	r24, r28
     4fc:	8a 5c       	subi	r24, 0xCA	; 202
     4fe:	0e 94 95 03 	call	0x72a	; 0x72a <MCP2515_write>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
			msg->length = 8;
		}
		for (int i = 0; i < msg->length; i++){
     502:	21 96       	adiw	r28, 0x01	; 1
     504:	f7 01       	movw	r30, r14
     506:	22 81       	ldd	r18, Z+2	; 0x02
     508:	33 81       	ldd	r19, Z+3	; 0x03
     50a:	c2 17       	cp	r28, r18
     50c:	d3 07       	cpc	r29, r19
     50e:	94 f3       	brlt	.-28     	; 0x4f4 <CAN_send+0x6a>
			MCP2515_write(MCP_TXB0D0 + i, msg->data[i]);  
		}
	
		//initiate message transmission
		
		MCP2515_request_to_send(1);
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	0e 94 a9 03 	call	0x752	; 0x752 <MCP2515_request_to_send>
		
	}
}
     516:	df 91       	pop	r29
     518:	cf 91       	pop	r28
     51a:	1f 91       	pop	r17
     51c:	0f 91       	pop	r16
     51e:	ff 90       	pop	r15
     520:	ef 90       	pop	r14
     522:	08 95       	ret

00000524 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     524:	40 e0       	ldi	r20, 0x00	; 0
     526:	61 e0       	ldi	r22, 0x01	; 1
     528:	8c e2       	ldi	r24, 0x2C	; 44
     52a:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     52e:	40 e0       	ldi	r20, 0x00	; 0
     530:	64 e0       	ldi	r22, 0x04	; 4
     532:	8c e2       	ldi	r24, 0x2C	; 44
     534:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_bit_modify>
	rx_int_flag = 1;
     538:	81 e0       	ldi	r24, 0x01	; 1
     53a:	80 93 28 02 	sts	0x0228, r24
     53e:	08 95       	ret

00000540 <CAN_send_ps2_controllers>:
	Message msg = {0, 3, {joy_pos_x ,slider_pos_r,  button_l}};
	
	CAN_send(&msg);	
}

void CAN_send_ps2_controllers(void){
     540:	0f 93       	push	r16
     542:	1f 93       	push	r17
     544:	cf 93       	push	r28
     546:	df 93       	push	r29
     548:	cd b7       	in	r28, 0x3d	; 61
     54a:	de b7       	in	r29, 0x3e	; 62
     54c:	2c 97       	sbiw	r28, 0x0c	; 12
     54e:	0f b6       	in	r0, 0x3f	; 63
     550:	f8 94       	cli
     552:	de bf       	out	0x3e, r29	; 62
     554:	0f be       	out	0x3f, r0	; 63
     556:	cd bf       	out	0x3d, r28	; 61
	ps2 ps2_joy_values = ps2_joystick_values();
     558:	0e 94 65 07 	call	0xeca	; 0xeca <ps2_joystick_values>
     55c:	16 2f       	mov	r17, r22
     55e:	08 2f       	mov	r16, r24
	int button_r2 =  ps2_R2_pushed();
     560:	0e 94 5d 07 	call	0xeba	; 0xeba <ps2_R2_pushed>
	Message msg = {0, 3, {ps2_joy_values.rx ,ps2_joy_values.lx, button_r2}};
     564:	fe 01       	movw	r30, r28
     566:	31 96       	adiw	r30, 0x01	; 1
     568:	9c e0       	ldi	r25, 0x0C	; 12
     56a:	df 01       	movw	r26, r30
     56c:	1d 92       	st	X+, r1
     56e:	9a 95       	dec	r25
     570:	e9 f7       	brne	.-6      	; 0x56c <CAN_send_ps2_controllers+0x2c>
     572:	23 e0       	ldi	r18, 0x03	; 3
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	3c 83       	std	Y+4, r19	; 0x04
     578:	2b 83       	std	Y+3, r18	; 0x03
     57a:	0d 83       	std	Y+5, r16	; 0x05
     57c:	1e 83       	std	Y+6, r17	; 0x06
     57e:	8f 83       	std	Y+7, r24	; 0x07
	
	CAN_send(&msg);
     580:	cf 01       	movw	r24, r30
     582:	0e 94 45 02 	call	0x48a	; 0x48a <CAN_send>
}
     586:	2c 96       	adiw	r28, 0x0c	; 12
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	f8 94       	cli
     58c:	de bf       	out	0x3e, r29	; 62
     58e:	0f be       	out	0x3f, r0	; 63
     590:	cd bf       	out	0x3d, r28	; 61
     592:	df 91       	pop	r29
     594:	cf 91       	pop	r28
     596:	1f 91       	pop	r17
     598:	0f 91       	pop	r16
     59a:	08 95       	ret

0000059c <__vector_1>:



ISR(INT0_vect){
     59c:	1f 92       	push	r1
     59e:	0f 92       	push	r0
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	0f 92       	push	r0
     5a4:	11 24       	eor	r1, r1
     5a6:	2f 93       	push	r18
     5a8:	3f 93       	push	r19
     5aa:	4f 93       	push	r20
     5ac:	5f 93       	push	r21
     5ae:	6f 93       	push	r22
     5b0:	7f 93       	push	r23
     5b2:	8f 93       	push	r24
     5b4:	9f 93       	push	r25
     5b6:	af 93       	push	r26
     5b8:	bf 93       	push	r27
     5ba:	ef 93       	push	r30
     5bc:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     5be:	0e 94 92 02 	call	0x524	; 0x524 <CAN_int_vect>
}
     5c2:	ff 91       	pop	r31
     5c4:	ef 91       	pop	r30
     5c6:	bf 91       	pop	r27
     5c8:	af 91       	pop	r26
     5ca:	9f 91       	pop	r25
     5cc:	8f 91       	pop	r24
     5ce:	7f 91       	pop	r23
     5d0:	6f 91       	pop	r22
     5d2:	5f 91       	pop	r21
     5d4:	4f 91       	pop	r20
     5d6:	3f 91       	pop	r19
     5d8:	2f 91       	pop	r18
     5da:	0f 90       	pop	r0
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	0f 90       	pop	r0
     5e0:	1f 90       	pop	r1
     5e2:	18 95       	reti

000005e4 <__vector_15>:
}*/




ISR(TIMER1_OVF_vect){
     5e4:	1f 92       	push	r1
     5e6:	0f 92       	push	r0
     5e8:	0f b6       	in	r0, 0x3f	; 63
     5ea:	0f 92       	push	r0
     5ec:	11 24       	eor	r1, r1
     5ee:	8f 93       	push	r24
     5f0:	9f 93       	push	r25
	oled_flag = 1;
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	90 93 32 02 	sts	0x0232, r25
     5fa:	80 93 31 02 	sts	0x0231, r24
	score += 1;	
     5fe:	80 91 2b 02 	lds	r24, 0x022B
     602:	90 91 2c 02 	lds	r25, 0x022C
     606:	01 96       	adiw	r24, 0x01	; 1
     608:	90 93 2c 02 	sts	0x022C, r25
     60c:	80 93 2b 02 	sts	0x022B, r24
}
     610:	9f 91       	pop	r25
     612:	8f 91       	pop	r24
     614:	0f 90       	pop	r0
     616:	0f be       	out	0x3f, r0	; 63
     618:	0f 90       	pop	r0
     61a:	1f 90       	pop	r1
     61c:	18 95       	reti

0000061e <__vector_9>:

ISR(TIMER3_OVF_vect){
     61e:	1f 92       	push	r1
     620:	0f 92       	push	r0
     622:	0f b6       	in	r0, 0x3f	; 63
     624:	0f 92       	push	r0
     626:	11 24       	eor	r1, r1
     628:	8f 93       	push	r24
     62a:	9f 93       	push	r25
	send_can_flag = 1;
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	90 93 2a 02 	sts	0x022A, r25
     634:	80 93 29 02 	sts	0x0229, r24
	
}
     638:	9f 91       	pop	r25
     63a:	8f 91       	pop	r24
     63c:	0f 90       	pop	r0
     63e:	0f be       	out	0x3f, r0	; 63
     640:	0f 90       	pop	r0
     642:	1f 90       	pop	r1
     644:	18 95       	reti

00000646 <EEPROM_read>:

unsigned char EEPROM_read(unsigned int uiAddress)
{	
	
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     646:	e1 99       	sbic	0x1c, 1	; 28
     648:	fe cf       	rjmp	.-4      	; 0x646 <EEPROM_read>
	
	/* Set up address register */
	EEAR = uiAddress;
     64a:	9f bb       	out	0x1f, r25	; 31
     64c:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
     64e:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
     650:	8d b3       	in	r24, 0x1d	; 29
	 
}
     652:	08 95       	ret

00000654 <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     654:	af 92       	push	r10
     656:	bf 92       	push	r11
     658:	cf 92       	push	r12
     65a:	df 92       	push	r13
     65c:	ef 92       	push	r14
     65e:	ff 92       	push	r15
     660:	0f 93       	push	r16
     662:	1f 93       	push	r17
     664:	cf 93       	push	r28
     666:	df 93       	push	r29
     668:	0f 2e       	mov	r0, r31
     66a:	f0 e1       	ldi	r31, 0x10	; 16
     66c:	cf 2e       	mov	r12, r31
     66e:	f1 e0       	ldi	r31, 0x01	; 1
     670:	df 2e       	mov	r13, r31
     672:	f0 2d       	mov	r31, r0
     674:	00 e0       	ldi	r16, 0x00	; 0
     676:	10 e0       	ldi	r17, 0x00	; 0
     678:	a1 2c       	mov	r10, r1
     67a:	b1 2c       	mov	r11, r1
     67c:	18 c0       	rjmp	.+48     	; 0x6ae <read_highscore_list+0x5a>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
     67e:	f6 01       	movw	r30, r12
     680:	e0 80       	ld	r14, Z
     682:	f1 80       	ldd	r15, Z+1	; 0x01
     684:	ec 0e       	add	r14, r28
     686:	fd 1e       	adc	r15, r29
     688:	ce 01       	movw	r24, r28
     68a:	80 0f       	add	r24, r16
     68c:	91 1f       	adc	r25, r17
     68e:	0e 94 23 03 	call	0x646	; 0x646 <EEPROM_read>
     692:	f7 01       	movw	r30, r14
     694:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     696:	21 96       	adiw	r28, 0x01	; 1
     698:	c3 30       	cpi	r28, 0x03	; 3
     69a:	d1 05       	cpc	r29, r1
     69c:	81 f7       	brne	.-32     	; 0x67e <read_highscore_list+0x2a>
     69e:	f2 e0       	ldi	r31, 0x02	; 2
     6a0:	cf 0e       	add	r12, r31
     6a2:	d1 1c       	adc	r13, r1
     6a4:	0d 5f       	subi	r16, 0xFD	; 253
     6a6:	1f 4f       	sbci	r17, 0xFF	; 255
	update_highscore_list();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     6a8:	0f 30       	cpi	r16, 0x0F	; 15
     6aa:	11 05       	cpc	r17, r1
     6ac:	19 f0       	breq	.+6      	; 0x6b4 <read_highscore_list+0x60>
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     6ae:	ca 2d       	mov	r28, r10
     6b0:	db 2d       	mov	r29, r11
     6b2:	e5 cf       	rjmp	.-54     	; 0x67e <read_highscore_list+0x2a>
     6b4:	06 e0       	ldi	r16, 0x06	; 6
     6b6:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
     6b8:	cf e0       	ldi	r28, 0x0F	; 15
     6ba:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
     6bc:	ce 01       	movw	r24, r28
     6be:	0e 94 23 03 	call	0x646	; 0x646 <EEPROM_read>
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	f8 01       	movw	r30, r16
     6c6:	81 93       	st	Z+, r24
     6c8:	91 93       	st	Z+, r25
     6ca:	8f 01       	movw	r16, r30
     6cc:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     6ce:	c4 31       	cpi	r28, 0x14	; 20
     6d0:	d1 05       	cpc	r29, r1
     6d2:	a1 f7       	brne	.-24     	; 0x6bc <read_highscore_list+0x68>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
     6d4:	df 91       	pop	r29
     6d6:	cf 91       	pop	r28
     6d8:	1f 91       	pop	r17
     6da:	0f 91       	pop	r16
     6dc:	ff 90       	pop	r15
     6de:	ef 90       	pop	r14
     6e0:	df 90       	pop	r13
     6e2:	cf 90       	pop	r12
     6e4:	bf 90       	pop	r11
     6e6:	af 90       	pop	r10
     6e8:	08 95       	ret

000006ea <MCP2515_reset>:
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
}

void MCP2515_reset(void){
	SPI_activate_SS();
     6ea:	0e 94 7b 07 	call	0xef6	; 0xef6 <SPI_activate_SS>
	SPI_read_write(MCP_RESET);
     6ee:	80 ec       	ldi	r24, 0xC0	; 192
     6f0:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_deactivate_SS();
     6f4:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
     6f8:	08 95       	ret

000006fa <MCP2515_init>:
#include "MCP2515.h"
#include "MCP2515_driver.h"
#include <string.h>

void MCP2515_init(void){
	SPI_init_ps2();
     6fa:	0e 94 85 07 	call	0xf0a	; 0xf0a <SPI_init_ps2>
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
     6fe:	0e 94 75 03 	call	0x6ea	; 0x6ea <MCP2515_reset>
     702:	08 95       	ret

00000704 <MCP2515_read>:
	SPI_activate_SS();
	SPI_read_write(MCP_RESET);
	SPI_deactivate_SS();
}

uint8_t MCP2515_read(uint8_t address){
     704:	cf 93       	push	r28
     706:	c8 2f       	mov	r28, r24
	uint8_t data;
	SPI_activate_SS();
     708:	0e 94 7b 07 	call	0xef6	; 0xef6 <SPI_activate_SS>
	SPI_read_write(MCP_READ);
     70c:	83 e0       	ldi	r24, 0x03	; 3
     70e:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(address);
     712:	8c 2f       	mov	r24, r28
     714:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	data = SPI_read_write(0x00);
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
     71e:	c8 2f       	mov	r28, r24
	SPI_deactivate_SS();
     720:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
	return data;
}
     724:	8c 2f       	mov	r24, r28
     726:	cf 91       	pop	r28
     728:	08 95       	ret

0000072a <MCP2515_write>:

void MCP2515_write(uint8_t address, char data){
     72a:	cf 93       	push	r28
     72c:	df 93       	push	r29
     72e:	d8 2f       	mov	r29, r24
     730:	c6 2f       	mov	r28, r22
	SPI_activate_SS();
     732:	0e 94 7b 07 	call	0xef6	; 0xef6 <SPI_activate_SS>
	SPI_read_write(MCP_WRITE);
     736:	82 e0       	ldi	r24, 0x02	; 2
     738:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(address);
     73c:	8d 2f       	mov	r24, r29
     73e:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(data);
     742:	8c 2f       	mov	r24, r28
     744:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_deactivate_SS();
     748:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
}
     74c:	df 91       	pop	r29
     74e:	cf 91       	pop	r28
     750:	08 95       	ret

00000752 <MCP2515_request_to_send>:

 void MCP2515_request_to_send(uint8_t command){
     752:	cf 93       	push	r28
     754:	c8 2f       	mov	r28, r24
	SPI_activate_SS();
     756:	0e 94 7b 07 	call	0xef6	; 0xef6 <SPI_activate_SS>
	if (command <= 7){
     75a:	c8 30       	cpi	r28, 0x08	; 8
     75c:	28 f4       	brcc	.+10     	; 0x768 <MCP2515_request_to_send+0x16>
		SPI_read_write(MCP_RTS | command);
     75e:	8c 2f       	mov	r24, r28
     760:	80 68       	ori	r24, 0x80	; 128
     762:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
     766:	03 c0       	rjmp	.+6      	; 0x76e <MCP2515_request_to_send+0x1c>
	}
	else{
		SPI_read_write(MCP_RTS);
     768:	80 e8       	ldi	r24, 0x80	; 128
     76a:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	}
	SPI_deactivate_SS();
     76e:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
}
     772:	cf 91       	pop	r28
     774:	08 95       	ret

00000776 <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     776:	1f 93       	push	r17
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	18 2f       	mov	r17, r24
     77e:	d6 2f       	mov	r29, r22
     780:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     782:	0e 94 7b 07 	call	0xef6	; 0xef6 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     786:	85 e0       	ldi	r24, 0x05	; 5
     788:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(address);
     78c:	81 2f       	mov	r24, r17
     78e:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(mask_byte);
     792:	8d 2f       	mov	r24, r29
     794:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_read_write(data_byte);
     798:	8c 2f       	mov	r24, r28
     79a:	0e 94 6e 07 	call	0xedc	; 0xedc <SPI_read_write>
	SPI_deactivate_SS();
     79e:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
     7a2:	df 91       	pop	r29
     7a4:	cf 91       	pop	r28
     7a6:	1f 91       	pop	r17
     7a8:	08 95       	ret

000007aa <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
     7aa:	5d 9b       	sbis	0x0b, 5	; 11
     7ac:	fe cf       	rjmp	.-4      	; 0x7aa <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     7ae:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
     7b0:	80 e0       	ldi	r24, 0x00	; 0
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	08 95       	ret

000007b6 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     7b6:	5f 9b       	sbis	0x0b, 7	; 11
     7b8:	fe cf       	rjmp	.-4      	; 0x7b6 <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
     7ba:	8c b1       	in	r24, 0x0c	; 12
}
     7bc:	08 95       	ret

000007be <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     7be:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     7c0:	88 e1       	ldi	r24, 0x18	; 24
     7c2:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     7c4:	6b ed       	ldi	r22, 0xDB	; 219
     7c6:	73 e0       	ldi	r23, 0x03	; 3
     7c8:	85 ed       	ldi	r24, 0xD5	; 213
     7ca:	93 e0       	ldi	r25, 0x03	; 3
     7cc:	0e 94 0d 09 	call	0x121a	; 0x121a <fdevopen>
     7d0:	90 93 5a 02 	sts	0x025A, r25
     7d4:	80 93 59 02 	sts	0x0259, r24
	
	return 0; 
}
     7d8:	80 e0       	ldi	r24, 0x00	; 0
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	08 95       	ret

000007de <menu_sram_update>:
	}
	print_selection_sign(page);
	
}*/

void menu_sram_update(menu* menu_node, int selector_pos){
     7de:	ef 92       	push	r14
     7e0:	ff 92       	push	r15
     7e2:	0f 93       	push	r16
     7e4:	1f 93       	push	r17
     7e6:	cf 93       	push	r28
     7e8:	df 93       	push	r29
     7ea:	8c 01       	movw	r16, r24
     7ec:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
     7ee:	0e 94 95 05 	call	0xb2a	; 0xb2a <oled_sram_reset>
	
	menu* current = menu_node->child;
     7f2:	f8 01       	movw	r30, r16
     7f4:	c6 81       	ldd	r28, Z+6	; 0x06
     7f6:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
     7f8:	40 e0       	ldi	r20, 0x00	; 0
     7fa:	50 e0       	ldi	r21, 0x00	; 0
     7fc:	60 e0       	ldi	r22, 0x00	; 0
     7fe:	70 e0       	ldi	r23, 0x00	; 0
     800:	80 81       	ld	r24, Z
     802:	91 81       	ldd	r25, Z+1	; 0x01
     804:	0e 94 11 06 	call	0xc22	; 0xc22 <oled_sram_string>
	
	page = 1;
	col = 2;
	while(current != NULL){
     808:	20 97       	sbiw	r28, 0x00	; 0
     80a:	81 f0       	breq	.+32     	; 0x82c <menu_sram_update+0x4e>
	
	menu* current = menu_node->child;
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
     80c:	01 e0       	ldi	r16, 0x01	; 1
     80e:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
     810:	42 e0       	ldi	r20, 0x02	; 2
     812:	50 e0       	ldi	r21, 0x00	; 0
     814:	b8 01       	movw	r22, r16
     816:	88 81       	ld	r24, Y
     818:	99 81       	ldd	r25, Y+1	; 0x01
     81a:	0e 94 11 06 	call	0xc22	; 0xc22 <oled_sram_string>
		current = current->next_sibling;
     81e:	0a 80       	ldd	r0, Y+2	; 0x02
     820:	db 81       	ldd	r29, Y+3	; 0x03
     822:	c0 2d       	mov	r28, r0
		page++;
     824:	0f 5f       	subi	r16, 0xFF	; 255
     826:	1f 4f       	sbci	r17, 0xFF	; 255
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
	col = 2;
	while(current != NULL){
     828:	20 97       	sbiw	r28, 0x00	; 0
     82a:	91 f7       	brne	.-28     	; 0x810 <menu_sram_update+0x32>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos, 0);
     82c:	40 e0       	ldi	r20, 0x00	; 0
     82e:	50 e0       	ldi	r21, 0x00	; 0
     830:	b7 01       	movw	r22, r14
     832:	8a e2       	ldi	r24, 0x2A	; 42
     834:	0e 94 55 06 	call	0xcaa	; 0xcaa <oled_sram_char>
	
}
     838:	df 91       	pop	r29
     83a:	cf 91       	pop	r28
     83c:	1f 91       	pop	r17
     83e:	0f 91       	pop	r16
     840:	ff 90       	pop	r15
     842:	ef 90       	pop	r14
     844:	08 95       	ret

00000846 <create_menu>:


menu* create_menu(char* new_name){
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
     84a:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
     84c:	8c e0       	ldi	r24, 0x0C	; 12
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	0e 94 e6 07 	call	0xfcc	; 0xfcc <malloc>
     854:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
     856:	00 97       	sbiw	r24, 0x00	; 0
     858:	41 f4       	brne	.+16     	; 0x86a <create_menu+0x24>
		printf("Out of mem\n");
     85a:	8e ea       	ldi	r24, 0xAE	; 174
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	0e 94 58 09 	call	0x12b0	; 0x12b0 <puts>
		exit(1);
     862:	81 e0       	ldi	r24, 0x01	; 1
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	0e 94 a8 09 	call	0x1350	; 0x1350 <_exit>
	}
	
	new_menu->name = new_name;
     86a:	d1 83       	std	Z+1, r29	; 0x01
     86c:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
     86e:	13 82       	std	Z+3, r1	; 0x03
     870:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
     872:	15 82       	std	Z+5, r1	; 0x05
     874:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
     876:	11 86       	std	Z+9, r1	; 0x09
     878:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
     87a:	17 82       	std	Z+7, r1	; 0x07
     87c:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
     87e:	13 86       	std	Z+11, r1	; 0x0b
     880:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
     888:	dc 01       	movw	r26, r24
     88a:	16 96       	adiw	r26, 0x06	; 6
     88c:	ed 91       	ld	r30, X+
     88e:	fc 91       	ld	r31, X
     890:	17 97       	sbiw	r26, 0x07	; 7
     892:	30 97       	sbiw	r30, 0x00	; 0
     894:	29 f4       	brne	.+10     	; 0x8a0 <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
     896:	17 96       	adiw	r26, 0x07	; 7
     898:	7c 93       	st	X, r23
     89a:	6e 93       	st	-X, r22
     89c:	16 97       	sbiw	r26, 0x06	; 6
     89e:	0e c0       	rjmp	.+28     	; 0x8bc <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
     8a0:	22 81       	ldd	r18, Z+2	; 0x02
     8a2:	33 81       	ldd	r19, Z+3	; 0x03
     8a4:	21 15       	cp	r18, r1
     8a6:	31 05       	cpc	r19, r1
     8a8:	11 f0       	breq	.+4      	; 0x8ae <create_submenu+0x26>
			current = current->next_sibling;
     8aa:	f9 01       	movw	r30, r18
     8ac:	f9 cf       	rjmp	.-14     	; 0x8a0 <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
     8ae:	73 83       	std	Z+3, r23	; 0x03
     8b0:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
     8b2:	db 01       	movw	r26, r22
     8b4:	15 96       	adiw	r26, 0x05	; 5
     8b6:	fc 93       	st	X, r31
     8b8:	ee 93       	st	-X, r30
     8ba:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
     8bc:	fc 01       	movw	r30, r24
     8be:	22 85       	ldd	r18, Z+10	; 0x0a
     8c0:	33 85       	ldd	r19, Z+11	; 0x0b
     8c2:	2f 5f       	subi	r18, 0xFF	; 255
     8c4:	3f 4f       	sbci	r19, 0xFF	; 255
     8c6:	33 87       	std	Z+11, r19	; 0x0b
     8c8:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
     8ca:	db 01       	movw	r26, r22
     8cc:	19 96       	adiw	r26, 0x09	; 9
     8ce:	9c 93       	st	X, r25
     8d0:	8e 93       	st	-X, r24
     8d2:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
     8d4:	08 95       	ret

000008d6 <menu_setup>:


extern states current_state; 


void menu_setup(void){
     8d6:	2f 92       	push	r2
     8d8:	3f 92       	push	r3
     8da:	4f 92       	push	r4
     8dc:	5f 92       	push	r5
     8de:	6f 92       	push	r6
     8e0:	7f 92       	push	r7
     8e2:	8f 92       	push	r8
     8e4:	9f 92       	push	r9
     8e6:	af 92       	push	r10
     8e8:	bf 92       	push	r11
     8ea:	cf 92       	push	r12
     8ec:	df 92       	push	r13
     8ee:	ef 92       	push	r14
     8f0:	ff 92       	push	r15
     8f2:	0f 93       	push	r16
     8f4:	1f 93       	push	r17
     8f6:	cf 93       	push	r28
     8f8:	df 93       	push	r29
     8fa:	00 d0       	rcall	.+0      	; 0x8fc <menu_setup+0x26>
     8fc:	00 d0       	rcall	.+0      	; 0x8fe <menu_setup+0x28>
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
	menu* menu_front_page = create_menu("JAJ PINGPONG");
     902:	89 eb       	ldi	r24, 0xB9	; 185
     904:	91 e0       	ldi	r25, 0x01	; 1
     906:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     90a:	6c 01       	movw	r12, r24
	display_menu = menu_front_page;
     90c:	90 93 5c 02 	sts	0x025C, r25
     910:	80 93 5b 02 	sts	0x025B, r24

	menu* sub1 = create_menu("Play game");
     914:	86 ec       	ldi	r24, 0xC6	; 198
     916:	91 e0       	ldi	r25, 0x01	; 1
     918:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     91c:	9c 83       	std	Y+4, r25	; 0x04
     91e:	8b 83       	std	Y+3, r24	; 0x03
	menu* sub2 = create_menu("Highscore");
     920:	80 ed       	ldi	r24, 0xD0	; 208
     922:	91 e0       	ldi	r25, 0x01	; 1
     924:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     928:	7c 01       	movw	r14, r24
	menu* subsub1 = create_menu("Easy");
     92a:	8a ed       	ldi	r24, 0xDA	; 218
     92c:	91 e0       	ldi	r25, 0x01	; 1
     92e:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     932:	5c 01       	movw	r10, r24
	menu* subsub2 = create_menu("Medium");
     934:	8f ed       	ldi	r24, 0xDF	; 223
     936:	91 e0       	ldi	r25, 0x01	; 1
     938:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     93c:	4c 01       	movw	r8, r24
	menu* subsub3 = create_menu("Hard");
     93e:	86 ee       	ldi	r24, 0xE6	; 230
     940:	91 e0       	ldi	r25, 0x01	; 1
     942:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     946:	3c 01       	movw	r6, r24
	menu* subsub4 = create_menu("View");
     948:	8b ee       	ldi	r24, 0xEB	; 235
     94a:	91 e0       	ldi	r25, 0x01	; 1
     94c:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     950:	2c 01       	movw	r4, r24
	menu* subsub5 = create_menu("Reset");
     952:	80 ef       	ldi	r24, 0xF0	; 240
     954:	91 e0       	ldi	r25, 0x01	; 1
     956:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     95a:	8c 01       	movw	r16, r24
	menu* subsubsub1 = create_menu("YES");
     95c:	86 ef       	ldi	r24, 0xF6	; 246
     95e:	91 e0       	ldi	r25, 0x01	; 1
     960:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     964:	1c 01       	movw	r2, r24
	menu* subsubsub2 = create_menu("NO");
     966:	8a ef       	ldi	r24, 0xFA	; 250
     968:	91 e0       	ldi	r25, 0x01	; 1
     96a:	0e 94 23 04 	call	0x846	; 0x846 <create_menu>
     96e:	9a 83       	std	Y+2, r25	; 0x02
     970:	89 83       	std	Y+1, r24	; 0x01
	
	
	create_submenu(menu_front_page, sub1);
     972:	6b 81       	ldd	r22, Y+3	; 0x03
     974:	7c 81       	ldd	r23, Y+4	; 0x04
     976:	c6 01       	movw	r24, r12
     978:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(menu_front_page, sub2);
     97c:	b7 01       	movw	r22, r14
     97e:	c6 01       	movw	r24, r12
     980:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(sub1, subsub1);
     984:	b5 01       	movw	r22, r10
     986:	8b 81       	ldd	r24, Y+3	; 0x03
     988:	9c 81       	ldd	r25, Y+4	; 0x04
     98a:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(sub1, subsub2);
     98e:	b4 01       	movw	r22, r8
     990:	8b 81       	ldd	r24, Y+3	; 0x03
     992:	9c 81       	ldd	r25, Y+4	; 0x04
     994:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(sub1, subsub3);
     998:	b3 01       	movw	r22, r6
     99a:	8b 81       	ldd	r24, Y+3	; 0x03
     99c:	9c 81       	ldd	r25, Y+4	; 0x04
     99e:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(sub2, subsub4);
     9a2:	b2 01       	movw	r22, r4
     9a4:	c7 01       	movw	r24, r14
     9a6:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(sub2, subsub5);
     9aa:	b8 01       	movw	r22, r16
     9ac:	c7 01       	movw	r24, r14
     9ae:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(subsub5, subsubsub1);
     9b2:	b1 01       	movw	r22, r2
     9b4:	c8 01       	movw	r24, r16
     9b6:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	create_submenu(subsub5, subsubsub2);
     9ba:	69 81       	ldd	r22, Y+1	; 0x01
     9bc:	7a 81       	ldd	r23, Y+2	; 0x02
     9be:	c8 01       	movw	r24, r16
     9c0:	0e 94 44 04 	call	0x888	; 0x888 <create_submenu>
	
	oled_reset();
     9c4:	0e 94 d5 05 	call	0xbaa	; 0xbaa <oled_reset>
	menu_sram_update(display_menu, current_page);
     9c8:	60 91 1a 01 	lds	r22, 0x011A
     9cc:	70 91 1b 01 	lds	r23, 0x011B
     9d0:	80 91 5b 02 	lds	r24, 0x025B
     9d4:	90 91 5c 02 	lds	r25, 0x025C
     9d8:	0e 94 ef 03 	call	0x7de	; 0x7de <menu_sram_update>
	oled_update();
     9dc:	0e 94 73 06 	call	0xce6	; 0xce6 <oled_update>
	current_menu = display_menu->child;
     9e0:	e0 91 5b 02 	lds	r30, 0x025B
     9e4:	f0 91 5c 02 	lds	r31, 0x025C
     9e8:	86 81       	ldd	r24, Z+6	; 0x06
     9ea:	97 81       	ldd	r25, Z+7	; 0x07
     9ec:	90 93 2e 02 	sts	0x022E, r25
     9f0:	80 93 2d 02 	sts	0x022D, r24
}
     9f4:	0f 90       	pop	r0
     9f6:	0f 90       	pop	r0
     9f8:	0f 90       	pop	r0
     9fa:	0f 90       	pop	r0
     9fc:	df 91       	pop	r29
     9fe:	cf 91       	pop	r28
     a00:	1f 91       	pop	r17
     a02:	0f 91       	pop	r16
     a04:	ff 90       	pop	r15
     a06:	ef 90       	pop	r14
     a08:	df 90       	pop	r13
     a0a:	cf 90       	pop	r12
     a0c:	bf 90       	pop	r11
     a0e:	af 90       	pop	r10
     a10:	9f 90       	pop	r9
     a12:	8f 90       	pop	r8
     a14:	7f 90       	pop	r7
     a16:	6f 90       	pop	r6
     a18:	5f 90       	pop	r5
     a1a:	4f 90       	pop	r4
     a1c:	3f 90       	pop	r3
     a1e:	2f 90       	pop	r2
     a20:	08 95       	ret

00000a22 <oled_init>:
static uint8_t current_page, current_col;


void oled_init(){
	//  display  off
	*OLED_c = 0xae;
     a22:	e0 91 20 01 	lds	r30, 0x0120
     a26:	f0 91 21 01 	lds	r31, 0x0121
     a2a:	8e ea       	ldi	r24, 0xAE	; 174
     a2c:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
     a2e:	e0 91 20 01 	lds	r30, 0x0120
     a32:	f0 91 21 01 	lds	r31, 0x0121
     a36:	81 ea       	ldi	r24, 0xA1	; 161
     a38:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
     a3a:	e0 91 20 01 	lds	r30, 0x0120
     a3e:	f0 91 21 01 	lds	r31, 0x0121
     a42:	8a ed       	ldi	r24, 0xDA	; 218
     a44:	80 83       	st	Z, r24
	*OLED_c = 0x12;
     a46:	e0 91 20 01 	lds	r30, 0x0120
     a4a:	f0 91 21 01 	lds	r31, 0x0121
     a4e:	82 e1       	ldi	r24, 0x12	; 18
     a50:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
     a52:	e0 91 20 01 	lds	r30, 0x0120
     a56:	f0 91 21 01 	lds	r31, 0x0121
     a5a:	88 ec       	ldi	r24, 0xC8	; 200
     a5c:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
     a5e:	e0 91 20 01 	lds	r30, 0x0120
     a62:	f0 91 21 01 	lds	r31, 0x0121
     a66:	88 ea       	ldi	r24, 0xA8	; 168
     a68:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
     a6a:	e0 91 20 01 	lds	r30, 0x0120
     a6e:	f0 91 21 01 	lds	r31, 0x0121
     a72:	8f e3       	ldi	r24, 0x3F	; 63
     a74:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
     a76:	e0 91 20 01 	lds	r30, 0x0120
     a7a:	f0 91 21 01 	lds	r31, 0x0121
     a7e:	85 ed       	ldi	r24, 0xD5	; 213
     a80:	80 83       	st	Z, r24
	*OLED_c = 0x80;
     a82:	e0 91 20 01 	lds	r30, 0x0120
     a86:	f0 91 21 01 	lds	r31, 0x0121
     a8a:	80 e8       	ldi	r24, 0x80	; 128
     a8c:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
     a8e:	e0 91 20 01 	lds	r30, 0x0120
     a92:	f0 91 21 01 	lds	r31, 0x0121
     a96:	81 e8       	ldi	r24, 0x81	; 129
     a98:	80 83       	st	Z, r24
	*OLED_c = 0x50;
     a9a:	e0 91 20 01 	lds	r30, 0x0120
     a9e:	f0 91 21 01 	lds	r31, 0x0121
     aa2:	80 e5       	ldi	r24, 0x50	; 80
     aa4:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
     aa6:	e0 91 20 01 	lds	r30, 0x0120
     aaa:	f0 91 21 01 	lds	r31, 0x0121
     aae:	89 ed       	ldi	r24, 0xD9	; 217
     ab0:	80 83       	st	Z, r24
	*OLED_c = 0x21;
     ab2:	e0 91 20 01 	lds	r30, 0x0120
     ab6:	f0 91 21 01 	lds	r31, 0x0121
     aba:	81 e2       	ldi	r24, 0x21	; 33
     abc:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
     abe:	e0 91 20 01 	lds	r30, 0x0120
     ac2:	f0 91 21 01 	lds	r31, 0x0121
     ac6:	80 e2       	ldi	r24, 0x20	; 32
     ac8:	80 83       	st	Z, r24
	*OLED_c = 0x02;
     aca:	e0 91 20 01 	lds	r30, 0x0120
     ace:	f0 91 21 01 	lds	r31, 0x0121
     ad2:	82 e0       	ldi	r24, 0x02	; 2
     ad4:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
     ad6:	e0 91 20 01 	lds	r30, 0x0120
     ada:	f0 91 21 01 	lds	r31, 0x0121
     ade:	8b ed       	ldi	r24, 0xDB	; 219
     ae0:	80 83       	st	Z, r24
	*OLED_c = 0x30;
     ae2:	e0 91 20 01 	lds	r30, 0x0120
     ae6:	f0 91 21 01 	lds	r31, 0x0121
     aea:	80 e3       	ldi	r24, 0x30	; 48
     aec:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
     aee:	e0 91 20 01 	lds	r30, 0x0120
     af2:	f0 91 21 01 	lds	r31, 0x0121
     af6:	8d ea       	ldi	r24, 0xAD	; 173
     af8:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
     afa:	e0 91 20 01 	lds	r30, 0x0120
     afe:	f0 91 21 01 	lds	r31, 0x0121
     b02:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
     b04:	e0 91 20 01 	lds	r30, 0x0120
     b08:	f0 91 21 01 	lds	r31, 0x0121
     b0c:	84 ea       	ldi	r24, 0xA4	; 164
     b0e:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
     b10:	e0 91 20 01 	lds	r30, 0x0120
     b14:	f0 91 21 01 	lds	r31, 0x0121
     b18:	86 ea       	ldi	r24, 0xA6	; 166
     b1a:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
     b1c:	e0 91 20 01 	lds	r30, 0x0120
     b20:	f0 91 21 01 	lds	r31, 0x0121
     b24:	8f ea       	ldi	r24, 0xAF	; 175
     b26:	80 83       	st	Z, r24
     b28:	08 95       	ret

00000b2a <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     b2a:	80 e0       	ldi	r24, 0x00	; 0
     b2c:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
     b2e:	20 e2       	ldi	r18, 0x20	; 32
     b30:	e0 91 1c 01 	lds	r30, 0x011C
     b34:	f0 91 1d 01 	lds	r31, 0x011D
     b38:	e8 0f       	add	r30, r24
     b3a:	f9 1f       	adc	r31, r25
     b3c:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     b3e:	01 96       	adiw	r24, 0x01	; 1
     b40:	81 15       	cp	r24, r1
     b42:	34 e0       	ldi	r19, 0x04	; 4
     b44:	93 07       	cpc	r25, r19
     b46:	a1 f7       	brne	.-24     	; 0xb30 <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
     b48:	08 95       	ret

00000b4a <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
     b4a:	e0 91 20 01 	lds	r30, 0x0120
     b4e:	f0 91 21 01 	lds	r31, 0x0121
     b52:	98 2f       	mov	r25, r24
     b54:	90 6b       	ori	r25, 0xB0	; 176
     b56:	90 83       	st	Z, r25
	current_page = page;
     b58:	80 93 30 02 	sts	0x0230, r24
     b5c:	08 95       	ret

00000b5e <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 frste bitsene
     b5e:	e0 91 20 01 	lds	r30, 0x0120
     b62:	f0 91 21 01 	lds	r31, 0x0121
     b66:	28 2f       	mov	r18, r24
     b68:	2f 70       	andi	r18, 0x0F	; 15
     b6a:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
     b6c:	e0 91 20 01 	lds	r30, 0x0120
     b70:	f0 91 21 01 	lds	r31, 0x0121
     b74:	9c 01       	movw	r18, r24
     b76:	20 7f       	andi	r18, 0xF0	; 240
     b78:	33 27       	eor	r19, r19
     b7a:	35 95       	asr	r19
     b7c:	27 95       	ror	r18
     b7e:	35 95       	asr	r19
     b80:	27 95       	ror	r18
     b82:	35 95       	asr	r19
     b84:	27 95       	ror	r18
     b86:	35 95       	asr	r19
     b88:	27 95       	ror	r18
     b8a:	20 61       	ori	r18, 0x10	; 16
     b8c:	20 83       	st	Z, r18
	current_col = column;
     b8e:	80 93 2f 02 	sts	0x022F, r24
     b92:	08 95       	ret

00000b94 <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
     b94:	cf 93       	push	r28
     b96:	df 93       	push	r29
     b98:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     b9a:	0e 94 a5 05 	call	0xb4a	; 0xb4a <oled_goto_page>
	oled_goto_column(column);
     b9e:	ce 01       	movw	r24, r28
     ba0:	0e 94 af 05 	call	0xb5e	; 0xb5e <oled_goto_column>
}
     ba4:	df 91       	pop	r29
     ba6:	cf 91       	pop	r28
     ba8:	08 95       	ret

00000baa <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
     baa:	0f 93       	push	r16
     bac:	1f 93       	push	r17
     bae:	cf 93       	push	r28
     bb0:	df 93       	push	r29
     bb2:	c0 e0       	ldi	r28, 0x00	; 0
     bb4:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
     bb6:	00 e8       	ldi	r16, 0x80	; 128
     bb8:	10 e0       	ldi	r17, 0x00	; 0
     bba:	60 e0       	ldi	r22, 0x00	; 0
     bbc:	70 e0       	ldi	r23, 0x00	; 0
     bbe:	ce 01       	movw	r24, r28
     bc0:	0e 94 ca 05 	call	0xb94	; 0xb94 <oled_pos>
     bc4:	20 2f       	mov	r18, r16
     bc6:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
     bc8:	e0 91 1e 01 	lds	r30, 0x011E
     bcc:	f0 91 1f 01 	lds	r31, 0x011F
     bd0:	10 82       	st	Z, r1
     bd2:	21 50       	subi	r18, 0x01	; 1
     bd4:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
     bd6:	21 15       	cp	r18, r1
     bd8:	31 05       	cpc	r19, r1
     bda:	b1 f7       	brne	.-20     	; 0xbc8 <oled_reset+0x1e>
     bdc:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
     bde:	c8 30       	cpi	r28, 0x08	; 8
     be0:	d1 05       	cpc	r29, r1
     be2:	59 f7       	brne	.-42     	; 0xbba <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
     be4:	df 91       	pop	r29
     be6:	cf 91       	pop	r28
     be8:	1f 91       	pop	r17
     bea:	0f 91       	pop	r16
     bec:	08 95       	ret

00000bee <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
     bee:	60 e0       	ldi	r22, 0x00	; 0
     bf0:	70 e0       	ldi	r23, 0x00	; 0
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	0e 94 ca 05 	call	0xb94	; 0xb94 <oled_pos>
     bfa:	08 95       	ret

00000bfc <oled_print_char>:
	for (uint16_t i = 0 ; i < 128; i++){
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
     bfc:	28 e0       	ldi	r18, 0x08	; 8
     bfe:	82 9f       	mul	r24, r18
     c00:	c0 01       	movw	r24, r0
     c02:	11 24       	eor	r1, r1
     c04:	fc 01       	movw	r30, r24
     c06:	e0 59       	subi	r30, 0x90	; 144
     c08:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     c0a:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
     c0c:	a0 91 1e 01 	lds	r26, 0x011E
     c10:	b0 91 1f 01 	lds	r27, 0x011F
     c14:	94 91       	lpm	r25, Z
     c16:	9c 93       	st	X, r25
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     c18:	8f 5f       	subi	r24, 0xFF	; 255
     c1a:	31 96       	adiw	r30, 0x01	; 1
     c1c:	88 30       	cpi	r24, 0x08	; 8
     c1e:	b1 f7       	brne	.-20     	; 0xc0c <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
     c20:	08 95       	ret

00000c22 <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
     c22:	0f 93       	push	r16
     c24:	1f 93       	push	r17
     c26:	cf 93       	push	r28
     c28:	df 93       	push	r29
     c2a:	dc 01       	movw	r26, r24
	int col = start_col;
     c2c:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     c2e:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
     c30:	14 2f       	mov	r17, r20
     c32:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     c34:	29 c0       	rjmp	.+82     	; 0xc88 <oled_sram_string+0x66>
		if (i+start_col == 16){
     c36:	fa 01       	movw	r30, r20
     c38:	ec 0f       	add	r30, r28
     c3a:	f1 1d       	adc	r31, r1
     c3c:	70 97       	sbiw	r30, 0x10	; 16
     c3e:	71 f4       	brne	.+28     	; 0xc5c <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
     c40:	6f 5f       	subi	r22, 0xFF	; 255
     c42:	7f 4f       	sbci	r23, 0xFF	; 255
     c44:	67 70       	andi	r22, 0x07	; 7
     c46:	70 78       	andi	r23, 0x80	; 128
     c48:	77 23       	and	r23, r23
     c4a:	34 f4       	brge	.+12     	; 0xc58 <oled_sram_string+0x36>
     c4c:	61 50       	subi	r22, 0x01	; 1
     c4e:	71 09       	sbc	r23, r1
     c50:	68 6f       	ori	r22, 0xF8	; 248
     c52:	7f 6f       	ori	r23, 0xFF	; 255
     c54:	6f 5f       	subi	r22, 0xFF	; 255
     c56:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
     c58:	21 2f       	mov	r18, r17
     c5a:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
     c5c:	fd 01       	movw	r30, r26
     c5e:	e8 0f       	add	r30, r24
     c60:	f9 1f       	adc	r31, r25
     c62:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     c64:	fb 01       	movw	r30, r22
     c66:	f6 95       	lsr	r31
     c68:	fe 2f       	mov	r31, r30
     c6a:	ee 27       	eor	r30, r30
     c6c:	f7 95       	ror	r31
     c6e:	e7 95       	ror	r30
     c70:	e2 0f       	add	r30, r18
     c72:	f3 1f       	adc	r31, r19
     c74:	80 91 1c 01 	lds	r24, 0x011C
     c78:	90 91 1d 01 	lds	r25, 0x011D
     c7c:	e8 0f       	add	r30, r24
     c7e:	f9 1f       	adc	r31, r25
     c80:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
     c82:	2f 5f       	subi	r18, 0xFF	; 255
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     c86:	cf 5f       	subi	r28, 0xFF	; 255
     c88:	8c 2f       	mov	r24, r28
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	fd 01       	movw	r30, r26
     c8e:	01 90       	ld	r0, Z+
     c90:	00 20       	and	r0, r0
     c92:	e9 f7       	brne	.-6      	; 0xc8e <oled_sram_string+0x6c>
     c94:	31 97       	sbiw	r30, 0x01	; 1
     c96:	ea 1b       	sub	r30, r26
     c98:	fb 0b       	sbc	r31, r27
     c9a:	8e 17       	cp	r24, r30
     c9c:	9f 07       	cpc	r25, r31
     c9e:	58 f2       	brcs	.-106    	; 0xc36 <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
     ca0:	df 91       	pop	r29
     ca2:	cf 91       	pop	r28
     ca4:	1f 91       	pop	r17
     ca6:	0f 91       	pop	r16
     ca8:	08 95       	ret

00000caa <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     caa:	76 95       	lsr	r23
     cac:	76 2f       	mov	r23, r22
     cae:	66 27       	eor	r22, r22
     cb0:	77 95       	ror	r23
     cb2:	67 95       	ror	r22
     cb4:	64 0f       	add	r22, r20
     cb6:	75 1f       	adc	r23, r21
     cb8:	e0 91 1c 01 	lds	r30, 0x011C
     cbc:	f0 91 1d 01 	lds	r31, 0x011D
     cc0:	e6 0f       	add	r30, r22
     cc2:	f7 1f       	adc	r31, r23
     cc4:	80 83       	st	Z, r24
     cc6:	08 95       	ret

00000cc8 <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
     cc8:	96 95       	lsr	r25
     cca:	98 2f       	mov	r25, r24
     ccc:	88 27       	eor	r24, r24
     cce:	97 95       	ror	r25
     cd0:	87 95       	ror	r24
     cd2:	68 0f       	add	r22, r24
     cd4:	79 1f       	adc	r23, r25
     cd6:	e0 91 1c 01 	lds	r30, 0x011C
     cda:	f0 91 1d 01 	lds	r31, 0x011D
     cde:	e6 0f       	add	r30, r22
     ce0:	f7 1f       	adc	r31, r23
     ce2:	80 81       	ld	r24, Z
}
     ce4:	08 95       	ret

00000ce6 <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
     ce6:	0f 93       	push	r16
     ce8:	1f 93       	push	r17
     cea:	cf 93       	push	r28
     cec:	df 93       	push	r29
	oled_reset();
     cee:	0e 94 d5 05 	call	0xbaa	; 0xbaa <oled_reset>
	oled_home();
     cf2:	0e 94 f7 05 	call	0xbee	; 0xbee <oled_home>
	for(int i = 0; i<8; i++){
     cf6:	00 e0       	ldi	r16, 0x00	; 0
     cf8:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
     cfa:	60 e0       	ldi	r22, 0x00	; 0
     cfc:	70 e0       	ldi	r23, 0x00	; 0
     cfe:	c8 01       	movw	r24, r16
     d00:	0e 94 ca 05 	call	0xb94	; 0xb94 <oled_pos>
		for(int j = 0; j < 16; j++){
     d04:	c0 e0       	ldi	r28, 0x00	; 0
     d06:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
     d08:	be 01       	movw	r22, r28
     d0a:	c8 01       	movw	r24, r16
     d0c:	0e 94 64 06 	call	0xcc8	; 0xcc8 <oled_read_SRAM>
     d10:	0e 94 fe 05 	call	0xbfc	; 0xbfc <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
     d14:	21 96       	adiw	r28, 0x01	; 1
     d16:	c0 31       	cpi	r28, 0x10	; 16
     d18:	d1 05       	cpc	r29, r1
     d1a:	b1 f7       	brne	.-20     	; 0xd08 <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
     d1c:	0f 5f       	subi	r16, 0xFF	; 255
     d1e:	1f 4f       	sbci	r17, 0xFF	; 255
     d20:	08 30       	cpi	r16, 0x08	; 8
     d22:	11 05       	cpc	r17, r1
     d24:	51 f7       	brne	.-44     	; 0xcfa <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
     d26:	df 91       	pop	r29
     d28:	cf 91       	pop	r28
     d2a:	1f 91       	pop	r17
     d2c:	0f 91       	pop	r16
     d2e:	08 95       	ret

00000d30 <ps2_poll>:

// The poll command is sent to get the status of each button,
//  and to set the speed of the motors. Can also turn on the
//  small motor
void ps2_poll(uint8_t speed, uint8_t smallmotor)
{
     d30:	cf 93       	push	r28
     d32:	df 93       	push	r29
     d34:	c8 2f       	mov	r28, r24
     d36:	d6 2f       	mov	r29, r22
    uint8_t i = 0;
	set_bit(PORTB, MOSI);
     d38:	c5 9a       	sbi	0x18, 5	; 24
	set_bit(PORTB,SCK);
     d3a:	c7 9a       	sbi	0x18, 7	; 24

    SPI_activate_SS_PS2(); // Attention
     d3c:	0e 94 7f 07 	call	0xefe	; 0xefe <SPI_activate_SS_PS2>

    // Send command main polling
    rx_buffer[0] = SPI_read_write_PS2(0x01); //ID
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d46:	80 93 45 02 	sts	0x0245, r24
    rx_buffer[1] = SPI_read_write_PS2(0x42); 
     d4a:	82 e4       	ldi	r24, 0x42	; 66
     d4c:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d50:	80 93 46 02 	sts	0x0246, r24
    rx_buffer[2] = SPI_read_write_PS2(0x00); //get Data
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d5a:	80 93 47 02 	sts	0x0247, r24
	
    // Motors on/off
    rx_buffer[3] = SPI_read_write_PS2(smallmotor); // 0x01 => small motor on
     d5e:	8d 2f       	mov	r24, r29
     d60:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d64:	80 93 48 02 	sts	0x0248, r24
    rx_buffer[4] = SPI_read_write_PS2(speed);      // Big motor speed
     d68:	8c 2f       	mov	r24, r28
     d6a:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d6e:	80 93 49 02 	sts	0x0249, r24

    // Joystick:
    joy_values.rx = SPI_read_write_PS2(0x00);
     d72:	80 e0       	ldi	r24, 0x00	; 0
     d74:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d78:	80 93 43 02 	sts	0x0243, r24
    joy_values.ry = SPI_read_write_PS2(0x00);
     d7c:	80 e0       	ldi	r24, 0x00	; 0
     d7e:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d82:	80 93 44 02 	sts	0x0244, r24
    joy_values.lx = SPI_read_write_PS2(0x00);
     d86:	80 e0       	ldi	r24, 0x00	; 0
     d88:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d8c:	80 93 41 02 	sts	0x0241, r24
    joy_values.ly = SPI_read_write_PS2(0x00);
     d90:	80 e0       	ldi	r24, 0x00	; 0
     d92:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     d96:	80 93 42 02 	sts	0x0242, r24
     d9a:	8c ec       	ldi	r24, 0xCC	; 204
     d9c:	94 e0       	ldi	r25, 0x04	; 4
     d9e:	01 97       	sbiw	r24, 0x01	; 1
     da0:	f1 f7       	brne	.-4      	; 0xd9e <ps2_poll+0x6e>
     da2:	00 c0       	rjmp	.+0      	; 0xda4 <ps2_poll+0x74>
     da4:	00 00       	nop


	_delay_ms(1);

    SPI_deactivate_SS_PS2(); // Attention off
     da6:	0e 94 82 07 	call	0xf04	; 0xf04 <SPI_deactivate_SS_PS2>
}
     daa:	df 91       	pop	r29
     dac:	cf 91       	pop	r28
     dae:	08 95       	ret

00000db0 <ps2_send_cmd>:

// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
     db0:	cf 92       	push	r12
     db2:	df 92       	push	r13
     db4:	ef 92       	push	r14
     db6:	ff 92       	push	r15
     db8:	0f 93       	push	r16
     dba:	1f 93       	push	r17
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	ec 01       	movw	r28, r24
     dc2:	16 2f       	mov	r17, r22
    uint8_t i = 0;
    SPI_activate_SS_PS2();
     dc4:	0e 94 7f 07 	call	0xefe	; 0xefe <SPI_activate_SS_PS2>
    for(i=0; i<length; i++){
     dc8:	11 23       	and	r17, r17
     dca:	a9 f0       	breq	.+42     	; 0xdf6 <ps2_send_cmd+0x46>
     dcc:	6e 01       	movw	r12, r28
     dce:	7e 01       	movw	r14, r28
     dd0:	8f ef       	ldi	r24, 0xFF	; 255
     dd2:	e8 1a       	sub	r14, r24
     dd4:	f8 0a       	sbc	r15, r24
     dd6:	11 50       	subi	r17, 0x01	; 1
     dd8:	e1 0e       	add	r14, r17
     dda:	f1 1c       	adc	r15, r1
     ddc:	8e 01       	movw	r16, r28
     dde:	0c 19       	sub	r16, r12
     de0:	1d 09       	sbc	r17, r13
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
     de2:	89 91       	ld	r24, Y+
     de4:	0e 94 73 07 	call	0xee6	; 0xee6 <SPI_read_write_PS2>
     de8:	f8 01       	movw	r30, r16
     dea:	eb 5b       	subi	r30, 0xBB	; 187
     dec:	fd 4f       	sbci	r31, 0xFD	; 253
     dee:	80 83       	st	Z, r24
// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
    uint8_t i = 0;
    SPI_activate_SS_PS2();
    for(i=0; i<length; i++){
     df0:	ce 15       	cp	r28, r14
     df2:	df 05       	cpc	r29, r15
     df4:	99 f7       	brne	.-26     	; 0xddc <ps2_send_cmd+0x2c>
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
	}
    SPI_deactivate_SS_PS2();    
     df6:	0e 94 82 07 	call	0xf04	; 0xf04 <SPI_deactivate_SS_PS2>
}
     dfa:	df 91       	pop	r29
     dfc:	cf 91       	pop	r28
     dfe:	1f 91       	pop	r17
     e00:	0f 91       	pop	r16
     e02:	ff 90       	pop	r15
     e04:	ef 90       	pop	r14
     e06:	df 90       	pop	r13
     e08:	cf 90       	pop	r12
     e0a:	08 95       	ret

00000e0c <ps2_configmode>:

// Go into configuration mode to adjust the settings
void ps2_configmode()
{
    ps2_send_cmd(PS2_CONFIGMODE, 5);
     e0c:	65 e0       	ldi	r22, 0x05	; 5
     e0e:	83 e2       	ldi	r24, 0x23	; 35
     e10:	92 e0       	ldi	r25, 0x02	; 2
     e12:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_send_cmd>
     e16:	08 95       	ret

00000e18 <ps2_analogmode>:
}

// Force analog mode to enable pressure values
void ps2_analogmode()
{
    ps2_send_cmd(PS2_ANALOGMODE, 9);
     e18:	69 e0       	ldi	r22, 0x09	; 9
     e1a:	8a e1       	ldi	r24, 0x1A	; 26
     e1c:	92 e0       	ldi	r25, 0x02	; 2
     e1e:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_send_cmd>
     e22:	08 95       	ret

00000e24 <ps2_setupmotor>:
}

// Enable the internal vibration motors
void ps2_setupmotor()
{
    ps2_send_cmd(PS2_SETUPMOTOR, 9);
     e24:	69 e0       	ldi	r22, 0x09	; 9
     e26:	81 e1       	ldi	r24, 0x11	; 17
     e28:	92 e0       	ldi	r25, 0x02	; 2
     e2a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_send_cmd>
     e2e:	08 95       	ret

00000e30 <ps2_returnpres>:
}

// Ask to get the pressure values as well
void ps2_returnpres()
{
    ps2_send_cmd(PS2_RETURNPRES, 9);
     e30:	69 e0       	ldi	r22, 0x09	; 9
     e32:	88 e0       	ldi	r24, 0x08	; 8
     e34:	92 e0       	ldi	r25, 0x02	; 2
     e36:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_send_cmd>
     e3a:	08 95       	ret

00000e3c <ps2_exitconfig>:
}

// Exit configuration mode
void ps2_exitconfig()
{
    ps2_send_cmd(PS2_EXITCONFIG, 9);
     e3c:	69 e0       	ldi	r22, 0x09	; 9
     e3e:	8f ef       	ldi	r24, 0xFF	; 255
     e40:	91 e0       	ldi	r25, 0x01	; 1
     e42:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <ps2_send_cmd>
     e46:	08 95       	ret

00000e48 <ps2_init>:
// Initialize the ps2 controller
void ps2_init()
{
	uint8_t d = 0x00;
	// Attention pin idle high
	SPI_deactivate_SS_PS2();
     e48:	0e 94 82 07 	call	0xf04	; 0xf04 <SPI_deactivate_SS_PS2>
     e4c:	8f ef       	ldi	r24, 0xFF	; 255
     e4e:	9f e2       	ldi	r25, 0x2F	; 47
     e50:	01 97       	sbiw	r24, 0x01	; 1
     e52:	f1 f7       	brne	.-4      	; 0xe50 <ps2_init+0x8>
     e54:	00 c0       	rjmp	.+0      	; 0xe56 <ps2_init+0xe>
     e56:	00 00       	nop
	_delay_ms(10);
	
	// Configure controller to send everything
	ps2_configmode();
     e58:	0e 94 06 07 	call	0xe0c	; 0xe0c <ps2_configmode>
     e5c:	9f ef       	ldi	r25, 0xFF	; 255
     e5e:	2f eb       	ldi	r18, 0xBF	; 191
     e60:	83 e0       	ldi	r24, 0x03	; 3
     e62:	91 50       	subi	r25, 0x01	; 1
     e64:	20 40       	sbci	r18, 0x00	; 0
     e66:	80 40       	sbci	r24, 0x00	; 0
     e68:	e1 f7       	brne	.-8      	; 0xe62 <ps2_init+0x1a>
     e6a:	00 c0       	rjmp	.+0      	; 0xe6c <ps2_init+0x24>
     e6c:	00 00       	nop
	_delay_ms(250);
	ps2_analogmode();
     e6e:	0e 94 0c 07 	call	0xe18	; 0xe18 <ps2_analogmode>
     e72:	9f ef       	ldi	r25, 0xFF	; 255
     e74:	2f eb       	ldi	r18, 0xBF	; 191
     e76:	83 e0       	ldi	r24, 0x03	; 3
     e78:	91 50       	subi	r25, 0x01	; 1
     e7a:	20 40       	sbci	r18, 0x00	; 0
     e7c:	80 40       	sbci	r24, 0x00	; 0
     e7e:	e1 f7       	brne	.-8      	; 0xe78 <ps2_init+0x30>
     e80:	00 c0       	rjmp	.+0      	; 0xe82 <ps2_init+0x3a>
     e82:	00 00       	nop
	_delay_ms(250);
	ps2_setupmotor();
     e84:	0e 94 12 07 	call	0xe24	; 0xe24 <ps2_setupmotor>
     e88:	9f ef       	ldi	r25, 0xFF	; 255
     e8a:	2f eb       	ldi	r18, 0xBF	; 191
     e8c:	83 e0       	ldi	r24, 0x03	; 3
     e8e:	91 50       	subi	r25, 0x01	; 1
     e90:	20 40       	sbci	r18, 0x00	; 0
     e92:	80 40       	sbci	r24, 0x00	; 0
     e94:	e1 f7       	brne	.-8      	; 0xe8e <ps2_init+0x46>
     e96:	00 c0       	rjmp	.+0      	; 0xe98 <ps2_init+0x50>
     e98:	00 00       	nop
	_delay_ms(250);
	ps2_returnpres();
     e9a:	0e 94 18 07 	call	0xe30	; 0xe30 <ps2_returnpres>
     e9e:	9f ef       	ldi	r25, 0xFF	; 255
     ea0:	2f eb       	ldi	r18, 0xBF	; 191
     ea2:	83 e0       	ldi	r24, 0x03	; 3
     ea4:	91 50       	subi	r25, 0x01	; 1
     ea6:	20 40       	sbci	r18, 0x00	; 0
     ea8:	80 40       	sbci	r24, 0x00	; 0
     eaa:	e1 f7       	brne	.-8      	; 0xea4 <ps2_init+0x5c>
     eac:	00 c0       	rjmp	.+0      	; 0xeae <ps2_init+0x66>
     eae:	00 00       	nop
	_delay_ms(250);
	ps2_exitconfig();
     eb0:	0e 94 1e 07 	call	0xe3c	; 0xe3c <ps2_exitconfig>
	
	SPI_activate_SS_PS2();
     eb4:	0e 94 7f 07 	call	0xefe	; 0xefe <SPI_activate_SS_PS2>
     eb8:	08 95       	ret

00000eba <ps2_R2_pushed>:
}


int ps2_R2_pushed(void){
	//Returns 1 if R2 is pushed
	return !((rx_buffer[4] & R2_BUTTON_MASK) == 2);
     eba:	80 91 49 02 	lds	r24, 0x0249
     ebe:	86 95       	lsr	r24
     ec0:	91 e0       	ldi	r25, 0x01	; 1
     ec2:	89 27       	eor	r24, r25
}
     ec4:	81 70       	andi	r24, 0x01	; 1
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	08 95       	ret

00000eca <ps2_joystick_values>:

ps2 ps2_joystick_values(void){
	return joy_values;
     eca:	60 91 41 02 	lds	r22, 0x0241
     ece:	70 91 42 02 	lds	r23, 0x0242
     ed2:	80 91 43 02 	lds	r24, 0x0243
     ed6:	90 91 44 02 	lds	r25, 0x0244
}
     eda:	08 95       	ret

00000edc <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     edc:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     ede:	77 9b       	sbis	0x0e, 7	; 14
     ee0:	fe cf       	rjmp	.-4      	; 0xede <SPI_read_write+0x2>
	return SPDR;
     ee2:	8f b1       	in	r24, 0x0f	; 15
}
     ee4:	08 95       	ret

00000ee6 <SPI_read_write_PS2>:

uint8_t SPI_read_write_PS2(char cData){
	/* Start transmission */
	SPDR = cData;
     ee6:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set.
     ee8:	77 9b       	sbis	0x0e, 7	; 14
     eea:	fe cf       	rjmp	.-4      	; 0xee8 <SPI_read_write_PS2+0x2>
     eec:	84 ea       	ldi	r24, 0xA4	; 164
     eee:	8a 95       	dec	r24
     ef0:	f1 f7       	brne	.-4      	; 0xeee <SPI_read_write_PS2+0x8>
	_delay_ms(0.1);
	return SPDR;
     ef2:	8f b1       	in	r24, 0x0f	; 15
}
     ef4:	08 95       	ret

00000ef6 <SPI_activate_SS>:


void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     ef6:	c4 98       	cbi	0x18, 4	; 24
     ef8:	08 95       	ret

00000efa <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     efa:	c4 9a       	sbi	0x18, 4	; 24
     efc:	08 95       	ret

00000efe <SPI_activate_SS_PS2>:
}

void SPI_activate_SS_PS2(){
	//Data order LSB transmitted first
	set_bit(SPCR, DORD);
     efe:	6d 9a       	sbi	0x0d, 5	; 13
	
	clr_bit(PORTB, PB3);
     f00:	c3 98       	cbi	0x18, 3	; 24
     f02:	08 95       	ret

00000f04 <SPI_deactivate_SS_PS2>:
}

void SPI_deactivate_SS_PS2(){
	set_bit(PORTB, PB3);
     f04:	c3 9a       	sbi	0x18, 3	; 24
	
	//Data order MSB transmitted first
	clr_bit(SPCR, DORD);
     f06:	6d 98       	cbi	0x0d, 5	; 13
     f08:	08 95       	ret

00000f0a <SPI_init_ps2>:



void SPI_init_ps2(void){
	//SPI enable
	set_bit(SPCR, SPE); 
     f0a:	6e 9a       	sbi	0x0d, 6	; 13
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     f0c:	6c 9a       	sbi	0x0d, 4	; 13
	//Clock frequency to f_OSC/32
	set_bit(SPCR, SPR1);
     f0e:	69 9a       	sbi	0x0d, 1	; 13
	set_bit(SPSR, SPI2X);
     f10:	70 9a       	sbi	0x0e, 0	; 14
	
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     f12:	6b 9a       	sbi	0x0d, 3	; 13
	//Data order LSB transmitted first
	set_bit(SPCR, DORD); 
     f14:	6d 9a       	sbi	0x0d, 5	; 13
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     f16:	6a 9a       	sbi	0x0d, 2	; 13
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     f18:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
     f1a:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);  //til CAN
     f1c:	bc 9a       	sbi	0x17, 4	; 23
	set_bit(DDRB, PB3); //ATT
     f1e:	bb 9a       	sbi	0x17, 3	; 23
	
	
	SPI_deactivate_SS();
     f20:	0e 94 7d 07 	call	0xefa	; 0xefa <SPI_deactivate_SS>
	SPI_deactivate_SS_PS2();
     f24:	0e 94 82 07 	call	0xf04	; 0xf04 <SPI_deactivate_SS_PS2>
     f28:	08 95       	ret

00000f2a <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
     f2a:	85 b7       	in	r24, 0x35	; 53
     f2c:	80 68       	ori	r24, 0x80	; 128
     f2e:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
     f30:	80 b7       	in	r24, 0x30	; 48
     f32:	80 62       	ori	r24, 0x20	; 32
     f34:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
     f36:	85 b7       	in	r24, 0x35	; 53
     f38:	8e 7f       	andi	r24, 0xFE	; 254
     f3a:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
     f3c:	85 b7       	in	r24, 0x35	; 53
     f3e:	82 60       	ori	r24, 0x02	; 2
     f40:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
     f42:	8b b7       	in	r24, 0x3b	; 59
     f44:	80 64       	ori	r24, 0x40	; 64
     f46:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
     f48:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
     f4a:	8f b5       	in	r24, 0x2f	; 47
     f4c:	8d 7f       	andi	r24, 0xFD	; 253
     f4e:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
     f50:	8f b5       	in	r24, 0x2f	; 47
     f52:	8e 7f       	andi	r24, 0xFE	; 254
     f54:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
     f56:	eb e8       	ldi	r30, 0x8B	; 139
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	8d 7f       	andi	r24, 0xFD	; 253
     f5e:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     f60:	80 81       	ld	r24, Z
     f62:	8e 7f       	andi	r24, 0xFE	; 254
     f64:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	set_bit(TCCR1B, CS11);
     f66:	8e b5       	in	r24, 0x2e	; 46
     f68:	82 60       	ori	r24, 0x02	; 2
     f6a:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
     f6c:	8e b5       	in	r24, 0x2e	; 46
     f6e:	81 60       	ori	r24, 0x01	; 1
     f70:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	set_bit(TCCR3B, CS31);
     f72:	ea e8       	ldi	r30, 0x8A	; 138
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	82 60       	ori	r24, 0x02	; 2
     f7a:	80 83       	st	Z, r24
     f7c:	08 95       	ret

00000f7e <main>:


int main(void) {
	
	// Disable global interrupts
	cli();
     f7e:	f8 94       	cli
	UART_init(31);
     f80:	8f e1       	ldi	r24, 0x1F	; 31
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	0e 94 df 03 	call	0x7be	; 0x7be <UART_init>
	register_init();
     f88:	0e 94 95 07 	call	0xf2a	; 0xf2a <register_init>
	oled_init();
     f8c:	0e 94 11 05 	call	0xa22	; 0xa22 <oled_init>
	ADC_init();
     f90:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	CAN_init();
     f94:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_init>
	ps2_init();
     f98:	0e 94 24 07 	call	0xe48	; 0xe48 <ps2_init>
	//Enable global interrupts
	sei();
     f9c:	78 94       	sei
	
	/*IKKE FJRN*/
	menu_setup();
     f9e:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <menu_setup>
	read_highscore_list();
     fa2:	0e 94 2a 03 	call	0x654	; 0x654 <read_highscore_list>
	
	
	
	while(1){
		
		ps2_poll(1, 0xFF);
     fa6:	6f ef       	ldi	r22, 0xFF	; 255
     fa8:	81 e0       	ldi	r24, 0x01	; 1
     faa:	0e 94 98 06 	call	0xd30	; 0xd30 <ps2_poll>
     fae:	8f ef       	ldi	r24, 0xFF	; 255
     fb0:	9f e2       	ldi	r25, 0x2F	; 47
     fb2:	01 97       	sbiw	r24, 0x01	; 1
     fb4:	f1 f7       	brne	.-4      	; 0xfb2 <main+0x34>
     fb6:	00 c0       	rjmp	.+0      	; 0xfb8 <main+0x3a>
     fb8:	00 00       	nop
		_delay_ms(10);
		//printf("R2 pushed %d\n", ps2_R2_pushed());
		CAN_send_ps2_controllers();
     fba:	0e 94 a0 02 	call	0x540	; 0x540 <CAN_send_ps2_controllers>
     fbe:	8f ef       	ldi	r24, 0xFF	; 255
     fc0:	9f e2       	ldi	r25, 0x2F	; 47
     fc2:	01 97       	sbiw	r24, 0x01	; 1
     fc4:	f1 f7       	brne	.-4      	; 0xfc2 <main+0x44>
     fc6:	00 c0       	rjmp	.+0      	; 0xfc8 <main+0x4a>
     fc8:	00 00       	nop
     fca:	ed cf       	rjmp	.-38     	; 0xfa6 <main+0x28>

00000fcc <malloc>:
     fcc:	cf 93       	push	r28
     fce:	df 93       	push	r29
     fd0:	82 30       	cpi	r24, 0x02	; 2
     fd2:	91 05       	cpc	r25, r1
     fd4:	10 f4       	brcc	.+4      	; 0xfda <malloc+0xe>
     fd6:	82 e0       	ldi	r24, 0x02	; 2
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	e0 91 5f 02 	lds	r30, 0x025F
     fde:	f0 91 60 02 	lds	r31, 0x0260
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	a0 e0       	ldi	r26, 0x00	; 0
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	30 97       	sbiw	r30, 0x00	; 0
     fec:	39 f1       	breq	.+78     	; 0x103c <malloc+0x70>
     fee:	40 81       	ld	r20, Z
     ff0:	51 81       	ldd	r21, Z+1	; 0x01
     ff2:	48 17       	cp	r20, r24
     ff4:	59 07       	cpc	r21, r25
     ff6:	b8 f0       	brcs	.+46     	; 0x1026 <malloc+0x5a>
     ff8:	48 17       	cp	r20, r24
     ffa:	59 07       	cpc	r21, r25
     ffc:	71 f4       	brne	.+28     	; 0x101a <malloc+0x4e>
     ffe:	82 81       	ldd	r24, Z+2	; 0x02
    1000:	93 81       	ldd	r25, Z+3	; 0x03
    1002:	10 97       	sbiw	r26, 0x00	; 0
    1004:	29 f0       	breq	.+10     	; 0x1010 <malloc+0x44>
    1006:	13 96       	adiw	r26, 0x03	; 3
    1008:	9c 93       	st	X, r25
    100a:	8e 93       	st	-X, r24
    100c:	12 97       	sbiw	r26, 0x02	; 2
    100e:	2c c0       	rjmp	.+88     	; 0x1068 <malloc+0x9c>
    1010:	90 93 60 02 	sts	0x0260, r25
    1014:	80 93 5f 02 	sts	0x025F, r24
    1018:	27 c0       	rjmp	.+78     	; 0x1068 <malloc+0x9c>
    101a:	21 15       	cp	r18, r1
    101c:	31 05       	cpc	r19, r1
    101e:	31 f0       	breq	.+12     	; 0x102c <malloc+0x60>
    1020:	42 17       	cp	r20, r18
    1022:	53 07       	cpc	r21, r19
    1024:	18 f0       	brcs	.+6      	; 0x102c <malloc+0x60>
    1026:	a9 01       	movw	r20, r18
    1028:	db 01       	movw	r26, r22
    102a:	01 c0       	rjmp	.+2      	; 0x102e <malloc+0x62>
    102c:	ef 01       	movw	r28, r30
    102e:	9a 01       	movw	r18, r20
    1030:	bd 01       	movw	r22, r26
    1032:	df 01       	movw	r26, r30
    1034:	02 80       	ldd	r0, Z+2	; 0x02
    1036:	f3 81       	ldd	r31, Z+3	; 0x03
    1038:	e0 2d       	mov	r30, r0
    103a:	d7 cf       	rjmp	.-82     	; 0xfea <malloc+0x1e>
    103c:	21 15       	cp	r18, r1
    103e:	31 05       	cpc	r19, r1
    1040:	f9 f0       	breq	.+62     	; 0x1080 <malloc+0xb4>
    1042:	28 1b       	sub	r18, r24
    1044:	39 0b       	sbc	r19, r25
    1046:	24 30       	cpi	r18, 0x04	; 4
    1048:	31 05       	cpc	r19, r1
    104a:	80 f4       	brcc	.+32     	; 0x106c <malloc+0xa0>
    104c:	8a 81       	ldd	r24, Y+2	; 0x02
    104e:	9b 81       	ldd	r25, Y+3	; 0x03
    1050:	61 15       	cp	r22, r1
    1052:	71 05       	cpc	r23, r1
    1054:	21 f0       	breq	.+8      	; 0x105e <malloc+0x92>
    1056:	fb 01       	movw	r30, r22
    1058:	93 83       	std	Z+3, r25	; 0x03
    105a:	82 83       	std	Z+2, r24	; 0x02
    105c:	04 c0       	rjmp	.+8      	; 0x1066 <malloc+0x9a>
    105e:	90 93 60 02 	sts	0x0260, r25
    1062:	80 93 5f 02 	sts	0x025F, r24
    1066:	fe 01       	movw	r30, r28
    1068:	32 96       	adiw	r30, 0x02	; 2
    106a:	44 c0       	rjmp	.+136    	; 0x10f4 <malloc+0x128>
    106c:	fe 01       	movw	r30, r28
    106e:	e2 0f       	add	r30, r18
    1070:	f3 1f       	adc	r31, r19
    1072:	81 93       	st	Z+, r24
    1074:	91 93       	st	Z+, r25
    1076:	22 50       	subi	r18, 0x02	; 2
    1078:	31 09       	sbc	r19, r1
    107a:	39 83       	std	Y+1, r19	; 0x01
    107c:	28 83       	st	Y, r18
    107e:	3a c0       	rjmp	.+116    	; 0x10f4 <malloc+0x128>
    1080:	20 91 5d 02 	lds	r18, 0x025D
    1084:	30 91 5e 02 	lds	r19, 0x025E
    1088:	23 2b       	or	r18, r19
    108a:	41 f4       	brne	.+16     	; 0x109c <malloc+0xd0>
    108c:	20 91 02 01 	lds	r18, 0x0102
    1090:	30 91 03 01 	lds	r19, 0x0103
    1094:	30 93 5e 02 	sts	0x025E, r19
    1098:	20 93 5d 02 	sts	0x025D, r18
    109c:	20 91 00 01 	lds	r18, 0x0100
    10a0:	30 91 01 01 	lds	r19, 0x0101
    10a4:	21 15       	cp	r18, r1
    10a6:	31 05       	cpc	r19, r1
    10a8:	41 f4       	brne	.+16     	; 0x10ba <malloc+0xee>
    10aa:	2d b7       	in	r18, 0x3d	; 61
    10ac:	3e b7       	in	r19, 0x3e	; 62
    10ae:	40 91 04 01 	lds	r20, 0x0104
    10b2:	50 91 05 01 	lds	r21, 0x0105
    10b6:	24 1b       	sub	r18, r20
    10b8:	35 0b       	sbc	r19, r21
    10ba:	e0 91 5d 02 	lds	r30, 0x025D
    10be:	f0 91 5e 02 	lds	r31, 0x025E
    10c2:	e2 17       	cp	r30, r18
    10c4:	f3 07       	cpc	r31, r19
    10c6:	a0 f4       	brcc	.+40     	; 0x10f0 <malloc+0x124>
    10c8:	2e 1b       	sub	r18, r30
    10ca:	3f 0b       	sbc	r19, r31
    10cc:	28 17       	cp	r18, r24
    10ce:	39 07       	cpc	r19, r25
    10d0:	78 f0       	brcs	.+30     	; 0x10f0 <malloc+0x124>
    10d2:	ac 01       	movw	r20, r24
    10d4:	4e 5f       	subi	r20, 0xFE	; 254
    10d6:	5f 4f       	sbci	r21, 0xFF	; 255
    10d8:	24 17       	cp	r18, r20
    10da:	35 07       	cpc	r19, r21
    10dc:	48 f0       	brcs	.+18     	; 0x10f0 <malloc+0x124>
    10de:	4e 0f       	add	r20, r30
    10e0:	5f 1f       	adc	r21, r31
    10e2:	50 93 5e 02 	sts	0x025E, r21
    10e6:	40 93 5d 02 	sts	0x025D, r20
    10ea:	81 93       	st	Z+, r24
    10ec:	91 93       	st	Z+, r25
    10ee:	02 c0       	rjmp	.+4      	; 0x10f4 <malloc+0x128>
    10f0:	e0 e0       	ldi	r30, 0x00	; 0
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	cf 01       	movw	r24, r30
    10f6:	df 91       	pop	r29
    10f8:	cf 91       	pop	r28
    10fa:	08 95       	ret

000010fc <free>:
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29
    1100:	00 97       	sbiw	r24, 0x00	; 0
    1102:	09 f4       	brne	.+2      	; 0x1106 <free+0xa>
    1104:	87 c0       	rjmp	.+270    	; 0x1214 <free+0x118>
    1106:	fc 01       	movw	r30, r24
    1108:	32 97       	sbiw	r30, 0x02	; 2
    110a:	13 82       	std	Z+3, r1	; 0x03
    110c:	12 82       	std	Z+2, r1	; 0x02
    110e:	c0 91 5f 02 	lds	r28, 0x025F
    1112:	d0 91 60 02 	lds	r29, 0x0260
    1116:	20 97       	sbiw	r28, 0x00	; 0
    1118:	81 f4       	brne	.+32     	; 0x113a <free+0x3e>
    111a:	20 81       	ld	r18, Z
    111c:	31 81       	ldd	r19, Z+1	; 0x01
    111e:	28 0f       	add	r18, r24
    1120:	39 1f       	adc	r19, r25
    1122:	80 91 5d 02 	lds	r24, 0x025D
    1126:	90 91 5e 02 	lds	r25, 0x025E
    112a:	82 17       	cp	r24, r18
    112c:	93 07       	cpc	r25, r19
    112e:	79 f5       	brne	.+94     	; 0x118e <free+0x92>
    1130:	f0 93 5e 02 	sts	0x025E, r31
    1134:	e0 93 5d 02 	sts	0x025D, r30
    1138:	6d c0       	rjmp	.+218    	; 0x1214 <free+0x118>
    113a:	de 01       	movw	r26, r28
    113c:	20 e0       	ldi	r18, 0x00	; 0
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	ae 17       	cp	r26, r30
    1142:	bf 07       	cpc	r27, r31
    1144:	50 f4       	brcc	.+20     	; 0x115a <free+0x5e>
    1146:	12 96       	adiw	r26, 0x02	; 2
    1148:	4d 91       	ld	r20, X+
    114a:	5c 91       	ld	r21, X
    114c:	13 97       	sbiw	r26, 0x03	; 3
    114e:	9d 01       	movw	r18, r26
    1150:	41 15       	cp	r20, r1
    1152:	51 05       	cpc	r21, r1
    1154:	09 f1       	breq	.+66     	; 0x1198 <free+0x9c>
    1156:	da 01       	movw	r26, r20
    1158:	f3 cf       	rjmp	.-26     	; 0x1140 <free+0x44>
    115a:	b3 83       	std	Z+3, r27	; 0x03
    115c:	a2 83       	std	Z+2, r26	; 0x02
    115e:	40 81       	ld	r20, Z
    1160:	51 81       	ldd	r21, Z+1	; 0x01
    1162:	84 0f       	add	r24, r20
    1164:	95 1f       	adc	r25, r21
    1166:	8a 17       	cp	r24, r26
    1168:	9b 07       	cpc	r25, r27
    116a:	71 f4       	brne	.+28     	; 0x1188 <free+0x8c>
    116c:	8d 91       	ld	r24, X+
    116e:	9c 91       	ld	r25, X
    1170:	11 97       	sbiw	r26, 0x01	; 1
    1172:	84 0f       	add	r24, r20
    1174:	95 1f       	adc	r25, r21
    1176:	02 96       	adiw	r24, 0x02	; 2
    1178:	91 83       	std	Z+1, r25	; 0x01
    117a:	80 83       	st	Z, r24
    117c:	12 96       	adiw	r26, 0x02	; 2
    117e:	8d 91       	ld	r24, X+
    1180:	9c 91       	ld	r25, X
    1182:	13 97       	sbiw	r26, 0x03	; 3
    1184:	93 83       	std	Z+3, r25	; 0x03
    1186:	82 83       	std	Z+2, r24	; 0x02
    1188:	21 15       	cp	r18, r1
    118a:	31 05       	cpc	r19, r1
    118c:	29 f4       	brne	.+10     	; 0x1198 <free+0x9c>
    118e:	f0 93 60 02 	sts	0x0260, r31
    1192:	e0 93 5f 02 	sts	0x025F, r30
    1196:	3e c0       	rjmp	.+124    	; 0x1214 <free+0x118>
    1198:	d9 01       	movw	r26, r18
    119a:	13 96       	adiw	r26, 0x03	; 3
    119c:	fc 93       	st	X, r31
    119e:	ee 93       	st	-X, r30
    11a0:	12 97       	sbiw	r26, 0x02	; 2
    11a2:	4d 91       	ld	r20, X+
    11a4:	5d 91       	ld	r21, X+
    11a6:	a4 0f       	add	r26, r20
    11a8:	b5 1f       	adc	r27, r21
    11aa:	ea 17       	cp	r30, r26
    11ac:	fb 07       	cpc	r31, r27
    11ae:	79 f4       	brne	.+30     	; 0x11ce <free+0xd2>
    11b0:	80 81       	ld	r24, Z
    11b2:	91 81       	ldd	r25, Z+1	; 0x01
    11b4:	84 0f       	add	r24, r20
    11b6:	95 1f       	adc	r25, r21
    11b8:	02 96       	adiw	r24, 0x02	; 2
    11ba:	d9 01       	movw	r26, r18
    11bc:	11 96       	adiw	r26, 0x01	; 1
    11be:	9c 93       	st	X, r25
    11c0:	8e 93       	st	-X, r24
    11c2:	82 81       	ldd	r24, Z+2	; 0x02
    11c4:	93 81       	ldd	r25, Z+3	; 0x03
    11c6:	13 96       	adiw	r26, 0x03	; 3
    11c8:	9c 93       	st	X, r25
    11ca:	8e 93       	st	-X, r24
    11cc:	12 97       	sbiw	r26, 0x02	; 2
    11ce:	e0 e0       	ldi	r30, 0x00	; 0
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	8a 81       	ldd	r24, Y+2	; 0x02
    11d4:	9b 81       	ldd	r25, Y+3	; 0x03
    11d6:	00 97       	sbiw	r24, 0x00	; 0
    11d8:	19 f0       	breq	.+6      	; 0x11e0 <free+0xe4>
    11da:	fe 01       	movw	r30, r28
    11dc:	ec 01       	movw	r28, r24
    11de:	f9 cf       	rjmp	.-14     	; 0x11d2 <free+0xd6>
    11e0:	ce 01       	movw	r24, r28
    11e2:	02 96       	adiw	r24, 0x02	; 2
    11e4:	28 81       	ld	r18, Y
    11e6:	39 81       	ldd	r19, Y+1	; 0x01
    11e8:	82 0f       	add	r24, r18
    11ea:	93 1f       	adc	r25, r19
    11ec:	20 91 5d 02 	lds	r18, 0x025D
    11f0:	30 91 5e 02 	lds	r19, 0x025E
    11f4:	28 17       	cp	r18, r24
    11f6:	39 07       	cpc	r19, r25
    11f8:	69 f4       	brne	.+26     	; 0x1214 <free+0x118>
    11fa:	30 97       	sbiw	r30, 0x00	; 0
    11fc:	29 f4       	brne	.+10     	; 0x1208 <free+0x10c>
    11fe:	10 92 60 02 	sts	0x0260, r1
    1202:	10 92 5f 02 	sts	0x025F, r1
    1206:	02 c0       	rjmp	.+4      	; 0x120c <free+0x110>
    1208:	13 82       	std	Z+3, r1	; 0x03
    120a:	12 82       	std	Z+2, r1	; 0x02
    120c:	d0 93 5e 02 	sts	0x025E, r29
    1210:	c0 93 5d 02 	sts	0x025D, r28
    1214:	df 91       	pop	r29
    1216:	cf 91       	pop	r28
    1218:	08 95       	ret

0000121a <fdevopen>:
    121a:	0f 93       	push	r16
    121c:	1f 93       	push	r17
    121e:	cf 93       	push	r28
    1220:	df 93       	push	r29
    1222:	ec 01       	movw	r28, r24
    1224:	8b 01       	movw	r16, r22
    1226:	00 97       	sbiw	r24, 0x00	; 0
    1228:	31 f4       	brne	.+12     	; 0x1236 <fdevopen+0x1c>
    122a:	61 15       	cp	r22, r1
    122c:	71 05       	cpc	r23, r1
    122e:	19 f4       	brne	.+6      	; 0x1236 <fdevopen+0x1c>
    1230:	80 e0       	ldi	r24, 0x00	; 0
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	38 c0       	rjmp	.+112    	; 0x12a6 <fdevopen+0x8c>
    1236:	6e e0       	ldi	r22, 0x0E	; 14
    1238:	70 e0       	ldi	r23, 0x00	; 0
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	0e 94 85 09 	call	0x130a	; 0x130a <calloc>
    1242:	fc 01       	movw	r30, r24
    1244:	00 97       	sbiw	r24, 0x00	; 0
    1246:	a1 f3       	breq	.-24     	; 0x1230 <fdevopen+0x16>
    1248:	80 e8       	ldi	r24, 0x80	; 128
    124a:	83 83       	std	Z+3, r24	; 0x03
    124c:	01 15       	cp	r16, r1
    124e:	11 05       	cpc	r17, r1
    1250:	71 f0       	breq	.+28     	; 0x126e <fdevopen+0x54>
    1252:	13 87       	std	Z+11, r17	; 0x0b
    1254:	02 87       	std	Z+10, r16	; 0x0a
    1256:	81 e8       	ldi	r24, 0x81	; 129
    1258:	83 83       	std	Z+3, r24	; 0x03
    125a:	80 91 61 02 	lds	r24, 0x0261
    125e:	90 91 62 02 	lds	r25, 0x0262
    1262:	89 2b       	or	r24, r25
    1264:	21 f4       	brne	.+8      	; 0x126e <fdevopen+0x54>
    1266:	f0 93 62 02 	sts	0x0262, r31
    126a:	e0 93 61 02 	sts	0x0261, r30
    126e:	20 97       	sbiw	r28, 0x00	; 0
    1270:	c9 f0       	breq	.+50     	; 0x12a4 <fdevopen+0x8a>
    1272:	d1 87       	std	Z+9, r29	; 0x09
    1274:	c0 87       	std	Z+8, r28	; 0x08
    1276:	83 81       	ldd	r24, Z+3	; 0x03
    1278:	82 60       	ori	r24, 0x02	; 2
    127a:	83 83       	std	Z+3, r24	; 0x03
    127c:	80 91 63 02 	lds	r24, 0x0263
    1280:	90 91 64 02 	lds	r25, 0x0264
    1284:	89 2b       	or	r24, r25
    1286:	71 f4       	brne	.+28     	; 0x12a4 <fdevopen+0x8a>
    1288:	f0 93 64 02 	sts	0x0264, r31
    128c:	e0 93 63 02 	sts	0x0263, r30
    1290:	80 91 65 02 	lds	r24, 0x0265
    1294:	90 91 66 02 	lds	r25, 0x0266
    1298:	89 2b       	or	r24, r25
    129a:	21 f4       	brne	.+8      	; 0x12a4 <fdevopen+0x8a>
    129c:	f0 93 66 02 	sts	0x0266, r31
    12a0:	e0 93 65 02 	sts	0x0265, r30
    12a4:	cf 01       	movw	r24, r30
    12a6:	df 91       	pop	r29
    12a8:	cf 91       	pop	r28
    12aa:	1f 91       	pop	r17
    12ac:	0f 91       	pop	r16
    12ae:	08 95       	ret

000012b0 <puts>:
    12b0:	0f 93       	push	r16
    12b2:	1f 93       	push	r17
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	e0 91 63 02 	lds	r30, 0x0263
    12bc:	f0 91 64 02 	lds	r31, 0x0264
    12c0:	23 81       	ldd	r18, Z+3	; 0x03
    12c2:	21 ff       	sbrs	r18, 1
    12c4:	1b c0       	rjmp	.+54     	; 0x12fc <puts+0x4c>
    12c6:	ec 01       	movw	r28, r24
    12c8:	00 e0       	ldi	r16, 0x00	; 0
    12ca:	10 e0       	ldi	r17, 0x00	; 0
    12cc:	89 91       	ld	r24, Y+
    12ce:	60 91 63 02 	lds	r22, 0x0263
    12d2:	70 91 64 02 	lds	r23, 0x0264
    12d6:	db 01       	movw	r26, r22
    12d8:	18 96       	adiw	r26, 0x08	; 8
    12da:	ed 91       	ld	r30, X+
    12dc:	fc 91       	ld	r31, X
    12de:	19 97       	sbiw	r26, 0x09	; 9
    12e0:	88 23       	and	r24, r24
    12e2:	31 f0       	breq	.+12     	; 0x12f0 <puts+0x40>
    12e4:	09 95       	icall
    12e6:	89 2b       	or	r24, r25
    12e8:	89 f3       	breq	.-30     	; 0x12cc <puts+0x1c>
    12ea:	0f ef       	ldi	r16, 0xFF	; 255
    12ec:	1f ef       	ldi	r17, 0xFF	; 255
    12ee:	ee cf       	rjmp	.-36     	; 0x12cc <puts+0x1c>
    12f0:	8a e0       	ldi	r24, 0x0A	; 10
    12f2:	09 95       	icall
    12f4:	89 2b       	or	r24, r25
    12f6:	11 f4       	brne	.+4      	; 0x12fc <puts+0x4c>
    12f8:	c8 01       	movw	r24, r16
    12fa:	02 c0       	rjmp	.+4      	; 0x1300 <puts+0x50>
    12fc:	8f ef       	ldi	r24, 0xFF	; 255
    12fe:	9f ef       	ldi	r25, 0xFF	; 255
    1300:	df 91       	pop	r29
    1302:	cf 91       	pop	r28
    1304:	1f 91       	pop	r17
    1306:	0f 91       	pop	r16
    1308:	08 95       	ret

0000130a <calloc>:
    130a:	0f 93       	push	r16
    130c:	1f 93       	push	r17
    130e:	cf 93       	push	r28
    1310:	df 93       	push	r29
    1312:	86 9f       	mul	r24, r22
    1314:	80 01       	movw	r16, r0
    1316:	87 9f       	mul	r24, r23
    1318:	10 0d       	add	r17, r0
    131a:	96 9f       	mul	r25, r22
    131c:	10 0d       	add	r17, r0
    131e:	11 24       	eor	r1, r1
    1320:	c8 01       	movw	r24, r16
    1322:	0e 94 e6 07 	call	0xfcc	; 0xfcc <malloc>
    1326:	ec 01       	movw	r28, r24
    1328:	00 97       	sbiw	r24, 0x00	; 0
    132a:	29 f0       	breq	.+10     	; 0x1336 <calloc+0x2c>
    132c:	a8 01       	movw	r20, r16
    132e:	60 e0       	ldi	r22, 0x00	; 0
    1330:	70 e0       	ldi	r23, 0x00	; 0
    1332:	0e 94 a1 09 	call	0x1342	; 0x1342 <memset>
    1336:	ce 01       	movw	r24, r28
    1338:	df 91       	pop	r29
    133a:	cf 91       	pop	r28
    133c:	1f 91       	pop	r17
    133e:	0f 91       	pop	r16
    1340:	08 95       	ret

00001342 <memset>:
    1342:	dc 01       	movw	r26, r24
    1344:	01 c0       	rjmp	.+2      	; 0x1348 <memset+0x6>
    1346:	6d 93       	st	X+, r22
    1348:	41 50       	subi	r20, 0x01	; 1
    134a:	50 40       	sbci	r21, 0x00	; 0
    134c:	e0 f7       	brcc	.-8      	; 0x1346 <memset+0x4>
    134e:	08 95       	ret

00001350 <_exit>:
    1350:	f8 94       	cli

00001352 <__stop_program>:
    1352:	ff cf       	rjmp	.-2      	; 0x1352 <__stop_program>
