// Seed: 3325926849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(1 == 1)
  );
  wire  id_7;
  wire  id_8;
  uwire id_9 = "" == 1 ? 1 == id_5 : ~id_4;
  wire  id_10;
  wire  id_11 = id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2[1] = id_1;
  assign id_1 = 1 == id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  uwire id_6 = 1 || 1'd0 == id_6;
endmodule
