                                                     ST8034T, ST8034AT, ST8034P,
                                                                                                 ST8034C
                                                                        16-pin smartcard interfaces
                                                                                        Datasheet - production data
                                                                Card clock frequency up to 20 MHz,
                                                                  programmable by CLKDIV pin, with
                                                                  synchronous frequency changes
                                                                Optional VCC_SEL input for pin-controlled
                                                                  selection of VCC; 5 V or 3 V or 1.8 V (ST8034P)
                                                                Automatic card activation and deactivation
                                                                  sequences initiated by the microcontroller
                      SO16 3.9 x 9.9 mm                         Emergency deactivation sequences initiated
                                                                  by a card supply short-circuit, card take-off,
                                                                  falling VDD, VDDP, or VDD(INTF) or by the
                                                                  interface device overheating
                                                                Voltage supply supervisors
                                                                  – With a fixed threshold (VDD, VDDP, and
                                                                       VDD(INTF))
                                                                  – Optionally with an external resistor divider
                        QFN16 3 x 3 mm                                 to set the VDD(INTF) threshold (PORADJ
                                                                       pin; ST8034P and ST8034C)
                                                                Multipurpose card status signal OFF
                                                                Non-inverted card reset pin RST driven by the
Features                                                          RSTIN input
                                                                Thermal and short-circuit protection of all card
 Complete smartcard interface
                                                                  contacts
 ISO 7816 and EMV™ 4.3 payment systems
                                                                Card presence detection contacts debounced
    compatible
                                                                Enhanced card side ESD protection of 8 kV
 One protected half-duplex bidirectional
    buffered I/O line to the smartcard                          Common SO16 3.9 x 9.9 mm body or a space-
                                                                  saving QFN16 3 x 3 mm package
 5 V or 3 V (or 1.8 V in case of ST8034P)
    selectable smartcard supply voltage (VCC).                  Temperature range -25 to +85 °C
    Ensures controlled VCC rise and fall times and
    provides smart overload detection with glitch              Applications
    immunity.
 Optional chip select function allows the device              Smartcard readers for
    interface to be isolated from the host                      Set-top boxes
    microcontroller signals - allows parallel                   Pay-TV
    combination of the card interface devices
    (ST8034C)                                                   Identification
 Card clock generation by integrated crystal                   Banking
    oscillator or from external clock source                    Tachographs
October 2013                                         DocID024587 Rev 4                                         1/40
This is information on a product in full production.                                                      www.st.com 1


Contents                                                           ST8034T, ST8034AT, ST8034P, ST8034C
Contents
1        Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2        Block diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3        Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4        Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5        Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
         Electrical characteristics over recommended operating conditions . . . . . . . . . . . 14
6        Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
         6.1     Power supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
         6.2     Voltage supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                 6.2.1    Voltage supervisor ST8034T and ST8034AT . . . . . . . . . . . . . . . . . . . . . 22
                 6.2.2    Voltage supervisor with PORADJ function (ST8034P and ST8034C) . . 23
         6.3     Clock circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
                 6.3.1    ST8034T and ST8034AT clock possibilities . . . . . . . . . . . . . . . . . . . . . . 25
                 6.3.2    ST8034P and ST8034C clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
         6.4     Input and output circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
         6.5     Shutdown mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
         6.6     Activation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
         6.7     Deactivation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
         6.8     VCC generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
         6.9     Fault detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
         6.10    Card supply voltage (VCC) selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
                 6.10.1   Automatic determining of card supply voltage (VCC) - all versions
                          except ST8034P . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
                 6.10.2   Card supply (VCC) selection by tristate VCC_SEL pin (ST8034P only) . 32
         6.11    Chip select (ST8034C only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
7        Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
8        Tape and reel information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9        Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
2/40                                    DocID024587 Rev 4


List of tables                                                                     ST8034T, ST8034AT, ST8034P, ST8034C
List of tables
Table 1.     Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 2.     Pin description ST8034T and ST8034AT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 3.     Pin description ST8034P and ST8034C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 4.     Absolute maximum ratings, . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 5.     Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 6.     Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 7.     Supply voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 8.     Card interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 9.     Microcontroller interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 10.    Clock circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Table 11.    Protection characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 12.    Timing characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 13.    ST8034T and ST8034AT clock frequency selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 14.    ST8034P VCC selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 15.    SO16 - 3.9 x 9.9 mm body package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 16.    QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch package mechanical data . . . . . . . . . . . . . . . . . . 36
Table 17.    Dimensions of carrier tape for SO16 - 3.9 x 9.9 mm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Table 18.    Dimensions of carrier tape for QFN16 - 3 x 3 x 0.55 mm . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 19.    Tape and reel specification QFN16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 20.    Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
4/40                                                  DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                                                       List of figures
List of figures
Figure 1.  Block diagram ST8034T and ST8034AT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 2.  Block diagram ST8034P . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 3.  Block diagram ST8034C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Figure 4.  Pin connections ST8034T and ST8034AT, top view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 5.  Pin connections ST8034P (options VCC_SEL and PORADJ pins),
           top-through view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 6.  Pin connections ST8034C (options chip select and PORADJ pins),
           top-through view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 7.  Definition of duty cycle and input and output rise/fall times . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 8.  Voltage supervisor - ST8034T and ST8034AT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 9.  Voltage supervisor with adjustable VDD(INTF) threshold (PORADJ function)
           - ST8034P and ST8034C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. Voltage supervisor waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. External clock usage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 12. Activation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 13. Deactivation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 14. Deactivation sequence after card removal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 15. Debounce at OFF, CMDVCC, PRES and VCC pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 16. Card activation to VCC = 5 V (tW_VCC > 30 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 17. Card activation to VCC = 3 V (tW_VCC < 15 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 18. Card activation to VCC = 3 V, tW_VCC >15 ms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 19. SO16 - 3.9 x 9.9 mm body package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 20. Recommended footprint SO16 - 3.9 x 9.9 mm body . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 21. QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 22. Recommended footprint QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch . . . . . . . . . . . . . . . . . . . . 36
Figure 23. Carrier tape for SO16 - 3.9 x 9.9 mm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 24. Carrier tape for QFN16 - 3 x 3 x 0.55 mm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
                                                 DocID024587 Rev 4                                                                          5/40


Description                                                     ST8034T, ST8034AT, ST8034P, ST8034C
1           Description
            The ST8034T/ST8034AT/ST8034P/ST8034C devices are complete low-cost analog
            interfaces for asynchronous and synchronous smartcards operating at a supply voltage
            of 5 V or 3 V (or even 1.8 V in the case of ST8034P).
            The ST8034T/ST8034AT/ST8034P/ST8034C devices can be placed between the card and
            the microcontroller to provide all supply, protection, detection and control functions, with just
            a few external components.
                                       Table 1. Device summary
                                                      VCC
                                       External   selection Chip                                  Package
 Order code PORADJ CLKDIV CLKIN                                          Package     Shipment
                                        crystal       pin      select                             topmark
                                                  5/3.0/1.8 V
                                                                           SO16      Tape and
ST8034TDT                                                                                     ST8034TDT
                                                                      (3.9 x 9.9 mm)    reel
                                                                           SO16      Tape and
ST8034ATDT                                                                                    ST8034ATDT
                                                                      (3.9 x 9.9 mm)    reel
                                                                          QFN16      Tape and
ST8034PQR                                                                                        034P
                                                                        (3 x 3 mm)      reel
                                                                          QFN16      Tape and
ST8034CQR                                                                                        034C
                                                                        (3 x 3 mm)      reel
6/40                                        DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                     Block diagrams
2          Block diagrams
                         Figure 1. Block diagram ST8034T and ST8034AT
                           Q)                                        Q)
                           9''    *1'                                   9''3
                                                                     
                          6833/<
                         ,17(51$/             ,17(51$/
                        5()(5(1&(              26&,//$725
                                                     &/.83
                          92/7$*(
                           6(16(      $/$50                (1
                                                                                 9&&
                                                          39&&   9&&/'2
    35(6
                                                                                          Q)  Q)
    567,1  
                                                6(48(1&(5
                                                           (1     5(6(7        567
           
  &0'9&&                                                         *(1(5$725
           
      2))                                                                        &/.
                                                          (1
   &/.',9                     &/2&.                               &/2&.
                            &,5&8,75<    &/.             (1     *(1(5$725
                 /(9(/
                                                                                          &$5'
                6+,)7(5                                                                &211(&725
                                                                  &0'9&&
                                                                 '(7(&7,21               &    &
                                           7+(50$/
    ,28&                                   3527(&7,21                                   &    &
                                                                     ,2          ,2
                                                                                         &    &
                                                                75$16&(,9(5
                                                                                         &    &
                             &5<67$/         677
                            26&,//$725
                                               67$7
                                     
          9'' ,17)
                    Q)
                             ;7$/ ;7$/
                                                                                                  $09
                                             DocID024587 Rev 4                                         7/40


Block diagrams                                                              ST8034T, ST8034AT, ST8034P, ST8034C
                                             Figure 2. Block diagram ST8034P
                                     Q)                                              Q)
                                     9''       *1'                                      9''3
  9'' ,17)                                                                           
                                    6833/<
      5
                                   ,17(51$/                ,17(51$/
      325$'-                    5()(5(1&(                 26&,//$725
   
                                                                  &/.83
      5                            92/7$*(
                                     6(16(         $/$50                (1
                                                                                                  9&&
                                                                       39&&     9&&/'2
      35(6
                                                                                                                 Q)    Q)
     567,1                                                 6(48(1&(5
                                                                        (1       5(6(7           567
                 
   &0'9&&                                                                      *(1(5$725
                 
        2))                                                             (1
                                          &/2&.                                  &/2&.           &/.
                 
   9&&B6(/                             &,5&8,75< &/.                  (1      *(1(5$725
                                                                                                               &$5'
      &/.,1                                                                                                   &211(&725
                       /(9(/                                                                                    &    &
                      6+,)7(5                            7+(50$/
                                                       3527(&7,21                                               &    &
                                                                                     ,2           ,2
                                                                                                                &    &
                                                                              75$16&(,9(5
                                                                                                                &    &
                 
      ,28&                                          673
                            
               9'' ,17)       Q)
                                                                                                                         $09
1. Optional external resistor divider. If not used, connect PORADJ pin to VDD(INTF) for a direct VDD(INTF) voltage monitoring.
8/40                                                   DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                                            Block diagrams
                                             Figure 3. Block diagram ST8034C
                                     Q)                                             Q)
                                     9''       *1'                                     9''3
  9'' ,17)                                                                          
                                    6833/<
      5
                                   ,17(51$/                ,17(51$/
     325$'-                     5()(5(1&(                 26&,//$725
   
                                                                  &/.83
      5 &6          &+,3         92/7$*(
                   6(/(&7            6(16(        $/$50                 (1
                                                                                                  9&&
                                                                        39&&     9&&/'2
                                                                                                                Q)   Q)
      35(6
                
     567,1                                                  6(48(1&(5
                                                                        (1       5(6(7           567
                
   &0'9&&                                                                      *(1(5$725
                
        2))                                                             (1
                                          &/2&.                                  &/2&.           &/.
                
     &/.,1                             &,5&8,75< &/.                  (1      *(1(5$725
                       /(9(/                                                                                     &$5'
                      6+,)7(5                                                                                &211(&725
                                                                                 &0'9&&
                                                                               '(7(&7,21                        &    &
                                                        7+(50$/
                                                       3527(&7,21                                               &    &
                                                                                    ,2            ,2
                                                                                                              &    &
      ,28&                                                                   75$16&(,9(5
                                                                                                                &    &
                                                    67&
                            
              9'' ,17)       Q)
                                                                                                                         $09
1. Optional external resistor divider. If not used, connect PORADJ pin to VDD(INTF) for a direct VDD(INTF) voltage monitoring.
                                                       DocID024587 Rev 4                                                       9/40


Pin description                                                ST8034T, ST8034AT, ST8034P, ST8034C
3           Pin description
                        Figure 4. Pin connections ST8034T and ST8034AT, top view
                                           XTAL1    1               16   I/OUC
                                           XTAL2    2               15   OFF
                                       VDD(INTF)    3               14   VDD
                                           RSTIN    4   ST8034T     13   VDDP
                                                        ST8034AT
                                        CMDVCC      5               12   VCC
                                          CLKDIV    6               11   RST
                                            PRES    7               10   CLK
                                              I/O   8                9   GND
                                                   SO16 3.9 x 9.9 mm
                                                                                            AM00999v2
                 Figure 5. Pin connections ST8034P (options VCC_SEL and PORADJ pins),
                                                  top-through view
                                                &/.,1 ,28& 2)) 325$'-
                                                           
                                   9'' ,17)                               9''
                                       567,1                              9''3
                                                       673
                                    9&&B6(/                               9&&
                                    &0'9&&                                 567
                                                               
                                                 35(6 ,2 *1' &/.
                           4)1[[PPPPSLWFK7KHUPDOSDGQRWFRQQHFWHG
                                                                                            $09
                Figure 6. Pin connections ST8034C (options chip select and PORADJ pins),
                                                  top-through view
                                                &/.,1 ,28& 2)) 325$'-
                                                          
                                   9'' ,17)                               9''
                                       567,1                              9''3
                                                       67&
                                          &6                              9&&
                                    &0'9&&                                 567
                                                              
                                                 35(6 ,2 *1' &/.
                           4)1[[PPPPSLWFK7KHUPDOSDGQRWFRQQHFWHG
                                                                                            $09
10/40                                     DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                          Pin description
                                Table 2. Pin description ST8034T and ST8034AT
            Pin number    Symbol      Ref. supply                           Function
                  1        XTAL1          VDD      Crystal or external clock input
                                                   Crystal connection (leave this pin open if external clock is
                  2        XTAL2          VDD
                                                   used)
                  3       VDD(INTF)                Microcontroller interface supply voltage
                  4        RSTIN        VDD(INTF)  Card reset input from microcontroller
                                                   Start activation sequence input (from microcontroller,
                  5      CMDVCC         VDD(INTF)
                                                   active low)
                  6       CLKDIV        VDD(INTF)  CLK frequency division control
                                                   Card presence input (active low: PRES low = card is
                  7        PRES         VDD(INTF)
                                                   present). Debounced.
                                                   Card input/output data line (C7); with internal 9 k
                  8          I/O          VCC
                                                   pull-up resistor to VCC.
                  9         GND                    Ground
                 10          CLK          VCC      Clock to card (C3)
                 11         RST           VCC      Card reset, output (C2)
                 12          VCC                   Supply voltage for the card, output (C1)
                 13         VDDP                   LDO supply voltage input (for VCC generation)
                 14          VDD                   Logic supply voltage input
                                                   Interrupt to microcontroller (active low output, with
                 15         OFF         VDD(INTF)
                                                   internal 20 k pull-up resistor to VDD(INTF))
                                                   Microcontroller data I/O line (with internal 10 k pull-up
                 16        I/OUC        VDD(INTF)
                                                   resistor connected to VDD(INTF))
Note:      Difference between the ST8034T and ST8034AT is the clock frequency division control, see
           Table 13 on page 25.
                                          DocID024587 Rev 4                                               11/40


Pin description                                             ST8034T, ST8034AT, ST8034P, ST8034C
                               Table 3. Pin description ST8034P and ST8034C
             Pin number  Symbol      Ref. supply                           Function
                   1    VDD(INTF)                Microcontroller interface supply voltage (input)
                   2     RSTIN        VDD(INTF)  Card reset input from microcontroller
                                                 Chip select input. CS = high => device is active, low =>
                   3        CS        VDD(INTF)  all microcontroller interface pins set to high impedance.
                                                 (ST8034C)
                                                 VCC (card supply) selection input: logic high selects
                        VCC_SEL       VDD(INTF)  VCC = 5 V, logic low selects VCC = 3 V, left-floating
                                                 selects VCC = 1.8 V. (ST8034P)
                                                 Start activation sequence input (from microcontroller,
                   4    CMDVCC        VDD(INTF)
                                                 active low)
                                                 Card presence input (active low: PRES = low => card is
                   5      PRES        VDD(INTF)
                                                 present). Debounced.
                                                 Card input/output data line (C7); with internal 9 k
                   6        I/O          VCC
                                                 pull-up resistor to VCC
                   7       GND                   Ground
                   8       CLK           VCC     Clock to card (C3)
                   9       RST           VCC     Card reset, output (C2)
                  10        VCC                  Supply voltage for the card, output (C1)
                  11       VDDP                  LDO supply voltage input (for VCC generation)
                  12        VDD                  Control logic supply voltage input
                  13    PORADJ        VDD(INTF)  Power-on reset threshold adjustment input
                                                 Interrupt to microcontroller (active low output, with
                  14       OFF        VDD(INTF)
                                                 internal 20 k pull-up resistor to VDD(INTF))
                                                 Microcontroller data I/O line (with internal 10 k pull-up
                  15      I/OUC       VDD(INTF)
                                                 resistor connected to VDD(INTF))
                  16     CLKIN        VDD(INTF)  External clock input
12/40                                    DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                                    Maximum ratings
4          Maximum ratings
                                        Table 4. Absolute maximum ratings(1), (2)
               Symbol                                Parameter                                 Min.      Max.    Unit
                 VDD         Supply voltage, logic                                             -0.3       6        V
                VDDP         Supply voltage, power                                             -0.3       6        V
              VDD(INTF)      Supply voltage, interface                                         -0.3       6        V
                             Input voltage on XTAL1, XTAL2, RSTIN, I/OUC,
                  VIN        CLKDIV, CS, VCC_SEL, CLKIN, PORADJ,                               -0.3       6        V
                             CMDVCC, OFF, PRES, and I/O pins
                             Human body model (HBM) on card lines - I/O, RST,
                                                                                                 -8        8      kV
             VESD (HBM)      VCC, CLK, and PRES pins
                             Human body model (HBM), all other pins                              -2        2      kV
              VESD (MM)      Machine model (MM), all pins                                      -200      200       V
             VESD (FCDM)     Field charged device model (FCDM), all pins                       -500      500       V
                PTOT         Total power dissipation (TA = -25 to +85 °C)                                0.25     W
               TJ(MAX)       Maximum operating junction temperature                                      125      °C
                TSTG         Storage temperature range                                          -55      150      °C
           1. Absolute maximum ratings are those values beyond which damage to the device may occur. Functional
              operation under these conditions is not implied.
           2. All card contacts are protected against short-circuit to any other card contact.
                                                      Table 5. Thermal data
                                                                                                  Test
               Symbol                                Parameter                                              Typ.  Unit
                                                                                              conditions
                             Thermal resistance junction-ambient temperature                     SO16        87  °C/W
                RTHJA
                             (multilayer test board - JEDEC standard)                           QFN16        60  °C/W
                                      Table 6. Recommended operating conditions
               Symbol                   Parameter                    Test conditions              Min.     Max.  Unit
                  TA         Ambient temperature range                                            -25        85    °C
                                                DocID024587 Rev 4                                                  13/40


Electrical characteristics                                         ST8034T, ST8034AT, ST8034P, ST8034C
5             Electrical characteristics
Electrical characteristics over recommended operating conditions
                                          Table 7. Supply voltages
  Symbol              Parameter                    Test conditions(1)             Min.  Typ.   Max.   Unit
 Device supply voltages
    VDD     Supply voltage, logic                                                   2.7  3.3  5.5(2)    V
                                         VCC = 5 V                                 4.85    5    5.5
    VDDP    Supply voltage, power                                                                       V
                                         VCC = 3 V or 1.8 V                          3   3.3    5.5
            Supply voltage,                                                                    VDD
 VDD(INTF)                                                                          1.6  3.3            V
            microcontroller interface                                                         +0.3(3)
                                         Shutdown mode                                          35     A
     IDD    Supply current, logic
                                         Active mode                                             2    mA
                                         Shutdown mode, fXTAL stopped                            5     A
                                         Active mode, fCLK = fXTAL/2, no ICC load               1.5
    IDDP    Supply current, power
                                         Active mode, fCLK = fXTAL/2,                                 mA
                                                                                                70
                                         ICC = 65 mA
                                         Shutdown mode                                           6     A
  IDD(INTF) Supply current, interface
                                         Shutdown mode, ST8034P only                            45     A
 Card supply voltage
                                         Active mode, VCC = 5 V, ICC < 65 mA       4.75  5.0   5.25
                                         With current pulses of 40 nAs at
                                                                                   4.65  5.0   5.25
                                         ICC < 200 mA, t < 400 ns(4)
                                         Active mode, VCC = 3 V, ICC < 65 mA       2.85  3.05  3.15
            Card supply voltage
    VCC                                  With current pulses of 40 nAs at                               V
            (output)(4)                                                            2.76        3.20
                                         ICC < 200 mA, t < 400 ns(4)
                                         Active mode, VCC = 1.8 V, ICC < 65 mA     1.71  1.83  1.89
                                         With current pulses of 15 nAs at
                                                                                   1.66        1.94
                                         ICC < 200 mA, t < 400 ns(4)
            Card supply current (refer   VCC = 5 V, 3 V or 1.8 V                                65
     ICC    also to Table 11: Protection                                                              mA
            characteristics on page 21)  VCC shorted to GND                         90   120   150
    CVCC    VCC decoupling capacitor(5) VCC to GND                                 160   320   530     nF
                                         VCC = 5 V                                0.055 0.180 0.300
            VCC slew rate (rising and
     SR                                  VCC = 3 V                                0.040 0.180 0.300   V/s
            falling)(5)
                                         VCC = 1.8 V                              0.025 0.180 0.300
            VCC output voltage in        No load                                   -0.1         0.1
 VCC(SHDN)                                                                                              V
            shutdown mode                ICC = 1 mA                                -0.1         0.3
14/40                                         DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                               Electrical characteristics
                                         Table 7. Supply voltages (continued)
   Symbol               Parameter                           Test conditions(1)                   Min.    Typ.     Max.      Unit
               VCC output current in
  ICC(SHDN)                                    VCC connected to GND                                                -1       mA
               shutdown mode
               CMDVCC pulse width for
 tW_VCC(5V) VCC = 5 V, all versions            See section Section 6.10.1 on page 31              30                        ms
               except ST8034P
               CMDVCC pulse width for
 tW_VCC(3V) VCC = 3 V, all versions            See section Section 6.10.1 on page 31                               15       ms
               except ST8034P
 Device supply voltages monitoring
                                               VDD pin                                            2.3     2.4      2.5
                                               VDDP pin (VCC = 5 V)                               3.0     4.1      4.4
               Falling supply voltage
      VTH                                      VDDP pin (VCC = 3 V or 1.8 V)                      2.3     2.4      2.5       V
               threshold
                                               VDD(INTF) pin (ST8034T, ST8034AT)                 1.20    1.24     1.29
                                               PORADJ pin (ST8034P, ST8034C)                     1.20    1.24     1.29
                                               VDD pin                                            50     100      150
                                               VDDP pin (VCC = 5 V)                              100     200      350
               Hysteresis on supply
     VHYS                                      VDDP pin (VCC = 3 V or 1.8 V)                      50     100      150       mV
               voltage threshold
                                               VDD(INTF) pin (ST8034T, ST8034AT)                  10      20       30
                                               PORADJ pin (ST8034P, ST8034C)                      10      20       30
  II(PORADJ) Input current, PORADJ pin                                                            -1                1       A
               Power-on or undervoltage
       tW                                                                                         5.1      8      10.2      ms
               reset pulse width (minimum)
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
2. The device can operate at VDD supply voltage up to 5.5 V, however the specified parameters (mainly related to current
     consumption and input currents) are guaranteed in the basic VDD range 2.7 to 3.6 V.
3. The device can operate at VDD(INTF) supply voltage up to 5.5 V, however the specified parameters (mainly related to current
     consumption) are guaranteed in the basic VDD(INTF) range 1.6 to 3.6 V.
4. These current pulses are filtered by the decoupling capacitors on the VCC pin, therefore for the LDO just the mean value
     matters.
5. Two low ESR (< 350 m) ceramic capacitors for VCC decoupling recommended: 100 nF ± 20% (up to
     330 nF ± 20%) close to the ST8034 and 100 nF ± 20% (up to 330 nF ± 20%) close to the card.
                                                     DocID024587 Rev 4                                                      15/40


Electrical characteristics                                       ST8034T, ST8034AT, ST8034P, ST8034C
                                         Table 8. Card interface
Symbol               Parameter               Test conditions(1)         Min.    Typ.     Max.    Unit
Data line to the card (I/O pin)(2)
                                     Falling edge on pin I/O to
    tD    Delay time                 falling edge on I/OUC or vice                       200      ns
                                     versa
 tW(PU)   Pull-up pulse width                                           100              400      ns
    fIO   Input/output frequency                                                           1     MHz
    CI    Input capacitance                                                               10      pF
          Output voltage in shutdown No load                              0               0.1     V
    VO
          mode                       IO = 1 mA                            0               0.3     V
          Output current in shutdown
    IO                               I/O connected to GND                                 -1     mA
          mode
                                     IOL = 1 mA                           0               0.3
  VOL     Output voltage low                                                                      V
                                     IOL  15 mA (current limit)     VCC - 0.4           VCC
                                     No load                          0.9 VCC          VCC + 0.1
                                     IOH < -40 A (VCC = 5 V or 3 V) 0.75 VCC          VCC + 0.1
  VOH     Output voltage high                                                                     V
                                     IOH < -20 A (VCC = 1.8 V)      0.75 VCC          VCC + 0.1
                                     IOH  -15 mA (current limit)         0               0.4
    VIL   Input voltage low                                             -0.3              0.8     V
                                     VCC = 5 V                        0.6 VCC          VCC + 0.3
   VIH    Input voltage high                                                                      V
                                     VCC = 3 V                        0.7 VCC          VCC + 0.3
  VHYS    Hysteresis                 I/O pin                                     50              mV
    IIL   Input current low          I/O pin, VIL = 0 V                                  750     A
    IIH   Input current high         I/O pin, VIH = VCC                                   10     A
   tR(I)  Input rise time            VIL max. to VIH min.                                0.15     s
                                     CL  80 pF, 10% to 90%,
  tR(O)   Output rise time                                                                0.1     s
                                     0 V to VCC
   tF(I)  Input fall time            VIL max. to VIH min.                                0.15     s
                                     CL  80 pF, 10% to 90%,
  tF(O)   Output fall time                                                                0.1     s
                                     0 V to VCC
  RPU     Pull-up resistance to VCC                                       7       9       11     k
          Pull-up current (one-shot
   IPU                               VOH = 0.9 VCC                       -8      -6       -4     mA
          circuit active)
Reset output to the card (RST pin)
          Output voltage in shutdown No load                              0               0.1
    VO                                                                                            V
          mode                       IO = 1 mA                            0               0.3
          Output current in shutdown
    IO                               RST connected to GND                                 -1     mA
          mode
16/40                                        DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                            Electrical characteristics
                                           Table 8. Card interface (continued)
 Symbol                Parameter                        Test conditions(1)           Min.          Typ.     Max.    Unit
                                                Between RSTIN and RST; RST
    tD     Delay time                                                                                         2      s
                                                enabled
                                                IOL = 200 A, VCC = 5 V                0                     0.3
   VOL     Output voltage low                   IOL = 200 A, VCC = 3 V                0                     0.2      V
                                                IOL = 20 mA (current limit)        VCC - 0.4                VCC
                                                IOH = -200 A                      0.9 VCC                  VCC
   VOH     Output voltage high                                                                                        V
                                                IOH = -20 mA (current limit)           0                     0.4
    tR     Rise time                            CL = 100 pF                                                  0.1     s
     tF    Fall time                            CL = 100 pF                                                  0.1     s
 Clock output to the card (CLK pin)
           Output voltage in shutdown           No load                                0                     0.1
    VO                                                                                                                V
           mode                                 IO = 1 mA                              0                     0.3
           Output current in shutdown
    IO                                          CLK connected to GND                                         -1      mA
           mode
                                                IOL = 200 A                           0                     0.3
   VOL     Output voltage low                                                                                         V
                                                IOL = 70 mA (current limit)        VCC -0.4                 VCC
                                                IOH = -200 A                      0.9 VCC                  VCC
   VOH     Output voltage high                                                                                        V
                                                IOH = -70 mA (current limit)           0                     0.4
    tR     Rise time(3)                         CL = 30 pF                                                   16      ns
     tF    Fall time(3)                         CL = 30 pF                                                   16      ns
   fCLK    Frequency on CLK pin                 Operational                            0                     26     MHz
    DC     Duty cycle(3)                        CL = 30 pF                            45                     55      %
           Slew rate (rise and fall,            VCC = 5 V                             0.2
    SR                                                                                                              V/ns
           CL = 30 pF)                          VCC = 3 V                            0.12
 Card detection input (PRES pin)(4)
                                                                                                             0.3
    VIL    Input voltage low                                                         -0.3                             V
                                                                                                          VDD(INTF)
                                                                                      0.7                 VDD(INTF)
    VIH    Input voltage high                                                                                         V
                                                                                   VDD(INTF)                + 0.3
                                                                                                   0.14
  VHYS     Hysteresis                                                                                                 V
                                                                                                VDD(INTF)
    IIL    Input current low                    0 < VIL < VDD(INTF)                                           5      A
    IIH    Input current high                   0 < VIH < VDD(INTF)                                           5      A
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
2. With an internal 9 k pull-up resistor to VCC.
3. For rise and fall times and duty cycle definitions, see Figure 7 on page 21.
4. PRES is active low, with an internal current source of 1.25 A to VDD(INTF).
                                                        DocID024587 Rev 4                                           17/40


Electrical characteristics                                          ST8034T, ST8034AT, ST8034P, ST8034C
                                      Table 9. Microcontroller interface
   Symbol               Parameter                 Test conditions(1)        Min.      Typ.     Max.     Unit
 Data line to the microcontroller (I/OUC pin)(2)
                                           Falling edge on pin I/O to
       tD      Delay time                  falling edge on I/OUC or vice                        200      ns
                                           versa
    tW(PU)     Pull-up pulse width                                          100                 400      ns
       fIO     Input/output frequency                                                            1      MHz
       CI      Input capacitance                                                                 10      pF
     VOL       Output voltage low          IOL = 1 mA                         0                 0.3      V
                                                                             0.9              VDD(INTF)
                                           No load
                                                                          VDD(INTF)            + 0.1
                                                                            0.75              VDD(INTF)
     VOH       Output voltage high         IOH  40 A, VDD(INTF) > 2 V                                  V
                                                                          VDD(INTF)            + 0.1
                                                                            0.75              VDD(INTF)
                                           IOH  20 A, VDD(INTF) < 2 V
                                                                          VDD(INTF)            + 0.1
                                                                                                0.3
      VIL      Input voltage low                                            -0.3                         V
                                                                                              VDD(INTF)
                                                                             0.7              VDD(INTF)
      VIH      Input voltage high                                                                        V
                                                                          VDD(INTF)            + 0.3
                                                                                      0.14
     VHYS      Hysteresis                  I/OUC pin                                                     V
                                                                                    VDD(INTF)
       IIL     Input current low           VIL = 0 V                                            500     A
       IIH     Input current high          VIH = VDD(INTF)                                       10     A
               Pull-up resistance to
     RPU                                                                      8        10        12     k
               VDD(INTF)
               Pull-up current (one-shot
      IPU                                  VOH = 0.9 VDD(INTF)               -1                         mA
               circuit active)
      tR(I)    Input rise time             VIL max. to VIH min.                                 0.15     s
                                           CL  30 pF, 10% to 90%,
     tR(O)     Output rise time                                                                 0.1      s
                                           0 V to VDD(INTF)
      tF(I)    Input fall time             VIL max. to VIH min.                                 0.15     s
                                           CL  30 pF, 10% to 90%,
     tF(O)     Output fall time                                                                 0.1      s
                                           0 V to VDD(INTF)
 Device control inputs (CLKDIV, RSTIN, VCC_SEL, CS pins)(3)
                                                                                                0.3
      VIL      Input voltage low                                            -0.3                         V
                                                                                              VDD(INTF)
                                                                             0.7              VDD(INTF)
      VIH      Input voltage high                                                                        V
                                                                          VDD(INTF)            + 0.3
                                                                                      0.14
     VHYS      Hysteresis                                                                                V
                                                                                    VDD(INTF)
18/40                                           DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                            Electrical characteristics
                                   Table 9. Microcontroller interface (continued)
     Symbol              Parameter                       Test conditions(1)            Min.        Typ.     Max.     Unit
        IIL     Input current low                                                                              1      A
        IIH     Input current high                                                                             1      A
                                                 ST8034P only. The
                                                                                                             0.3
 VIL(VCC_SEL) Input voltage low                  low/floating threshold is             -0.3                            V
                                                                                                           VDD(INTF)
                                                 subject to minor variations.
                                                 ST8034P only. The
                                                                                        0.7                VDD(INTF)
 VIH(VCC_SEL) Input voltage high                 floating/high threshold is                                            V
                                                                                    VDD(INTF)                +0.3
                                                 subject to minor variations.
  IIL(VCC_SEL) Input current low                 ST8034P only                          -30                            A
 IIH(VCC_SEL) Input current high                 ST8034P only                                                 30      A
 Device control input    CMDVCC(4)
                                                                                                             0.3
       VIL      Input voltage low                                                      -0.3                            V
                                                                                                           VDD(INTF)
                                                                                        0.7                VDD(INTF)
       VIH      Input voltage high                                                                                     V
                                                                                    VDD(INTF)               + 0.3
                                                                                                   0.14
      VHYS      Hysteresis                                                                                             V
                                                                                                VDD(INTF)
        IIL     Input current low                VIL = 0 V                                                     1      A
        IIH     Input current high               VIH = VDD(INTF)                                               1      A
                Frequency at CMDVCC
    fCMDVCC                                                                                                  100      Hz
                pin
 OFF output(5)
       VOL      Output voltage low               IOL = 2 mA                              0                   0.3       V
                                                                                       0.75
       VOH      Output voltage high              IOH = -15 A                                                          V
                                                                                    VDD(INTF)
                Pull-up resistance to
       RPU                                                                              16          20        24      k
                VDD(INTF)
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
2. With an internal 10 k pull-up resistor to VDD(INTF).
3. For clock frequency division control (CLKDIV), see Table 13 on page 25.
4. CMDVCC is active low.
5. OFF is an NMOS open drain, with an internal 20 k pull-up resistor to VDD(INTF).
                                                      DocID024587 Rev 4                                              19/40


Electrical characteristics                                                 ST8034T, ST8034AT, ST8034P, ST8034C
                                                Table 10. Clock circuits
    Symbol                   Parameter                       Test conditions(1)             Min.   Typ.   Max.    Unit
 Input for external clock (CLKIN pin - ST8034P, ST8034C)
                                                                                                           0.3
        VIL     Input voltage low                                                           -0.3                   V
                                                                                                        VDD(INTF)
                                                                                             0.7        VDD(INTF)
        VIH     Input voltage high                                                                                 V
                                                                                         VDD(INTF)        + 0.3
        IIL     Input current low                      VIL = 0 V                                             1    A
        IIH     Input current high                     VIH = VDD(INTF)                                       1    A
       tR(I)    Input rise time                        VIL max. to VIH min.                                 10     ns
       tF(I)    Input fall time                        VIL max. to VIH min.                                 10     ns
      fCLKIN    External clock frequency               External clock on CLKIN pin         0.032            26    MHz
 Internal oscillator
 fOSC(INT)LOW                                          Shutdown mode                        100    150     200    kHz
                Internal oscillator frequency
    fOSC(INT)                                          Active state                           2     2.7    3.2    MHz
 Crystal oscillator (XTAL1 and XTAL2 pins)
                                                       XTAL1 and XTAL2 to GND
 CEXT           External capacitances                  (according to the crystal or                         15     pF
                                                       resonator specification)
                                                       Card clock reference, crystal
 fXTAL          External crystal frequency                                                    2             26    MHz
                                                       oscillator
 fEXT           External clock frequency               External clock on XTAL1             0.032            26    MHz
                External clock frequency rise
 tR(fEXT)                                              External clock on XTAL1                              10     ns
                time
                External clock frequency fall
 tF(fEXT)                                              External clock on XTAL1                              10     ns
                time
                                                       Crystal oscillator                   -0.3         0.3 VDD
 VIL            Input voltage low                                                                          0.3     V
                                                       External clock on XTAL1              -0.3
                                                                                                        VDD(INTF)
                                                                                                          VDD +
                                                       Crystal oscillator                 0.7 VDD
                                                                                                           0.3
 VIH            Input voltage high                                                                                 V
                                                                                             0.7        VDD(INTF)
                                                       External clock on XTAL1
                                                                                         VDD(INTF)        + 0.3
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
20/40                                               DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                               Electrical characteristics
                                          Table 11. Protection characteristics
    Symbol                             Parameter                              Test conditions(1)    Min.  Typ.  Max.    Unit
                                                                            I/O pin                  -15          15
                                         (2)
      IOLIM        Output current limit                                     CLK pin                  -70          70    mA
                                                                            RST pin                  -20          20
    ISD(VCC)       Limit and shutdown card supply current                   VCC pin                  90   120    150    mA
       TSD         Shutdown junction temperature                                                          150            °C
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
2. All card contacts are protected against short-circuit to any other card contact.
                                             Table 12. Timing characteristics
    Symbol                              Parameter                              Test conditions(1)   Min.  Typ.  Max.    Unit
                                                                             See Figure 12 on
       tACT         Activation time                                                                 2090        4160     µs
                                                                             page 27
                                                                             See Figure 13 on
     tDEACT         Deactivation time                                                                 35   90    250     µs
                                                                             page 28
                                                                             tD(START) = t3,
                                                                             see Figure 12 on       2090         4112
   tD(START),       Delay time, CLK sent to card using an external page 27
                                                                                                                         µs
     tD(END)        clock                                                    t        =t ,
                                                                               D(END)   5
                                                                             see Figure 12 on       2120        4160
                                                                             page 27
       tDEB         Debounce time                                            PRES pin                3.2   4.5    6.4    ms
1. TA = 25 °C, VDD = 3.3 V, VDDP = 5 V, VDD(INTF) = 3.3 V, fXTAL = 10 MHz, unless otherwise noted.
                   Figure 7. Definition of duty cycle and input and output rise/fall times
                     W5                                W)
                                                                                                  92+
                                           
                                                                                                   92+92/ 
                                                  
                                                                                                  92/
                                     W                                 W
                                                                                                                      $0
                Duty cycle (DC) = t1 / (t1 + t2).
                                                       DocID024587 Rev 4                                                21/40


Functional description                                          ST8034T, ST8034AT, ST8034P, ST8034C
6           Functional description
            Throughout this document it is assumed that the reader is familiar with ISO7816
            terminology.
6.1         Power supplies
            All interface signals to the host microcontroller are referenced to VDD(INTF). All card contacts
            remain inactive during power-up or power-down. After powering-up the device, OFF output
            remains low until CMDVCC input is set high and PRES input is low. During power-down,
            OFF output goes low when VDDP falls below the VDDP falling threshold voltage. The internal
            oscillator clock frequency fOSC(INT) is used only during the activation sequence. When the
            card is not activated (CMDVCC input is high), the internal oscillator is in low frequency
            mode to reduce power consumption.
            Power-on sequence: supply voltages may be applied to the ST8034 in any sequence.
6.2         Voltage supervisor
6.2.1       Voltage supervisor ST8034T and ST8034AT
                               Figure 8. Voltage supervisor - ST8034T and ST8034AT
                           9'' ,17)                   
                                                      
                                                                     9''
                                9''                             5()(5(1&(
                                                                  92/7$*(
                                                      
                                                      
                               9''3
                                                      
                                                      
                                                                                                     $09
22/40                                        DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                              Functional description
           The voltage supervisor monitors the voltage of the VDD, VDDP and VDD(INTF) supplies and
           provides both power-on reset (POR) and supply dropout detection during a card session.
           The supervisor threshold voltages for VDD, VDDP and VDD(INTF) are set internally. As long as
           VDD, VDDP or VDD(INTF) is less than the corresponding VTH + VHYS, the ST8034 device
           remains inactive irrespective of the command line levels. After VDD, VDDP, and VDD(INTF)
           have reached a level higher than the corresponding VTH + VHYS, the device still remains
           inactive for the duration of tW, a defined reset pulse of approximately 8 ms
           (tW = 1024 x 1/fOSC(INT)LOW) when the output of the supervisor keeps the control logic in
           reset state. This is used to maintain the device in shutdown mode during the supply voltage
           power-on, see Figure 10. A deactivation sequence is performed when either VDD, VDDP or
           VDD(INTF) falls below the corresponding VTH.
6.2.2      Voltage supervisor with PORADJ function (ST8034P and ST8034C)
           In the case of devices with the PORADJ pin (ST8034P, ST8034C), additional flexibility of the
           voltage monitoring is available: the PORADJ pin provides an independent voltage
           monitoring input that can be used for VDD(INTF) monitoring (as shown in Figure 9) or
           generally for the monitoring of any external voltage to which the resistor divider is
           connected, with adjustable threshold.
           Undervoltage (UVLO) threshold adjustment on the PORADJ input with the resistor divider:
           VDD(INTF) UVLO threshold (falling) = (R1+R2)/R2 x VTH(PORADJ)
           VDD(INTF) UVLO threshold (rising) = (R1+R2)/R2 x (VTH(PORADJ) + VHYST(PORADJ))
           If the external resistor divider is not used, connect the PORADJ pin to VDD(INTF), then
           VDD(INTF) UVLO threshold = VTH(PORADJ).
                                             DocID024587 Rev 4                                     23/40


Functional description                                           ST8034T, ST8034AT, ST8034P, ST8034C
            Figure 9. Voltage supervisor with adjustable VDD(INTF) threshold (PORADJ function)
                                                 - ST8034P and ST8034C
                 9'' ,17)
                                                           9'' ,17)
                                     5
                                         325$'-
                                                                 
                                                                 
                                     5                                         9''
                                           9''                            5()(5(1&(
                                                                             92/7$*(
                                                                 
                                                                 
                                         9''3
                                                                 
                                                                 
                                                                                                $09
                                        Figure 10. Voltage supervisor waveforms
                       97+9+<6
                                97+
                        9''9''3
             9'' ,17) 9 325$'-
                            $/$50
                     LQWHUQDOVLJQDO
                                               SRZHURQ W:          VXSSO\GURSRXW W:    SRZHURII
                                                                                                   $0
24/40                                         DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                  Functional description
6.3        Clock circuits
6.3.1      ST8034T and ST8034AT clock possibilities
           The clock signal for the card (CLK output) is either provided by an external clock signal
           connected to the XTAL1 pin or generated by a crystal connected between the XTAL1 and
           XTAL2 pins. The ST8034 device automatically detects if an external clock is connected to
           the XTAL1, which eliminates the need for a separate clock source selection pin. Automatic
           clock source detection is performed on each activation command (falling edge of
           CMDVCC). The presence of an external clock on the XTAL1 pin is checked during a time
           window defined by the internal oscillator. If the external clock is detected, the crystal
           oscillator is stopped. If the clock is not detected, the crystal oscillator is started. When the
           external clock is used, the clock signal must be present on the XTAL1 pin before the
           CMDVCC falling edge. If the external clock is used, connect it to XTAL1 input and leave the
           XTAL2 pin floating. The XTAL1 pin cannot be left floating, either a crystal or an external
           clock source needs to be connected.
                                            Figure 11. External clock usage
                                                     ,/')#
                                           %.#,+).            #,+84!,
                                                          -5,4)0,%8%2
                                                               #2934!,
                                                        84!,       84!,
                                                                                                      !-6
           The clock frequency is selected using the CLKDIV pin and is either fXTAL/2 or fXTAL/4 on the
           ST8034T device or fXTAL or fXTAL/2 on the ST8034AT, as shown in Table 13. The frequency
           change is synchronous, meaning that after transition on the CLKDIV input, the present clock
           period is completed and after that the new whole clock period starts, therefore no clock
           period is shortened during the frequency switchover.
           If an external crystal is used, the duty cycle on the CLK pin should be between 45% and
           55%. If an external clock is connected to the XTAL1 pin, its duty cycle must be between 48%
           and 52% so that the CLK output duty cycle is between 45% and 55%.
                           Table 13. ST8034T and ST8034AT clock frequency selection
                                                                     CLK frequency
                   CLKDIV pin level
                                                         ST8034T                          ST8034AT
                          High                            fXTAL/2                           fXTAL/2
                           Low                            fXTAL/4                            fXTAL
                                             DocID024587 Rev 4                                           25/40


Functional description                                           ST8034T, ST8034AT, ST8034P, ST8034C
6.3.2       ST8034P and ST8034C clock
            In the case of ST8034P and ST8034C, only one external clock input (CLKIN) is
            implemented, referred to VDD(INTF), with identical functionality such as use of the XTAL1 pin
            in the case of ST8034T or ST8034AT.
6.4         Input and output circuits
            When the I/O and I/OUC pins are pulled high by a 9 k resistor between I/O and VCC and/or
            10 k resistor between I/OUC and VDD(INTF), both lines enter the idle state. The I/O pin is
            referenced to VCC and the I/OUC pin to VDD(INTF), which allows operation at VCC level
            different from VDD(INTF) level.
            The first side on which a falling edge occurs becomes the master. An anti-latch circuit
            disables falling edge detection on the other side, making it the slave. After a time delay tD,
            the logic 0 present on the master side is sent to the slave side. When the master side
            returns logic 1, the slave side sends logic 1 during time delay (tW(PU)). After this sequence,
            both master and slave sides return to their idle states.
            The active pull-up feature (one-shot circuit) ensures fast low to high transitions, making the
            ST8034 outputs capable of delivering more than 1 mA, up to an output voltage of 0.9 VCC, at
            a load of 80 pF. At the end of the active pull-up pulse, the output voltage is dependent on the
            internal pull-up resistor value and load current. The current sent to and received from the
            card's I/O lines is limited to 15 mA at a maximum frequency of 1 MHz.
6.5         Shutdown mode
            After a power-on reset, if CMDVCC is high, the ST8034 device enters shutdown mode,
            ensuring only the minimum number of circuits are active while the ST8034 device waits for
            the microcontroller to start a session.
                 All card contacts are inactive. The impedance between the contacts and GND is
                  approximately 200 
                 I/OUC pin is in high impedance with the 10 k pull-up resistor connected to VDD(INTF)
                 The voltage generators are stopped
                 The voltage supervisor is active
                 The internal oscillator runs at its low frequency (fOSC(INT)LOW).
26/40                                        DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                 Functional description
6.6        Activation sequence
           The following device activation sequence is applied when using an external clock, see also
           Figure 12.
           1.     CMDVCC is pulled low (t0).
           2.     The internal oscillator is triggered (t0).
           3.     The internal oscillator changes to high frequency (t1).
           4.     VCC rises from 0 V to 3 V or to 5 V (or to 1.8 V in the case of ST8034P) on
                  a controlled slope (t2).
           5.     I/O is driven high (t3).
           6.     The clock on the CLK output is applied to the C3 contact (t4).
           7.     RST is enabled (t5).
           Time delays
                 t1 = t0 + 384 × 1/fOSC(INT)LOW
                 t2 = t1
                 t3 (tD(START)) = t1 + 17T/2
                 t4 = driven by host microcontroller, t5 > t4 > t3
                 t5 (tD(END)) = t1 + 23T/2.
           T = 64 x 1/fOSC(INT)
                                          Figure 12. Activation sequence
          &0'9&&
              ;7$/
                
               9&&
                ,2                                                                       $75
               &/.
                                                     !QV
            567,1
               567
             ,28&
        ,17(51$/       ORZIUHTXHQF\                                 KLJKIUHTXHQF\
      26&,//$725
                             W   W W      W W W' (1'  W$&7
                                      W W' 67$57
                                                                                                    $0
                                                  DocID024587 Rev 4                                  27/40


Functional description                                               ST8034T, ST8034AT, ST8034P, ST8034C
6.7         Deactivation sequence
            When a session ends, the microcontroller sets CMDVCC high. The ST8034 device then
            executes an automatic deactivation sequence by counting the sequencer back to the
            inactive state (see Figure 13):
            1.    RST goes low (t11).
            2.    The clock is stopped, CLK is low (t12).
            3.    I/O is pulled low (t13).
            4.    VCC falls to 0 V (t14). The deactivation sequence is completed when VCC reaches its
                  inactive state.
            5.    VCC < 0.4 V (tDEACT).
            6.    All card contacts become low impedance to GND. The I/OUC pin remains pulled up to
                  VDD(INTF) by the internal 10 k pull-up resistor.
            7.    The internal oscillator returns to its low frequency mode.
            Time delays
                 t11 = t10 + 3T / 64
                 t12 = t11 + T / 2
                 t13 = t11 + T
                 t14 = t11 + 3T / 2
                 tDEACT = t11 + 3T / 2 + VCC fall time.
            T = 64 x 1/fOSC(INT)
                                     Figure 13. Deactivation sequence
          &0'9&&
                567
                &/.
                 ,2
                9&&
              ;7$/
         ,17(51$/
                                      KLJKIUHTXHQF\                           ORZIUHTXHQF\
       26&,//$725
                                W W W        W W
                                                      W'($&7
                                                                                                   $0
28/40                                               DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                               Functional description
6.8        VCC generator
           The LDO on the VCC output is capable of supplying up to 65 mA continuously at any
           selected VCC value (5 V or 3 V, or even 1.8 V in the case of ST8034P). This output is
           overcurrent protected by a current limiter with a limit threshold value of 120 mA typ., with
           a glitch immunity allowing overcurrent pulses up to 200 mA with duration up to several
           microseconds not causing a deactivation (the average current value must stay below the
           specified current limit, see Table 7 on page 14 and Table 11 on page 21).
           A 100 nF capacitor (min.) with ESR < 350 m should be tied to GND near the VCC pin and
           another low ESR 100 nF capacitor (min.) should be tied to GND also on the card side, near
           the card reader contact C1.
6.9        Fault detection
           The fault conditions monitored by the device are:
                Short-circuit or overcurrent on the VCC pin
                Card removal during transaction
                VDD falling
                VDDP falling
                VDD(INTF) falling
                Overheating.
           There are two different fault detection situations:
                Outside card session (CMDVCC pin is high): the OFF pin is low if the card is not in the
                 reader and high if the card is in the reader. Any voltage drop on VDD, VDDP or VDD(INTF)
                 is detected by the voltage supervisor. This generates an internal power-on reset pulse
                 but does not act upon the OFF pin signal. The card is not powered-up and short-circuits
                 or overheating are not detected.
                In card session (CMDVCC pin is low): when the OFF pin goes low, the fault detection
                 circuit triggers the automatic emergency deactivation sequence (see Figure 14).
           On card insertion or removal, bouncing can occur on the card presence switch (i.e. on the
           PRES signal). Therefore a debouncing feature is integrated in the ST8034 (4.5 ms typically,
           tDEB = 640 × 1/fOSC(INT)LOW). See Figure 15.
           On card insertion, the OFF pin goes high after the debounce time has elapsed. When the
           card is extracted, the automatic card deactivation sequence is performed on the first
           high to low transition on the PRES pin. After this, the OFF pin goes low.
                                           DocID024587 Rev 4                                         29/40


Functional description                                                 ST8034T, ST8034AT, ST8034P, ST8034C
                            Figure 14. Deactivation sequence after card removal
                2))
              35(6
                567
                &/.
                  ,2
               9&&
             ;7$/
                     
         ,17(51$/
                                         KLJKIUHTXHQF\                           ORZIUHTXHQF\
      26&,//$725
                                W                   W  W   W
                                                     W'($&7
                                                                                                     $0
                        Figure 15. Debounce at OFF, CMDVCC, PRES and VCC pins
              35(6
               2))
          &0'9&&                             W                                   W
                                              '(%                                 '(%
                                                                                              
               9&&
                                                                                                     $0
1. Deactivation caused by card withdrawal.
2. Deactivation caused by short-circuit on card side.
30/40                                                 DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                           Functional description
6.10       Card supply voltage (VCC) selection
6.10.1     Automatic determining of card supply voltage (VCC) - all versions
           except ST8034P
           The supply voltage (VCC) that the card requires is determined automatically by monitoring
           the duration of the high state on the CMDVCC pin before the activation command CMDVCC
           falling edge occurs. If the CMDVCC pin stays high for more than 30 ms (tW_VCC), the
           activation is done with VCC = 5 V. If the CMDVCC pin stays high for less than 15 ms, the
           activation is done with VCC = 3 V.
           To activate the card at VCC = 5 V, the CMDVCC pin must stay high for tW_VCC > 30 ms
           before going low:
                            Figure 16. Card activation to VCC = 5 V (tW_VCC > 30 ms)
                 &0'9&&
                                               W:B9&&
                              9RU9                                            9
                     9&&
                                                                                                $0
           To activate the card at VCC = 3 V, the CMDVCC pin must stay high for tW_VCC < 15 ms
           before going low:
                            Figure 17. Card activation to VCC = 3 V (tW_VCC < 15 ms)
                 &0'9&&
                                               W:B9&&
                              9RU9                                            9
                     9&&
                                                                                              $09
                                           DocID024587 Rev 4                                      31/40


Functional description                                         ST8034T, ST8034AT, ST8034P, ST8034C
            If the CMDVCC pin is high for more than 15 ms but less than 30 ms
            (15 ms < tW_VCC < 30 ms), the CMDVCC pin must be set low for t1 (200 s < t1 < 700 s)
            and then high for t2 (200 s < t2 < 15 ms) before going low:
                               Figure 18. Card activation to VCC = 3 V, tW_VCC >15 ms
                 &0'9&&
                                              W:B9&&                W        W
                              9RU9                                                            9
                     9&&
                                                                                                       $09
            If the CMDVCC pin is high for more than 30 ms (card inactive), and if the card needs to be
            activated at 3 V, the sequence shown in Figure 18 applies: the CMDVCC pin must be set
            low for t1 (200 s < t1 < 700 s) and then high for t2 (200 s < t2 < 15 ms) before going low.
6.10.2      Card supply (VCC) selection by tristate VCC_SEL pin (ST8034P only)
            For the ST8034P device, a 1.8 V card supply feature was added and all the 5 V, 3 V or 1.8 V
            card supply (VCC) levels are pin-selectable by the single VCC_SEL input pin which works in
            a tristate mode, see Table 14. To define a logic level in the case of the “left-floating” state, an
            internal resistor divider (285 + 285 k) between VDD(INTF) and GND is implemented on this
            pin. The VCC voltage value should not be increased in active mode, as this could cause an
            overcurrent condition and deactivation due to an attempt to step change the voltage on the
            CVCC capacitor.
                                           Table 14. ST8034P VCC selection
                            VCC_SEL pin level                     VCC output (card supply) voltage [V]
                                    High                                             5
                                    Low                                              3
                                  Floating                                          1.8
6.11        Chip select (ST8034C only)
            The chip select (CS) input is active high, meaning normal operation when the CS input is in
            logic high state. When the CS pin goes low, the status of the ST8034C device is frozen
            (i.e. the status of control inputs RSTIN and CMDVCC is latched) and the I/OUC pin on the
            microcontroller interface goes into a high impedance mode (with pull-up resistor to
            VDD(INTF)), not transferring any data to or from the card. The OFF output pin also goes into
            a high impedance mode. This allows the microcontroller interface pins to be shared among
            multiple smartcard interfaces connected in parallel. The status and all the ST8034C device
            functions (including the card) are maintained for immediate use when the CS goes high
            again. For this reason CLKIN clock input is not affected by the chip select, the clock is
            provided to the ST8034C device and to the card even when the CS is low.
32/40                                        DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                Package information
7          Package information
           In order to meet environmental requirements, ST offers these devices in different grades of
           ECOPACK® packages, depending on their level of environmental compliance. ECOPACK
           specifications, grade definitions and product status are available at: www.st.com.
           ECOPACK is an ST trademark.
                              Figure 19. SO16 - 3.9 x 9.9 mm body package outline
                   K[
                                                                                                N
                                           DocID024587 Rev 4                                      33/40


Package information                                             ST8034T, ST8034AT, ST8034P, ST8034C
                         Table 15. SO16 - 3.9 x 9.9 mm body package mechanical data
                                                    Dimensions (mm)
                Symbol                                                                                Notes
                                       Min.                 Typ.                  Max.
                    A                                                             1.75
                   A1                  0.10                                       0.25
                   A2                  1.25
                    b                  0.31                                       0.51
                    c                  0.17                                       0.25
                                                                                                        (1)
                    D                  9.80                 9.90                 10.00
                    E                  5.80                 6.00                  6.20
                                                                                                        (2)
                   E1                  3.80                 3.90                  4.00
                    e                                       1.27
                    h                  0.25                                       0.50
                    L                  0.40                                       1.27
                                                                                                        (3)
                    k                    0                                          8
                   ccc                                                            0.10
           1. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or
              gate burrs should not exceed 0.15 mm in total (both sides).
           2. Dimension “E1” does not include interlead flash or protrusions. Interlead flash or protrusions
              should not exceed 0.25 mm (per side).
           3. Degrees.
                         Figure 20. Recommended footprint SO16 - 3.9 x 9.9 mm body
                                                       
                                                                                             
                                                                                                             62)
34/40                                       DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                      Package information
                    Figure 21. QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch package outline
                     5 RSWLRQDO                %277209,(:
                                                       '
                                                                       ([SRVHGSDG
                                                      
                            /
                                                                 
                                                                 
                                                                                   (
                                                                 
                                                                 
                                  3LQ
                         LGHQWLILFDWLRQ                                 /[
                                                                 E[ OHDGVSHUVLGH
                                               H
                                                    H
                       &
                                                                         $
                                                                                 6($7,1*3/$1(
                          $           $
                                                                          &
                 &                           7239,(:
              /($'6&23/$1$5,7<
                                                    
                                                                   
                                                                   
                                                                                     (
                                                                   
                                                                             (
                                                                    
                                                           
                                                            '
                                                       '
                                                                                               352-(&7,21
                                            DocID024587 Rev 4                                             35/40


Package information                                                    ST8034T, ST8034AT, ST8034P, ST8034C
             Table 16. QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch package mechanical data(1), (2), (3)
                                                         Dimensions (mm)
                Symbol                                                                              Note
                                         Nom.                     Min.                   Max.
                    A                     0.75                    0.70                   0.80
                    A1                    0.02                      0                    0.05
                    A3                    0.20
                    b                     0.25                    0.18                   0.30
                    D                      3                      2.90                   3.10
                    D2                    1.70                    1.50                   1.80
                    E                      3                      2.90                   3.10
                    E2                    1.70                    1.50                   1.80
                     e                    0.50
                                                                                                     (4)
                    L                     0.40                    0.30                   0.50
           1. The lead size is comprehensive of the thickness of the lead finishing material.
           2. Dimensions do not include mold protrusion, not to exceed 0.15 mm.
           3. Package outline exclusive of metal burr dimensions.
           4. The value of “L” a JEDEC norm is min. 0.35 - max. 0.45.
                  Figure 22. Recommended footprint QFN16 - 3 x 3 x 0.8 mm, 0.5 mm pitch
                                                               
                                                               
                                                             
                                
                                                                                              
                                                                                    
                                                                                 
                                                                                               
                                                                                    
                                                                                      
                                                                    
                                                                            
                                                                     
                                                           
36/40                                          DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                          Tape and reel information
8              Tape and reel information
                                  Figure 23. Carrier tape for SO16 - 3.9 x 9.9 mm
             
               %R
                                 5                                                                  5HI
                                W\SLFDO
                                              ;                ;
              .
      .R
                                                5HI
                                                                         5HI
                                                              5HI
                                           6HFWLRQ;;
1. Measured from centerline of sprocket hole to centerline of pocket.
2. Cumulative tolerance of 10 sprocket holes is ± 0.20.
3. Other material available.
4. All dimensions are in millimeters unless otherwise stated.
                         Table 17. Dimensions of carrier tape for SO16 - 3.9 x 9.9 mm
        Ao                Bo                  Ko                   K1                 F          P1              W
   6.55 ± 0.1         10.38 ± 0.1         2.10 ± 0.1           1.80 ± 0.1         7.50 ± 0.1  8.00 ± 0.1    16.00 ± 0.3
                                                       DocID024587 Rev 4                                           37/40


Tape and reel information                                                 ST8034T, ST8034AT, ST8034P, ST8034C
                                Figure 24. Carrier tape for QFN16 - 3 x 3 x 0.55 mm
              7
    
          &/          %R
                        5HI
                   .R
                                                                                             5HI
                                                                                             5
           6HFWLRQ<<                                                                                       5HI
                                                                                                      5HI
                                                                                    5HI5
                                                                                                  9LHZ
1. Measured from centerline of sprocket hole to centerline of pocket.
2. Cumulative tolerance of 10 sprocket holes is ± 0.20.
3. Other material available.
4. Typical SR of form tape from 105 to 1010 /sq.
5. All dimensions are in millimeters unless otherwise stated.
                     Table 18. Dimensions of carrier tape for QFN16 - 3 x 3 x 0.55 mm
         Ao                     Bo                   Ko                   F                   P1                       W
     3.30 ± 0.1             3.30 ± 0.1           0.80 ± 0.1           5.50 ± 0.1         8.00 ± 0.1             12.00 ± 0.3
                                    Table 19. Tape and reel specification QFN16
                          Carrier tape                            Cover tape                         Lockreel 7 / 13"
  Quantity
  per reel         Part no.                                Part no.                            Part no.
                                     Description                           Description                           Description
                  (vendor)                                (vendor)                             (vendor)
                                     Carrier tape
                                                                           Cover tape
   3000         434146 (Cpak)       12 mm width,       437150 (Cpak)                       434543 (peak)         13" lockreel
                                                                          9.2 mm width
                                     8 mm pitch
38/40                                                DocID024587 Rev 4


ST8034T, ST8034AT, ST8034P, ST8034C                                                Revision history
9          Revision history
                                 Table 20. Document revision history
                Date     Revision                                Changes
            06-May-2013      1     Initial release.
                                   – Removed footnote reference from ST8034P in Table 1: Device
                                      summary.
                                   – Updated IDD(INTF) maximum value in Table 7: Supply voltages
             17-Jul-2013     2     – Modified Figure 4: Pin connections ST8034T and ST8034AT, top
                                      view.
                                   – Added sentence to the end of Section 6.10.2: Card supply (VCC)
                                      selection by tristate VCC_SEL pin (ST8034P only).
                                   – Removed footnote reference from ST8034T in Table 1: Device
            26-Aug-2013      3        summary.
                                   – Minor corrections throughout document.
                                   – Removed footnote reference from ST8034CQR in Table 1: Device
            31-Oct-2013      4        summary on page 6.
                                   – Minor modifications throughout document.
                                    DocID024587 Rev 4                                           39/40


                                                                                     ST8034T, ST8034AT, ST8034P, ST8034C
                                                             Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
                            ST and the ST logo are trademarks or registered trademarks of ST in various countries.
                           Information in this document supersedes and replaces all information previously supplied.
            The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
                                                 © 2013 STMicroelectronics - All rights reserved
                                                     STMicroelectronics group of companies
   Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
       Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
                                                                   www.st.com
40/40                                                        DocID024587 Rev 4


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 ST8034ATDT ST8034CQR ST8034PQR ST8034TDT
