Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 19 23:36:00 2025
| Host         : Lab running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1730)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (579)
5. checking no_input_delay (73)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1730)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (579)
--------------------------------------------------
 There are 579 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (73)
-------------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.912        0.000                      0                30234        0.056        0.000                      0                30234        3.000        0.000                       0                 11167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)             Period(ns)      Frequency(MHz)
-----            ------------             ----------      --------------
CLK100MHZ        {0.000 5.000}            10.000          100.000         
  clk_out2_mmcm  {0.000 31.250}           62.500          16.000          
  clkfbout_mmcm  {0.000 5.000}            10.000          100.000         
sys_clk_pin      {0.000 15258.791}        30517.582       0.033           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out2_mmcm       22.814        0.000                      0                19879        0.056        0.000                      0                19879       30.120        0.000                       0                 10170  
  clkfbout_mmcm                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk_pin        30508.291        0.000                      0                 1961        0.106        0.000                      0                 1961    15258.288        0.000                       0                   993  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out2_mmcm       19.883        0.000                      0                   38        2.294        0.000                      0                   38  
clk_out2_mmcm  sys_clk_pin         10.912        0.000                      0                   50        0.716        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           36.767        0.000                      0                 7911        0.501        0.000                      0                 7911  
**async_default**  sys_clk_pin        clk_out2_mmcm           17.357        0.000                      0                   20        4.038        0.000                      0                   20  
**async_default**  sys_clk_pin        sys_clk_pin          30513.564        0.000                      0                  425        0.380        0.000                      0                  425  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       22.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.814ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        39.020ns  (logic 8.747ns (22.417%)  route 30.273ns (77.583%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 61.469 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.773    35.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    36.078 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.698    36.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.105    36.881 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          1.576    38.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.478    61.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.403    61.871    
                         clock uncertainty           -0.110    61.761    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    61.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.271    
                         arrival time                         -38.457    
  -------------------------------------------------------------------
                         slack                                 22.814    

Slack (MET) :             22.824ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        39.090ns  (logic 8.747ns (22.376%)  route 30.343ns (77.624%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 61.550 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.503    35.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.105    35.808 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.943    36.751    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.105    36.856 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          1.672    38.528    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.559    61.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.403    61.952    
                         clock uncertainty           -0.110    61.842    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.352    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.352    
                         arrival time                         -38.528    
  -------------------------------------------------------------------
                         slack                                 22.824    

Slack (MET) :             22.846ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        39.173ns  (logic 8.747ns (22.329%)  route 30.426ns (77.671%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 61.552 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.773    35.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    36.078 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          1.047    37.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.105    37.230 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_0_i_1/O
                         net (fo=2, routed)           1.381    38.611    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_0[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.561    61.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
                         clock pessimism              0.403    61.954    
                         clock uncertainty           -0.110    61.844    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    61.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.457    
                         arrival time                         -38.611    
  -------------------------------------------------------------------
                         slack                                 22.846    

Slack (MET) :             22.868ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        38.965ns  (logic 8.747ns (22.448%)  route 30.218ns (77.552%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 61.469 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.503    35.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.105    35.808 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.866    36.674    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.105    36.779 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.624    38.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.478    61.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.403    61.871    
                         clock uncertainty           -0.110    61.761    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.271    
                         arrival time                         -38.403    
  -------------------------------------------------------------------
                         slack                                 22.868    

Slack (MET) :             22.885ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        39.029ns  (logic 8.747ns (22.411%)  route 30.282ns (77.589%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 61.550 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.503    35.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.105    35.808 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.866    36.674    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.105    36.779 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.688    38.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.559    61.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.403    61.952    
                         clock uncertainty           -0.110    61.842    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.352    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.352    
                         arrival time                         -38.467    
  -------------------------------------------------------------------
                         slack                                 22.885    

Slack (MET) :             22.885ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        39.029ns  (logic 8.747ns (22.412%)  route 30.282ns (77.588%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 61.550 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.773    35.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_15
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.105    36.078 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32/O
                         net (fo=21, routed)          0.680    36.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_32_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I4_O)        0.105    36.863 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.604    38.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.559    61.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.403    61.952    
                         clock uncertainty           -0.110    61.842    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.352    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.352    
                         arrival time                         -38.467    
  -------------------------------------------------------------------
                         slack                                 22.885    

Slack (MET) :             22.941ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        38.786ns  (logic 8.747ns (22.552%)  route 30.039ns (77.448%))
  Logic Levels:           55  (CARRY4=13 LUT2=3 LUT3=6 LUT4=4 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.208ns = ( 61.292 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.523    35.723    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X36Y77         LUT5 (Prop_lut5_I1_O)        0.105    35.828 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_1__1/O
                         net (fo=70, routed)          0.994    36.823    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dp_gt_0.vld_set
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.105    36.928 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[45]_i_1__0/O
                         net (fo=33, routed)          1.296    38.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[45]_1
    SLICE_X54Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.301    61.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X54Y103        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/C
                         clock pessimism              0.336    61.627    
                         clock uncertainty           -0.110    61.517    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.352    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -38.224    
  -------------------------------------------------------------------
                         slack                                 22.941    

Slack (MET) :             22.944ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        38.964ns  (logic 8.747ns (22.449%)  route 30.217ns (77.551%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.681    35.881    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X36Y74         LUT5 (Prop_lut5_I2_O)        0.105    35.986 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[83]_i_1/O
                         net (fo=2, routed)           0.659    36.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[47]
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.105    36.751 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          1.651    38.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.553    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y15         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.403    61.946    
                         clock uncertainty           -0.110    61.836    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.346    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         61.346    
                         arrival time                         -38.402    
  -------------------------------------------------------------------
                         slack                                 22.944    

Slack (MET) :             22.963ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        38.951ns  (logic 8.915ns (22.888%)  route 30.036ns (77.112%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 61.550 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.627    35.827    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X37Y75         LUT5 (Prop_lut5_I2_O)        0.110    35.937 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.612    36.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X37Y72         LUT6 (Prop_lut6_I2_O)        0.268    36.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          1.572    38.389    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.559    61.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y16         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.403    61.952    
                         clock uncertainty           -0.110    61.842    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.352    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         61.352    
                         arrival time                         -38.389    
  -------------------------------------------------------------------
                         slack                                 22.963    

Slack (MET) :             22.975ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        38.945ns  (logic 8.747ns (22.460%)  route 30.198ns (77.540%))
  Logic Levels:           55  (CARRY4=13 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=25)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 61.556 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.617    -0.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X28Y75         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]/Q
                         net (fo=53, routed)          1.312     1.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[0]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.119     1.248 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23/O
                         net (fo=4, routed)           0.807     2.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry_i_23_n_0
    SLICE_X25Y81         LUT6 (Prop_lut6_I0_O)        0.275     2.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55/O
                         net (fo=1, routed)           0.868     3.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_55_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I0_O)        0.105     3.303 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0/O
                         net (fo=2, routed)           0.369     3.672    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_35__0_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I5_O)        0.105     3.777 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18/O
                         net (fo=11, routed)          0.825     4.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.105     4.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=2, routed)           0.332     5.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     5.143 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28/O
                         net (fo=6, routed)           0.760     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__28_n_0
    SLICE_X45Y84         LUT4 (Prop_lut4_I0_O)        0.105     6.009 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__3/O
                         net (fo=87, routed)          1.045     7.054    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_1
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.128     7.182 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_5__10/O
                         net (fo=4, routed)           0.576     7.758    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[9]
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.268     8.026 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.513     8.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_2
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.644 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__69/O
                         net (fo=21, routed)          0.580     9.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_9
    SLICE_X66Y95         LUT4 (Prop_lut4_I3_O)        0.105     9.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_60/O
                         net (fo=35, routed)          0.957    10.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X65Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.392 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_51/O
                         net (fo=1, routed)           0.816    11.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X47Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.313 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__2/O
                         net (fo=71, routed)          0.930    12.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.105    12.348 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2/O
                         net (fo=1, routed)           0.383    12.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__2_n_0
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.105    12.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.582    13.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X58Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    13.898 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.996 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    13.996    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.094    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.192 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.290 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    14.388    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.584 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    14.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=10, routed)          0.877    15.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.269    15.922 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14/O
                         net (fo=34, routed)          0.533    16.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.275    16.730 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           0.593    17.323    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.105    17.428 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.506    17.934    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.105    18.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          0.830    18.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.105    18.973 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.691    19.664    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.105    19.769 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__29/O
                         net (fo=8, routed)           0.454    20.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_8__36_2
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    20.327 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__14/O
                         net (fo=8, routed)           0.406    20.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_71
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.105    20.839 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__105/O
                         net (fo=7, routed)           0.506    21.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_valid
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_13__5/O
                         net (fo=2, routed)           0.548    21.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_8__12
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105    22.103 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_12__9/O
                         net (fo=3, routed)           0.518    22.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.105    22.726 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3/O
                         net (fo=4, routed)           0.677    23.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I4_O)        0.105    23.508 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__12/O
                         net (fo=2, routed)           0.409    23.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.022 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__13/O
                         net (fo=19, routed)          0.544    24.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_5
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.105    24.671 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=31, routed)          1.192    25.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X21Y89         LUT6 (Prop_lut6_I1_O)        0.105    25.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__8/O
                         net (fo=1, routed)           0.795    26.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.126    26.888 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__4/O
                         net (fo=4, routed)           0.490    27.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.267    27.646 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    27.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    28.086 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    28.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.841    29.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_90[0]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.278    29.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9/O
                         net (fo=5, routed)           0.615    29.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_7__9_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.275    30.226 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=37, routed)          0.880    31.106    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.108    31.214 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.482    31.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[22]
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.267    31.962 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    31.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[2]
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    32.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    32.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    32.426 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.824    33.251    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X36Y77         LUT6 (Prop_lut6_I2_O)        0.275    33.526 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__9/O
                         net (fo=8, routed)           0.371    33.897    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_5
    SLICE_X34Y78         LUT5 (Prop_lut5_I4_O)        0.105    34.002 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__17/O
                         net (fo=2, routed)           0.472    34.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.105    34.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__0/O
                         net (fo=6, routed)           0.516    35.095    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_56
    SLICE_X35Y78         LUT6 (Prop_lut6_I2_O)        0.105    35.200 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__12/O
                         net (fo=24, routed)          0.503    35.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X35Y75         LUT5 (Prop_lut5_I1_O)        0.105    35.808 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__32/O
                         net (fo=23, routed)          0.943    36.751    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.105    36.856 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          1.526    38.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.565    61.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKBWRCLK
                         clock pessimism              0.403    61.958    
                         clock uncertainty           -0.110    61.848    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    61.358    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1
  -------------------------------------------------------------------
                         required time                         61.358    
                         arrival time                         -38.383    
  -------------------------------------------------------------------
                         slack                                 22.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/r_comp_op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.265%)  route 0.206ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X70Y149        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.531 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_mode_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/r_comp_op_reg[2]_0[0]
    SLICE_X71Y150        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/r_comp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.847    -0.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/clk_out2
    SLICE_X71Y150        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/r_comp_op_reg[0]/C
                         clock pessimism              0.514    -0.426    
    SLICE_X71Y150        FDCE (Hold_fdce_C_D)         0.046    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch1/r_comp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[141]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.293ns (66.578%)  route 0.147ns (33.422%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.554    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X84Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.555 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[141]/Q
                         net (fo=1, routed)           0.147    -0.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[141]
    SLICE_X83Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[27]_i_7__0_n_0
    SLICE_X83Y125        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.298 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_3/O
                         net (fo=1, routed)           0.000    -0.298    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_3_n_0
    SLICE_X83Y125        MUXF8 (Prop_muxf8_I1_O)      0.019    -0.279 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[21]
    SLICE_X83Y125        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.819    -0.968    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X83Y125        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism              0.509    -0.459    
    SLICE_X83Y125        FDRE (Hold_fdre_C_D)         0.105    -0.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.098%)  route 0.285ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.578    -0.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X59Y116        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.554 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[0]/Q
                         net (fo=23, routed)          0.285    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/ADDRD0
    SLICE_X56Y116        RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.849    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X56Y116        RAMS32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism              0.280    -0.658    
    SLICE_X56Y116        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y15     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y13     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y19     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y12     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y14     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y16     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X52Y119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X52Y119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X56Y116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30508.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    15258.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30508.291ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 1.086ns (11.692%)  route 8.202ns (88.308%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.123     9.229    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X51Y159        LUT4 (Prop_lut4_I1_O)        0.261     9.490 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/wakeupProgram_4[8]_i_2/O
                         net (fo=46, routed)          2.490    11.980    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_1
    SLICE_X40Y153        LUT6 (Prop_lut6_I1_O)        0.267    12.247 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__9/O
                         net (fo=1, routed)           1.008    13.254    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_6__9_n_0
    SLICE_X47Y154        LUT6 (Prop_lut6_I5_O)        0.105    13.359 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_4__11/O
                         net (fo=1, routed)           0.582    13.941    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_4__11_n_0
    SLICE_X46Y154        LUT6 (Prop_lut6_I4_O)        0.105    14.046 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[9]_i_1__24/O
                         net (fo=1, routed)           0.000    14.046    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[9]
    SLICE_X46Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.288 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X46Y154        FDCE (Setup_fdce_C_D)        0.076 30522.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                      30522.336    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                              30508.291    

Slack (MET) :             30508.729ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.086ns (12.278%)  route 7.759ns (87.722%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.123     9.229    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X51Y159        LUT4 (Prop_lut4_I1_O)        0.261     9.490 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/wakeupProgram_4[8]_i_2/O
                         net (fo=46, routed)          2.437    11.927    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/qout_r_reg[4]
    SLICE_X41Y154        LUT6 (Prop_lut6_I1_O)        0.267    12.194 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/qout_r[8]_i_8__4/O
                         net (fo=1, routed)           0.867    13.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r_reg[8]_2
    SLICE_X44Y154        LUT6 (Prop_lut6_I0_O)        0.105    13.166 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[8]_i_3__15/O
                         net (fo=1, routed)           0.333    13.498    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[8]_i_3__15_n_0
    SLICE_X44Y153        LUT6 (Prop_lut6_I1_O)        0.105    13.603 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/qout_r[8]_i_1__27/O
                         net (fo=1, routed)           0.000    13.603    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/D[8]
    SLICE_X44Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X44Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y153        FDCE (Setup_fdce_C_D)        0.074 30522.336    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                      30522.332    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                              30508.729    

Slack (MET) :             30508.734ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 0.878ns (10.140%)  route 7.781ns (89.860%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 30522.158 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.546    10.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I0_O)        0.267    10.414 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_1/O
                         net (fo=32, routed)          3.003    13.417    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1_n_51
    SLICE_X36Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.378 30522.156    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/low_speed_clk_i
    SLICE_X36Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[12]/C
                         clock pessimism              0.163 30522.318    
                         clock uncertainty           -0.035 30522.283    
    SLICE_X36Y149        FDRE (Setup_fdre_C_CE)      -0.136 30522.146    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[12]
  -------------------------------------------------------------------
                         required time                      30522.150    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                              30508.734    

Slack (MET) :             30508.734ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 0.878ns (10.140%)  route 7.781ns (89.860%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 30522.158 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.546    10.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I0_O)        0.267    10.414 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_1/O
                         net (fo=32, routed)          3.003    13.417    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1_n_51
    SLICE_X36Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.378 30522.156    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/low_speed_clk_i
    SLICE_X36Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[17]/C
                         clock pessimism              0.163 30522.318    
                         clock uncertainty           -0.035 30522.283    
    SLICE_X36Y149        FDRE (Setup_fdre_C_CE)      -0.136 30522.146    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_7_reg[17]
  -------------------------------------------------------------------
                         required time                      30522.150    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                              30508.734    

Slack (MET) :             30508.912ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.983ns (11.627%)  route 7.472ns (88.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.030    13.213    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[10]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y155        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[10]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                              30508.912    

Slack (MET) :             30508.912ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 0.983ns (11.627%)  route 7.472ns (88.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.030    13.213    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y155        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                              30508.912    

Slack (MET) :             30508.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.983ns (11.629%)  route 7.470ns (88.371%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.029    13.211    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y157        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[21]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                              30508.914    

Slack (MET) :             30508.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.983ns (11.629%)  route 7.470ns (88.371%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.029    13.211    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y157        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                              30508.914    

Slack (MET) :             30508.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.983ns (11.629%)  route 7.470ns (88.371%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.029    13.211    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y157        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                              30508.914    

Slack (MET) :             30508.914ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.983ns (11.629%)  route 7.470ns (88.371%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 30522.068 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.348     5.106 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]/Q
                         net (fo=100, routed)         4.232     9.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[2]
    SLICE_X54Y159        LUT2 (Prop_lut2_I0_O)        0.263     9.601 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2/O
                         net (fo=4, routed)           0.857    10.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/backupRegs_7[31]_i_2_n_0
    SLICE_X52Y158        LUT6 (Prop_lut6_I2_O)        0.267    10.725 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          1.353    12.078    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4_n_0
    SLICE_X44Y151        LUT6 (Prop_lut6_I3_O)        0.105    12.183 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_167[25]_i_1/O
                         net (fo=26, routed)          1.029    13.211    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[0]_0[0]
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.289 30522.068    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/low_speed_clk_i
    SLICE_X44Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/C
                         clock pessimism              0.229 30522.297    
                         clock uncertainty           -0.035 30522.262    
    SLICE_X44Y157        FDCE (Setup_fdce_C_CE)      -0.136 30522.125    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]
  -------------------------------------------------------------------
                         required time                      30522.125    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                              30508.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.612%)  route 0.264ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.586     1.591    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDCE (Prop_fdce_C_Q)         0.128     1.719 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/Q
                         net (fo=2, routed)           0.264     1.984    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[38]
    SLICE_X55Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X55Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.018     1.878    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_15_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.393%)  route 0.287ns (63.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X52Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.164     1.754 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/Q
                         net (fo=22, routed)          0.287     2.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[10]
    SLICE_X43Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_15_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.858     2.114    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/low_speed_clk_i
    SLICE_X43Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_15_reg[10]/C
                         clock pessimism             -0.251     1.863    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.070     1.933    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_15_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.393%)  route 0.287ns (63.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X52Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.164     1.754 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[10]/Q
                         net (fo=22, routed)          0.287     2.041    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[10]
    SLICE_X42Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.858     2.114    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/low_speed_clk_i
    SLICE_X42Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_0_reg[10]/C
                         clock pessimism             -0.251     1.863    
    SLICE_X42Y149        FDRE (Hold_fdre_C_D)         0.059     1.922    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.253%)  route 0.296ns (67.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.586     1.591    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y148        FDCE (Prop_fdce_C_Q)         0.141     1.732 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.296     2.028    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[15]
    SLICE_X54Y153        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y153        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y153        FDRE (Hold_fdre_C_D)         0.046     1.905    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.804%)  route 0.334ns (64.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.587     1.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X51Y149        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     1.733 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/Q
                         net (fo=42, routed)          0.334     2.067    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Queue_1_io_deq_bits_data[0]
    SLICE_X46Y155        LUT3 (Prop_lut3_I0_O)        0.045     2.112 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_148[26]_i_1/O
                         net (fo=1, routed)           0.000     2.112    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[41]_2[26]
    SLICE_X46Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/low_speed_clk_i
    SLICE_X46Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[26]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X46Y155        FDCE (Hold_fdce_C_D)         0.120     1.979    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.113%)  route 0.290ns (63.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.587     1.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X52Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDCE (Prop_fdce_C_Q)         0.164     1.756 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.290     2.046    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[11]
    SLICE_X52Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X52Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.052     1.912    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.367%)  route 0.294ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.587     1.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.128     1.720 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.294     2.014    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[9]
    SLICE_X54Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y150        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[9]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.018     1.878    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.046%)  route 0.298ns (69.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.587     1.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDCE (Prop_fdce_C_Q)         0.128     1.720 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/Q
                         net (fo=2, routed)           0.298     2.018    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[30]
    SLICE_X53Y152        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X53Y152        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[30]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X53Y152        FDRE (Hold_fdre_C_D)         0.017     1.877    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.684%)  route 0.303ns (70.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.587     1.592    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDCE (Prop_fdce_C_Q)         0.128     1.720 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           0.303     2.023    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[14]
    SLICE_X53Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X53Y151        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X53Y151        FDRE (Hold_fdre_C_D)         0.017     1.877    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.413%)  route 0.323ns (69.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.586     1.591    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDCE (Prop_fdce_C_Q)         0.141     1.732 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/Q
                         net (fo=1, routed)           0.323     2.055    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[25]
    SLICE_X54Y153        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/low_speed_clk_i
    SLICE_X54Y153        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y153        FDRE (Hold_fdre_C_D)         0.047     1.906    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15258.791 }
Period(ns):         30517.582
Sources:            { CLK32768KHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         30517.582   30515.990  BUFGCTRL_X0Y1  CLK32768KHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X45Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X46Y153  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X46Y153  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X47Y151  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X47Y151  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X49Y150  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X49Y150  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         15258.788   15258.288  SLICE_X45Y156  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_355_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         15258.788   15258.288  SLICE_X45Y156  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X46Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X46Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X46Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X46Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X52Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         15258.788   15258.288  SLICE_X52Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_0_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X49Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X49Y166  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X45Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X45Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/AsyncResetRegVec_1/reg_0/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X46Y153  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X46Y153  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X44Y152  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_145_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X49Y153  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X51Y154  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/T_148_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       19.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.247ns  (logic 0.433ns (34.720%)  route 0.814ns (65.280%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X52Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y155        FDCE (Prop_fdce_C_Q)         0.433 61040.359 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/Q
                         net (fo=1, routed)           0.814 61041.172    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[19]
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X52Y146        FDCE (Setup_fdce_C_D)       -0.015 61061.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                      61061.051    
                         arrival time                       -61041.168    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.913ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.220ns  (logic 0.433ns (35.496%)  route 0.787ns (64.504%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y154        FDCE (Prop_fdce_C_Q)         0.433 61040.359 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.787 61041.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[9]
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X52Y146        FDCE (Setup_fdce_C_D)       -0.012 61061.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                      61061.059    
                         arrival time                       -61041.145    
  -------------------------------------------------------------------
                         slack                                 19.913    

Slack (MET) :             19.920ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.183ns  (logic 0.379ns (32.038%)  route 0.804ns (67.962%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X53Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y154        FDCE (Prop_fdce_C_Q)         0.379 61040.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)           0.804 61041.109    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[16]
    SLICE_X53Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X53Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X53Y146        FDCE (Setup_fdce_C_D)       -0.042 61061.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61041.109    
  -------------------------------------------------------------------
                         slack                                 19.920    

Slack (MET) :             19.991ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.116ns  (logic 0.379ns (33.961%)  route 0.737ns (66.039%))
  Logic Levels:           0  
  Clock Path Skew:        -5.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X49Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.379 61040.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[29]/Q
                         net (fo=1, routed)           0.737 61041.043    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[29]
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X51Y147        FDCE (Setup_fdce_C_D)       -0.039 61061.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                      61061.031    
                         arrival time                       -61041.035    
  -------------------------------------------------------------------
                         slack                                 19.991    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.105ns  (logic 0.379ns (34.304%)  route 0.726ns (65.696%))
  Logic Levels:           0  
  Clock Path Skew:        -5.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X50Y157        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDCE (Prop_fdce_C_Q)         0.379 61040.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           0.726 61041.031    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[27]
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X50Y147        FDCE (Setup_fdce_C_D)       -0.039 61061.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                      61061.031    
                         arrival time                       -61041.027    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.014ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        0.949ns  (logic 0.348ns (36.661%)  route 0.601ns (63.339%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X51Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDCE (Prop_fdce_C_Q)         0.348 61040.273 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/Q
                         net (fo=1, routed)           0.601 61040.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[31]
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X51Y147        FDCE (Setup_fdce_C_D)       -0.181 61060.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61040.875    
  -------------------------------------------------------------------
                         slack                                 20.014    

Slack (MET) :             20.017ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.053ns  (logic 0.433ns (41.126%)  route 0.620ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y154        FDCE (Prop_fdce_C_Q)         0.433 61040.359 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[22]/Q
                         net (fo=1, routed)           0.620 61040.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[22]
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X51Y147        FDCE (Setup_fdce_C_D)       -0.075 61060.992    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                      61060.992    
                         arrival time                       -61040.977    
  -------------------------------------------------------------------
                         slack                                 20.017    

Slack (MET) :             20.063ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.455%)  route 0.661ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X51Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDCE (Prop_fdce_C_Q)         0.379 61040.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)           0.661 61040.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[26]
    SLICE_X50Y145        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y145        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X50Y145        FDCE (Setup_fdce_C_D)       -0.042 61061.023    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61040.961    
  -------------------------------------------------------------------
                         slack                                 20.063    

Slack (MET) :             20.067ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.030ns  (logic 0.433ns (42.037%)  route 0.597ns (57.963%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.760ns = ( 61039.926 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.399 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X44Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDCE (Prop_fdce_C_Q)         0.433 61040.359 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.597 61040.957    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[11]
    SLICE_X50Y145        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y145        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X50Y145        FDCE (Setup_fdce_C_D)       -0.047 61061.020    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                      61061.023    
                         arrival time                       -61040.957    
  -------------------------------------------------------------------
                         slack                                 20.067    

Slack (MET) :             20.067ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.523%)  route 0.688ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        -5.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 61061.293 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 61039.922 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397 61039.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X49Y156        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDCE (Prop_fdce_C_Q)         0.379 61040.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           0.688 61040.992    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[28]
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302 61061.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X52Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.000 61061.293    
                         clock uncertainty           -0.225 61061.066    
    SLICE_X52Y146        FDCE (Setup_fdce_C_D)       -0.012 61061.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                      61061.059    
                         arrival time                       -61040.992    
  -------------------------------------------------------------------
                         slack                                 20.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.294ns  (arrival time - required time)
  Source:                 CLK32768KHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.315ns (19.232%)  route 1.325ns (80.768%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.635     1.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/low_speed_clk_i
    SLICE_X64Y155        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.848    -0.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/clk_out2
    SLICE_X64Y155        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.000    -0.938    
                         clock uncertainty            0.225    -0.713    
    SLICE_X64Y155        FDCE (Hold_fdce_C_D)         0.060    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.581ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.175%)  route 0.191ns (53.825%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y152        FDCE (Prop_fdce_C_Q)         0.164     1.754 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           0.191     1.945    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[14]
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.225    -0.705    
    SLICE_X50Y147        FDCE (Hold_fdce_C_D)         0.070    -0.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.649%)  route 0.195ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y151        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        FDCE (Prop_fdce_C_Q)         0.164     1.754 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.195     1.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[5]
    SLICE_X50Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.856    -0.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.225    -0.706    
    SLICE_X50Y146        FDCE (Hold_fdce_C_D)         0.075    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.981%)  route 0.212ns (60.019%))
  Logic Levels:           0  
  Clock Path Skew:        -2.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/low_speed_clk_i
    SLICE_X50Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.212     1.938    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtcToggle_a
    SLICE_X49Y117        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.848    -0.939    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X49Y117        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.939    
                         clock uncertainty            0.225    -0.714    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.059    -0.655    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.727%)  route 0.195ns (54.273%))
  Logic Levels:           0  
  Clock Path Skew:        -2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X52Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.164     1.753 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[20]/Q
                         net (fo=1, routed)           0.195     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[20]
    SLICE_X52Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X52Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.225    -0.705    
    SLICE_X52Y147        FDCE (Hold_fdce_C_D)         0.059    -0.646    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.603ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.766%)  route 0.232ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X49Y151        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[13]/Q
                         net (fo=1, routed)           0.232     1.964    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[13]
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.225    -0.705    
    SLICE_X50Y147        FDCE (Hold_fdce_C_D)         0.066    -0.639    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.326%)  route 0.198ns (54.674%))
  Logic Levels:           0  
  Clock Path Skew:        -2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X46Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y152        FDCE (Prop_fdce_C_Q)         0.164     1.754 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.198     1.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[1]
    SLICE_X50Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.856    -0.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X50Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.225    -0.706    
    SLICE_X50Y146        FDCE (Hold_fdce_C_D)         0.047    -0.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.618ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.761%)  route 0.253ns (64.239%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X51Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDCE (Prop_fdce_C_Q)         0.141     1.730 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           0.253     1.984    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[18]
    SLICE_X53Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.856    -0.931    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X53Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.225    -0.706    
    SLICE_X53Y146        FDCE (Hold_fdce_C_D)         0.072    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.279%)  route 0.259ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X47Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y152        FDCE (Prop_fdce_C_Q)         0.141     1.731 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           0.259     1.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[3]
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.225    -0.705    
    SLICE_X51Y147        FDCE (Hold_fdce_C_D)         0.076    -0.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.621ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.846%)  route 0.238ns (59.154%))
  Logic Levels:           0  
  Clock Path Skew:        -2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/low_speed_clk_i
    SLICE_X52Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDCE (Prop_fdce_C_Q)         0.164     1.753 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           0.238     1.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[30]
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X51Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.225    -0.705    
    SLICE_X51Y147        FDCE (Hold_fdce_C_D)         0.075    -0.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  2.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.730ns  (logic 0.538ns (4.586%)  route 11.192ns (95.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 30522.066 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.770ns = ( 30499.230 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.410 30499.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X48Y140        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDCE (Prop_fdce_C_Q)         0.433 30499.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/Q
                         net (fo=1, routed)          11.192 30510.855    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][31]
    SLICE_X54Y152        LUT2 (Prop_lut2_I1_O)        0.105 30510.961 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[31]_i_1__31/O
                         net (fo=1, routed)           0.000 30510.961    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[31]
    SLICE_X54Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.287 30522.066    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.000 30522.066    
                         clock uncertainty           -0.225 30521.842    
    SLICE_X54Y152        FDCE (Setup_fdce_C_D)        0.030 30521.871    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                      30521.871    
                         arrival time                       -30510.961    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.977ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.679ns  (logic 0.538ns (4.606%)  route 11.141ns (95.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 30522.080 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.770ns = ( 30499.230 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.410 30499.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDCE (Prop_fdce_C_Q)         0.433 30499.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)          11.141 30510.803    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][15]
    SLICE_X54Y148        LUT2 (Prop_lut2_I1_O)        0.105 30510.908 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[15]_i_1__27/O
                         net (fo=1, routed)           0.000 30510.908    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[15]
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.301 30522.080    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
                         clock pessimism              0.000 30522.080    
                         clock uncertainty           -0.225 30521.855    
    SLICE_X54Y148        FDCE (Setup_fdce_C_D)        0.030 30521.885    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                      30521.885    
                         arrival time                       -30510.910    
  -------------------------------------------------------------------
                         slack                                 10.977    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.568ns  (logic 0.538ns (4.651%)  route 11.030ns (95.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 30522.080 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 30499.213 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.392 30499.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124        FDCE (Prop_fdce_C_Q)         0.433 30499.645 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[39]/Q
                         net (fo=1, routed)          11.030 30510.676    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][39]
    SLICE_X55Y149        LUT2 (Prop_lut2_I1_O)        0.105 30510.781 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[39]_i_1__2/O
                         net (fo=1, routed)           0.000 30510.781    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[39]
    SLICE_X55Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.301 30522.080    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]/C
                         clock pessimism              0.000 30522.080    
                         clock uncertainty           -0.225 30521.855    
    SLICE_X55Y149        FDCE (Setup_fdce_C_D)        0.030 30521.885    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[39]
  -------------------------------------------------------------------
                         required time                      30521.885    
                         arrival time                       -30510.781    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.547ns  (logic 0.538ns (4.659%)  route 11.009ns (95.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 30522.066 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 30499.219 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.397 30499.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y153        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y153        FDCE (Prop_fdce_C_Q)         0.433 30499.648 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)          11.009 30510.658    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][5]
    SLICE_X55Y153        LUT2 (Prop_lut2_I1_O)        0.105 30510.764 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[5]_i_1__33/O
                         net (fo=1, routed)           0.000 30510.764    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[5]
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.287 30522.066    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.000 30522.066    
                         clock uncertainty           -0.225 30521.842    
    SLICE_X55Y153        FDCE (Setup_fdce_C_D)        0.032 30521.873    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                      30521.875    
                         arrival time                       -30510.764    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.270ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.426ns  (logic 0.507ns (4.437%)  route 10.919ns (95.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 30522.082 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.770ns = ( 30499.230 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.410 30499.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y141        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDCE (Prop_fdce_C_Q)         0.379 30499.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)          10.919 30510.527    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][30]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.128 30510.656 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[30]_i_1__19/O
                         net (fo=1, routed)           0.000 30510.656    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[30]
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.302 30522.082    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000 30522.082    
                         clock uncertainty           -0.225 30521.857    
    SLICE_X53Y149        FDCE (Setup_fdce_C_D)        0.069 30521.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                       -30510.656    
  -------------------------------------------------------------------
                         slack                                 11.270    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.369ns  (logic 0.487ns (4.284%)  route 10.882ns (95.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 30522.082 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.787ns = ( 30499.213 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.393 30499.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.379 30499.590 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[47]/Q
                         net (fo=1, routed)          10.882 30510.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][47]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.108 30510.580 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[47]_i_2__0/O
                         net (fo=1, routed)           0.000 30510.580    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[47]
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.302 30522.082    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[47]/C
                         clock pessimism              0.000 30522.082    
                         clock uncertainty           -0.225 30521.857    
    SLICE_X53Y149        FDCE (Setup_fdce_C_D)        0.069 30521.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[47]
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                       -30510.582    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.295ns  (logic 0.484ns (4.285%)  route 10.811ns (95.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 30522.082 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.770ns = ( 30499.230 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.410 30499.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y141        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDCE (Prop_fdce_C_Q)         0.379 30499.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)          10.811 30510.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][10]
    SLICE_X53Y148        LUT2 (Prop_lut2_I1_O)        0.105 30510.523 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[10]_i_1__25/O
                         net (fo=1, routed)           0.000 30510.523    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[10]
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.302 30522.082    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.000 30522.082    
                         clock uncertainty           -0.225 30521.857    
    SLICE_X53Y148        FDCE (Setup_fdce_C_D)        0.030 30521.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                      30521.885    
                         arrival time                       -30510.523    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.413ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.286ns  (logic 0.503ns (4.457%)  route 10.783ns (95.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 30522.082 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 30499.227 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.407 30499.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y136        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDCE (Prop_fdce_C_Q)         0.379 30499.604 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[42]/Q
                         net (fo=1, routed)          10.783 30510.387    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][42]
    SLICE_X53Y149        LUT2 (Prop_lut2_I1_O)        0.124 30510.510 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[42]_i_1__1/O
                         net (fo=1, routed)           0.000 30510.510    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[42]
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.302 30522.082    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]/C
                         clock pessimism              0.000 30522.082    
                         clock uncertainty           -0.225 30521.857    
    SLICE_X53Y149        FDCE (Setup_fdce_C_D)        0.069 30521.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[42]
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                       -30510.514    
  -------------------------------------------------------------------
                         slack                                 11.413    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.263ns  (logic 0.487ns (4.324%)  route 10.776ns (95.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 30522.082 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.787ns = ( 30499.213 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.393 30499.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X50Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDCE (Prop_fdce_C_Q)         0.379 30499.590 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[46]/Q
                         net (fo=1, routed)          10.776 30510.365    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][46]
    SLICE_X51Y148        LUT2 (Prop_lut2_I1_O)        0.108 30510.473 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[46]_i_1__1/O
                         net (fo=1, routed)           0.000 30510.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[46]
    SLICE_X51Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.302 30522.082    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X51Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]/C
                         clock pessimism              0.000 30522.082    
                         clock uncertainty           -0.225 30521.857    
    SLICE_X51Y148        FDCE (Setup_fdce_C_D)        0.069 30521.926    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[46]
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                       -30510.477    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.582ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.000ns)
  Data Path Delay:        11.185ns  (logic 0.505ns (4.515%)  route 10.680ns (95.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 30522.080 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 30499.223 - 30500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.000 30500.000 r  
    W19                                               0.000 30500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.439 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.504    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.180 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.738    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.818 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.403 30499.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X55Y134        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y134        FDCE (Prop_fdce_C_Q)         0.379 30499.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[40]/Q
                         net (fo=1, routed)          10.680 30510.279    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][40]
    SLICE_X55Y149        LUT2 (Prop_lut2_I1_O)        0.126 30510.406 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[40]_i_1__3/O
                         net (fo=1, routed)           0.000 30510.406    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[40]
    SLICE_X55Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.301 30522.080    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C
                         clock pessimism              0.000 30522.080    
                         clock uncertainty           -0.225 30521.855    
    SLICE_X55Y149        FDCE (Setup_fdce_C_D)        0.069 30521.924    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[40]
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                       -30510.408    
  -------------------------------------------------------------------
                         slack                                 11.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.446ns (6.231%)  route 6.712ns (93.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.287    -1.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y152        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDCE (Prop_fdce_C_Q)         0.347    -0.875 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           6.712     5.837    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][32]
    SLICE_X54Y152        LUT2 (Prop_lut2_I1_O)        0.099     5.936 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[32]_i_1__9/O
                         net (fo=1, routed)           0.000     5.936    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[32]
    SLICE_X54Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y152        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.225     4.983    
    SLICE_X54Y152        FDCE (Hold_fdce_C_D)         0.237     5.220    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.936    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.431ns (5.737%)  route 7.081ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.287    -1.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y151        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDCE (Prop_fdce_C_Q)         0.347    -0.875 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)           7.081     6.206    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][37]
    SLICE_X55Y151        LUT2 (Prop_lut2_I1_O)        0.084     6.290 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[37]_i_1__2/O
                         net (fo=1, routed)           0.000     6.290    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[37]
    SLICE_X55Y151        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y151        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.225     4.983    
    SLICE_X55Y151        FDCE (Hold_fdce_C_D)         0.222     5.205    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -5.205    
                         arrival time                           6.290    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 0.389ns (4.873%)  route 7.594ns (95.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    -1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X51Y146        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDCE (Prop_fdce_C_Q)         0.304    -0.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           7.594     6.691    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/aon_icb_rsp_ready
    SLICE_X52Y148        LUT2 (Prop_lut2_I1_O)        0.085     6.776 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[0]_i_1__135/O
                         net (fo=1, routed)           0.000     6.776    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/isl_icb_rsp_ready
    SLICE_X52Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.412     4.773    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/low_speed_clk_i
    SLICE_X52Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000     4.773    
                         clock uncertainty            0.225     4.997    
    SLICE_X52Y148        FDCE (Hold_fdce_C_D)         0.284     5.281    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.281    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.672ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.186ns (3.872%)  route 4.618ns (96.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.585    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y141        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.547 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)           4.618     4.071    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][14]
    SLICE_X53Y148        LUT2 (Prop_lut2_I1_O)        0.045     4.116 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[14]_i_1__25/O
                         net (fo=1, routed)           0.000     4.116    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[14]
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.857     2.113    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.000     2.113    
                         clock uncertainty            0.225     2.338    
    SLICE_X53Y148        FDCE (Hold_fdce_C_D)         0.107     2.445    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 0.391ns (4.783%)  route 7.785ns (95.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    -1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDCE (Prop_fdce_C_Q)         0.304    -0.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           7.785     6.881    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][28]
    SLICE_X54Y148        LUT2 (Prop_lut2_I1_O)        0.087     6.968 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[28]_i_1__21/O
                         net (fo=1, routed)           0.000     6.968    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[28]
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.411     4.772    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.225     4.996    
    SLICE_X54Y148        FDCE (Hold_fdce_C_D)         0.237     5.233    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.233    
                         arrival time                           6.968    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 0.434ns (5.258%)  route 7.820ns (94.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    -1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.287    -1.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X56Y152        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDCE (Prop_fdce_C_Q)         0.347    -0.875 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[4]/Q
                         net (fo=1, routed)           7.820     6.945    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][4]
    SLICE_X55Y153        LUT2 (Prop_lut2_I1_O)        0.087     7.032 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[4]_i_1__36/O
                         net (fo=1, routed)           0.000     7.032    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[4]
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.000     4.758    
                         clock uncertainty            0.225     4.983    
    SLICE_X55Y153        FDCE (Hold_fdce_C_D)         0.237     5.220    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           7.032    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.822ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.228ns (4.603%)  route 4.725ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.586    -0.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X54Y147        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDCE (Prop_fdce_C_Q)         0.128    -0.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)           4.725     4.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][9]
    SLICE_X53Y148        LUT2 (Prop_lut2_I1_O)        0.100     4.266 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[9]_i_1__25/O
                         net (fo=1, routed)           0.000     4.266    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[9]
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.857     2.113    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X53Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C
                         clock pessimism              0.000     2.113    
                         clock uncertainty            0.225     2.338    
    SLICE_X53Y148        FDCE (Hold_fdce_C_D)         0.107     2.445    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.209ns (4.198%)  route 4.770ns (95.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.585    -0.688    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X52Y141        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y141        FDCE (Prop_fdce_C_Q)         0.164    -0.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[11]/Q
                         net (fo=1, routed)           4.770     4.246    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][11]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.045     4.291 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[11]_i_1__25/O
                         net (fo=1, routed)           0.000     4.291    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[11]
    SLICE_X52Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.857     2.113    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X52Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
                         clock pessimism              0.000     2.113    
                         clock uncertainty            0.225     2.338    
    SLICE_X52Y149        FDCE (Hold_fdce_C_D)         0.120     2.458    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.225ns (4.472%)  route 4.806ns (95.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.586    -0.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDCE (Prop_fdce_C_Q)         0.128    -0.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[12]/Q
                         net (fo=1, routed)           4.806     4.247    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][12]
    SLICE_X52Y149        LUT2 (Prop_lut2_I1_O)        0.097     4.344 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[12]_i_1__26/O
                         net (fo=1, routed)           0.000     4.344    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[12]
    SLICE_X52Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.857     2.113    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X52Y149        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.000     2.113    
                         clock uncertainty            0.225     2.338    
    SLICE_X52Y149        FDCE (Hold_fdce_C_D)         0.131     2.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.923ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 0.388ns (4.648%)  route 7.961ns (95.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    -1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X53Y143        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDCE (Prop_fdce_C_Q)         0.304    -0.903 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           7.961     7.057    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][27]
    SLICE_X54Y148        LUT2 (Prop_lut2_I1_O)        0.084     7.141 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[27]_i_1__20/O
                         net (fo=1, routed)           0.000     7.141    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[27]
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.411     4.772    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X54Y148        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.225     4.996    
    SLICE_X54Y148        FDCE (Hold_fdce_C_D)         0.222     5.218    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           7.141    
  -------------------------------------------------------------------
                         slack                                  1.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       36.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.767ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.170ns  (logic 0.484ns (1.923%)  route 24.686ns (98.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.471    24.472    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X96Y158        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X96Y158        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][6]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X96Y158        FDCE (Recov_fdce_C_CLR)     -0.258    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -24.472    
  -------------------------------------------------------------------
                         slack                                 36.767    

Slack (MET) :             36.795ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.369    24.370    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X97Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X97Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][0]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X97Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 36.795    

Slack (MET) :             36.795ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.369    24.370    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X97Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X97Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][2]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X97Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][2]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 36.795    

Slack (MET) :             36.795ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.369    24.370    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X97Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X97Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][5]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X97Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][5]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 36.795    

Slack (MET) :             36.795ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.369    24.370    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X97Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X97Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][6]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X97Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 36.795    

Slack (MET) :             36.796ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[7][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.368    24.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X99Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X99Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[7][6]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X99Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[7][6]
  -------------------------------------------------------------------
                         required time                         61.165    
                         arrival time                         -24.369    
  -------------------------------------------------------------------
                         slack                                 36.796    

Slack (MET) :             36.819ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.042ns  (logic 0.484ns (1.933%)  route 24.558ns (98.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 61.274 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.342    24.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X93Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.283    61.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X93Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][2]/C
                         clock pessimism              0.330    61.604    
                         clock uncertainty           -0.110    61.493    
    SLICE_X93Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                         61.162    
                         arrival time                         -24.343    
  -------------------------------------------------------------------
                         slack                                 36.819    

Slack (MET) :             36.819ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.042ns  (logic 0.484ns (1.933%)  route 24.558ns (98.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 61.274 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.342    24.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X93Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.283    61.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X93Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][6]/C
                         clock pessimism              0.330    61.604    
                         clock uncertainty           -0.110    61.493    
    SLICE_X93Y159        FDCE (Recov_fdce_C_CLR)     -0.331    61.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][6]
  -------------------------------------------------------------------
                         required time                         61.162    
                         arrival time                         -24.343    
  -------------------------------------------------------------------
                         slack                                 36.819    

Slack (MET) :             36.868ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[8][6]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.369    24.370    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X96Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X96Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[8][6]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X96Y159        FDCE (Recov_fdce_C_CLR)     -0.258    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[8][6]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -24.370    
  -------------------------------------------------------------------
                         slack                                 36.868    

Slack (MET) :             36.869ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[12][5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.068ns  (logic 0.484ns (1.931%)  route 24.584ns (98.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 61.277 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.481    -0.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.379    -0.320 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.105     0.001 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)       24.368    24.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AS[0]
    SLICE_X98Y159        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    W19                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    63.874 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.878    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    58.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    59.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    59.991 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.286    61.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X98Y159        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[12][5]/C
                         clock pessimism              0.330    61.607    
                         clock uncertainty           -0.110    61.496    
    SLICE_X98Y159        FDCE (Recov_fdce_C_CLR)     -0.258    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[12][5]
  -------------------------------------------------------------------
                         required time                         61.238    
                         arrival time                         -24.369    
  -------------------------------------------------------------------
                         slack                                 36.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.587    -0.686    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X53Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.545 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X53Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__15/O
                         net (fo=738, routed)         0.339     0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/qout_r_reg[0]_1
    SLICE_X55Y93         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.926    -0.861    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/clk_out2
    SLICE_X55Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.509    -0.352    
    SLICE_X55Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.260    -0.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X22Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.880    -0.907    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X22Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[19]/C
                         clock pessimism              0.280    -0.627    
    SLICE_X22Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.694    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.260    -0.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X22Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.880    -0.907    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X22Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[28]/C
                         clock pessimism              0.280    -0.627    
    SLICE_X22Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.694    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.260    -0.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X22Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.880    -0.907    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X22Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[31]/C
                         clock pessimism              0.280    -0.627    
    SLICE_X22Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.694    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_iofcfg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[22]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.906%)  route 0.347ns (65.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.260    -0.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/AS[0]
    SLICE_X23Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.880    -0.907    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/clk_out2
    SLICE_X23Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[22]/C
                         clock pessimism              0.280    -0.627    
    SLICE_X23Y124        FDCE (Remov_fdce_C_CLR)     -0.092    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.118%)  route 0.344ns (64.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.257    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/AS[0]
    SLICE_X17Y118        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.889    -0.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X17Y118        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X17Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.118%)  route 0.344ns (64.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.257    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/AS[0]
    SLICE_X17Y118        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.889    -0.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X17Y118        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X17Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.118%)  route 0.344ns (64.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.257    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/AS[0]
    SLICE_X17Y118        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.889    -0.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X17Y118        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X17Y118        FDCE (Remov_fdce_C_CLR)     -0.092    -0.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.118%)  route 0.344ns (64.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.612    -0.661    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X16Y124        LUT1 (Prop_lut1_I0_O)        0.045    -0.388 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__46/O
                         net (fo=7173, routed)        0.257    -0.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/AS[0]
    SLICE_X17Y118        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.889    -0.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X17Y118        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X17Y118        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.292%)  route 0.688ns (78.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.587    -0.686    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X53Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.545 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.326    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X53Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.281 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__15/O
                         net (fo=738, routed)         0.469     0.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/qout_r_reg[31]_0
    SLICE_X42Y94         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.927    -0.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/clk_out2
    SLICE_X42Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.509    -0.351    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/maddr_acc_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       17.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.540ns  (logic 0.484ns (13.674%)  route 3.056ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.021 61043.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/corerst
    SLICE_X17Y127        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.378 61061.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/clk_out2
    SLICE_X17Y127        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/C
                         clock pessimism              0.000 61061.371    
                         clock uncertainty           -0.225 61061.145    
    SLICE_X17Y127        FDCE (Recov_fdce_C_CLR)     -0.331 61060.812    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                      61060.812    
                         arrival time                       -61043.457    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.540ns  (logic 0.484ns (13.674%)  route 3.056ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.021 61043.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/corerst
    SLICE_X16Y127        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.378 61061.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/clk_out2
    SLICE_X16Y127        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/C
                         clock pessimism              0.000 61061.371    
                         clock uncertainty           -0.225 61061.145    
    SLICE_X16Y127        FDCE (Recov_fdce_C_CLR)     -0.258 61060.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.457    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.540ns  (logic 0.484ns (13.674%)  route 3.056ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.021 61043.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/corerst
    SLICE_X16Y127        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.378 61061.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/clk_out2
    SLICE_X16Y127        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/C
                         clock pessimism              0.000 61061.371    
                         clock uncertainty           -0.225 61061.145    
    SLICE_X16Y127        FDCE (Recov_fdce_C_CLR)     -0.258 61060.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.457    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.540ns  (logic 0.484ns (13.674%)  route 3.056ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.021 61043.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/corerst
    SLICE_X16Y127        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.378 61061.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/clk_out2
    SLICE_X16Y127        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/C
                         clock pessimism              0.000 61061.371    
                         clock uncertainty           -0.225 61061.145    
    SLICE_X16Y127        FDCE (Recov_fdce_C_CLR)     -0.258 61060.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.457    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             17.430ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.540ns  (logic 0.484ns (13.674%)  route 3.056ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          2.021 61043.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/corerst
    SLICE_X16Y127        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.378 61061.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/clk_out2
    SLICE_X16Y127        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/C
                         clock pessimism              0.000 61061.371    
                         clock uncertainty           -0.225 61061.145    
    SLICE_X16Y127        FDCE (Recov_fdce_C_CLR)     -0.258 61060.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.457    
  -------------------------------------------------------------------
                         slack                                 17.430    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.452ns  (logic 0.484ns (14.022%)  route 2.968ns (85.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.933 61043.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X17Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.375 61061.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.000 61061.367    
                         clock uncertainty           -0.225 61061.141    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.331 61060.809    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                      61060.812    
                         arrival time                       -61043.371    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.452ns  (logic 0.484ns (14.022%)  route 2.968ns (85.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.933 61043.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X17Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.375 61061.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.000 61061.367    
                         clock uncertainty           -0.225 61061.141    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.331 61060.809    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                      61060.812    
                         arrival time                       -61043.371    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.452ns  (logic 0.484ns (14.022%)  route 2.968ns (85.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.933 61043.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X17Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.375 61061.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/clk_out2
    SLICE_X17Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.000 61061.367    
                         clock uncertainty           -0.225 61061.141    
    SLICE_X17Y124        FDCE (Recov_fdce_C_CLR)     -0.331 61060.809    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                      61060.812    
                         arrival time                       -61043.371    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.515ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.452ns  (logic 0.484ns (14.022%)  route 2.968ns (85.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.933 61043.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/corerst
    SLICE_X16Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.375 61061.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/clk_out2
    SLICE_X16Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/C
                         clock pessimism              0.000 61061.367    
                         clock uncertainty           -0.225 61061.141    
    SLICE_X16Y124        FDCE (Recov_fdce_C_CLR)     -0.258 61060.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.371    
  -------------------------------------------------------------------
                         slack                                 17.515    

Slack (MET) :             17.515ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.336ns  (clk_out2_mmcm rise@61062.500ns - sys_clk_pin rise@61035.164ns)
  Data Path Delay:        3.452ns  (logic 0.484ns (14.022%)  route 2.968ns (85.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -5.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 61061.367 - 61062.500 ) 
    Source Clock Delay      (SCD):    4.752ns = ( 61039.918 - 61035.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  61035.164 61035.164 r  
    Y18                                               0.000 61035.164 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 61035.164    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 61036.617 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 61038.445    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 61038.527 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391 61039.918    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379 61040.297 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.035 61041.332    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.105 61041.438 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.933 61043.371    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/corerst
    SLICE_X16Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  61062.500 61062.500 r  
    W19                                               0.000 61062.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 61062.500    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 61063.875 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 61064.879    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 61058.426 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 61059.914    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 61059.992 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       1.375 61061.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/clk_out2
    SLICE_X16Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/C
                         clock pessimism              0.000 61061.367    
                         clock uncertainty           -0.225 61061.141    
    SLICE_X16Y124        FDCE (Recov_fdce_C_CLR)     -0.258 61060.883    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                      61060.883    
                         arrival time                       -61043.371    
  -------------------------------------------------------------------
                         slack                                 17.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/corerst
    SLICE_X16Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/clk_out2
    SLICE_X16Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/corerst
    SLICE_X16Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/clk_out2
    SLICE_X16Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/corerst
    SLICE_X16Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/clk_out2
    SLICE_X16Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/corerst
    SLICE_X16Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/clk_out2
    SLICE_X16Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_9/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/corerst
    SLICE_X17Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/clk_out2
    SLICE_X17Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X17Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/corerst
    SLICE_X17Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/clk_out2
    SLICE_X17Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X17Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/corerst
    SLICE_X17Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/clk_out2
    SLICE_X17Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X17Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.186ns (10.904%)  route 1.520ns (89.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.049     3.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/corerst
    SLICE_X17Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/clk_out2
    SLICE_X17Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X17Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.115ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.186ns (10.434%)  route 1.597ns (89.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.126     3.368    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/corerst
    SLICE_X16Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/clk_out2
    SLICE_X16Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.186ns (10.434%)  route 1.597ns (89.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.580     1.585    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          0.471     2.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X43Y150        LUT1 (Prop_lut1_I0_O)        0.045     2.242 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_154_i_1/O
                         net (fo=24, routed)          1.126     3.368    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/corerst
    SLICE_X16Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=10168, routed)       0.882    -0.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/clk_out2
    SLICE_X16Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/C
                         clock pessimism              0.000    -0.905    
                         clock uncertainty            0.225    -0.680    
    SLICE_X16Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  4.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30513.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30513.564ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.558ns (16.466%)  route 2.831ns (83.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 30522.074 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.397     4.758    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/low_speed_clk_i
    SLICE_X56Y154        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDCE (Prop_fdce_C_Q)         0.433     5.191 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.607    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X56Y154        LUT1 (Prop_lut1_I0_O)        0.125     5.732 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/scale[3]_i_2/O
                         net (fo=154, routed)         2.415     8.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/AR[0]
    SLICE_X50Y117        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.295 30522.074    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/low_speed_clk_i
    SLICE_X50Y117        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                         clock pessimism              0.163 30522.236    
                         clock uncertainty           -0.035 30522.201    
    SLICE_X50Y117        FDCE (Recov_fdce_C_CLR)     -0.490 30521.711    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30521.711    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                              30513.564    

Slack (MET) :             30513.564ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X47Y167        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X47Y167        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[0]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X47Y167        FDCE (Recov_fdce_C_CLR)     -0.331 30521.924    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[0]
  -------------------------------------------------------------------
                         required time                      30521.922    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.564    

Slack (MET) :             30513.564ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X47Y167        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X47Y167        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[3]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X47Y167        FDCE (Recov_fdce_C_CLR)     -0.331 30521.924    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[3]
  -------------------------------------------------------------------
                         required time                      30521.922    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.564    

Slack (MET) :             30513.564ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X47Y167        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X47Y167        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[4]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X47Y167        FDCE (Recov_fdce_C_CLR)     -0.331 30521.924    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[4]
  -------------------------------------------------------------------
                         required time                      30521.922    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.564    

Slack (MET) :             30513.604ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X47Y167        FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X47Y167        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[7]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X47Y167        FDPE (Recov_fdpe_C_PRE)     -0.292 30521.961    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_5_reg[7]
  -------------------------------------------------------------------
                         required time                      30521.961    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.604    

Slack (MET) :             30513.629ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.484ns (13.655%)  route 3.060ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 30522.064 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391     4.752    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379     5.131 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.640     7.771    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_0
    SLICE_X56Y154        LUT2 (Prop_lut2_I0_O)        0.105     7.876 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_i_1__4/O
                         net (fo=3, routed)           0.420     8.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X58Y153        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.285 30522.064    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/low_speed_clk_i
    SLICE_X58Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.229 30522.293    
                         clock uncertainty           -0.035 30522.258    
    SLICE_X58Y153        FDCE (Recov_fdce_C_CLR)     -0.331 30521.928    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                              30513.629    

Slack (MET) :             30513.629ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.484ns (13.655%)  route 3.060ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 30522.064 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391     4.752    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379     5.131 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.640     7.771    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_0
    SLICE_X56Y154        LUT2 (Prop_lut2_I0_O)        0.105     7.876 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_i_1__4/O
                         net (fo=3, routed)           0.420     8.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/q_reg_2
    SLICE_X58Y153        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.285 30522.064    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/low_speed_clk_i
    SLICE_X58Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.229 30522.293    
                         clock uncertainty           -0.035 30522.258    
    SLICE_X58Y153        FDCE (Recov_fdce_C_CLR)     -0.331 30521.928    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                              30513.629    

Slack (MET) :             30513.629ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.484ns (13.655%)  route 3.060ns (86.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 30522.064 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.391     4.752    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/low_speed_clk_i
    SLICE_X43Y164        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDCE (Prop_fdce_C_Q)         0.379     5.131 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.640     7.771    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_0
    SLICE_X56Y154        LUT2 (Prop_lut2_I0_O)        0.105     7.876 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_i_1__4/O
                         net (fo=3, routed)           0.420     8.297    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/q_reg_1
    SLICE_X58Y153        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.285 30522.064    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/low_speed_clk_i
    SLICE_X58Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.229 30522.293    
                         clock uncertainty           -0.035 30522.258    
    SLICE_X58Y153        FDCE (Recov_fdce_C_CLR)     -0.331 30521.928    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                      30521.926    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                              30513.629    

Slack (MET) :             30513.637ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X46Y167        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X46Y167        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[12]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X46Y167        FDCE (Recov_fdce_C_CLR)     -0.258 30521.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[12]
  -------------------------------------------------------------------
                         required time                      30521.994    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.637    

Slack (MET) :             30513.637ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.379ns (10.533%)  route 3.219ns (89.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 30522.061 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.759ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.398     4.759    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.379     5.138 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         3.219     8.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X46Y167        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         1.281 30522.061    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X46Y167        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[13]/C
                         clock pessimism              0.229 30522.289    
                         clock uncertainty           -0.035 30522.254    
    SLICE_X46Y167        FDCE (Recov_fdce_C_CLR)     -0.258 30521.996    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[13]
  -------------------------------------------------------------------
                         required time                      30521.994    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                              30513.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.418%)  route 0.208ns (59.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.208     1.938    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X46Y156        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X46Y156        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[2]/C
                         clock pessimism             -0.485     1.625    
    SLICE_X46Y156        FDCE (Remov_fdce_C_CLR)     -0.067     1.558    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.412%)  route 0.246ns (63.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.246     1.977    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X48Y155        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X48Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[1]/C
                         clock pessimism             -0.485     1.625    
    SLICE_X48Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.558    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.412%)  route 0.246ns (63.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.246     1.977    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X48Y155        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X48Y155        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[3]/C
                         clock pessimism             -0.485     1.625    
    SLICE_X48Y155        FDCE (Remov_fdce_C_CLR)     -0.067     1.558    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_396_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/unlocked_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.888%)  route 0.275ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.275     2.005    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X47Y158        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/unlocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.852     2.109    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X47Y158        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/unlocked_reg/C
                         clock pessimism             -0.485     1.624    
    SLICE_X47Y158        FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/unlocked_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.554%)  route 0.285ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/low_speed_clk_i
    SLICE_X44Y150        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDCE (Prop_fdce_C_Q)         0.164     1.754 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.285     2.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_io_rst
    SLICE_X42Y154        FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X42Y154        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                         clock pessimism             -0.485     1.626    
    SLICE_X42Y154        FDPE (Remov_fdpe_C_PRE)     -0.071     1.555    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.554%)  route 0.285ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.585     1.590    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/low_speed_clk_i
    SLICE_X44Y150        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDCE (Prop_fdce_C_Q)         0.164     1.754 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.285     2.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_io_rst
    SLICE_X42Y154        FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.854     2.111    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X42Y154        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/C
                         clock pessimism             -0.485     1.626    
    SLICE_X42Y154        FDPE (Remov_fdpe_C_PRE)     -0.071     1.555    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupCause_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.179%)  route 0.342ns (70.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.342     2.073    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X46Y160        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupCause_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.851     2.108    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X46Y160        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupCause_reg[0]/C
                         clock pessimism             -0.485     1.623    
    SLICE_X46Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.556    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupCause_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wantSleep_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.179%)  route 0.342ns (70.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.584     1.589    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/low_speed_clk_i
    SLICE_X45Y156        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDPE (Prop_fdpe_C_Q)         0.141     1.730 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.342     2.073    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X46Y160        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wantSleep_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.851     2.108    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/low_speed_clk_i
    SLICE_X46Y160        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wantSleep_reg/C
                         clock pessimism             -0.485     1.623    
    SLICE_X46Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.556    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wantSleep_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.581     1.586    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/low_speed_clk_i
    SLICE_X58Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.166     1.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X58Y153        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[31]_i_3__15/O
                         net (fo=91, routed)          0.180     2.119    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X55Y153        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.485     1.625    
    SLICE_X55Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.533    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.581     1.586    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/low_speed_clk_i
    SLICE_X58Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.166     1.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/q_reg_n_0
    SLICE_X58Y153        LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/qout_r[31]_i_3__15/O
                         net (fo=91, routed)          0.180     2.119    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/crossing_reset
    SLICE_X55Y153        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=993, routed)         0.853     2.110    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/low_speed_clk_i
    SLICE_X55Y153        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.485     1.625    
    SLICE_X55Y153        FDCE (Remov_fdce_C_CLR)     -0.092     1.533    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.585    





