---
hide:
  - navigation
---
# RISC-V Steel Documentation

Welcome to RISC-V Steel documentation page.

RISC-V Steel is a free and open collection of RISC-V IP. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

[Get Started](getting-started.md){ .md-button .md-button--primary } [GitHub :material-github:](https://github.com/riscv-steel/riscv-steel){ .md-button }

---

<h2>Available Hardware IP</h2>

- [**RISC-V Steel SoC**](soc-reference.md)
  
    Configurable system-on-chip design featuring RISC-V Steel Core, a RAM memory and a UART module.

- [**RISC-V Steel Core**](core-reference.md)

    Area-optimized 32-bit processor design. Implements the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.

</br>
</br>