// Seed: 3066651402
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri1  id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    output wand id_0,
    input tri id_1,
    input wire id_2,
    output wor id_3,
    input supply0 _id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input supply0 id_14,
    input tri id_15
);
  logic [-1 'b0 : ""] id_17;
  assign id_10 = id_12;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14,
      id_2,
      id_5,
      id_2,
      id_11,
      id_12
  );
  assign modCall_1.id_5 = 0;
  wire [1 : id_4] id_18;
endmodule
