 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : fp32mul_pipe
Version: G-2012.06
Date   : Tue Apr 30 11:44:21 2024
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NomLeak   Library: CORE90GPSVT
Wire Load Model Mode: Inactive.

  Startpoint: REGY_Z_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: SIGNIFICAND_REGPIPE_Z_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  REGY_Z_reg_1_/CP (FD2QSVTX2)                           0.000      0.000 r
  REGY_Z_reg_1_/Q (FD2QSVTX2)                            0.151      0.151 f
  U2414/Z (ENSVTX1)                                      0.188 *    0.339 r
  U3255/Z (AO4SVTX1)                                     0.137 *    0.476 f
  U3254/Z (EOSVTX1)                                      0.089 *    0.565 f
  U1960/Z (IVSVTX0H)                                     0.053 *    0.618 r
  U3253/Z (ENHVTX1)                                      0.109 *    0.727 f
  U2175/Z (EO3HVTX4)                                     0.106 *    0.833 f
  U2378/Z (MUX21NHVTX2)                                  0.082 *    0.915 r
  U3243/Z (EOSVTX1)                                      0.101 *    1.016 r
  U3242/Z (EOHVTX1)                                      0.122 *    1.137 r
  U3241/Z (IVSVTX0H)                                     0.038 *    1.176 f
  U2174/Z (NR2AHVTX2)                                    0.034 *    1.210 r
  U2568/Z (NR2SVTX2)                                     0.031 *    1.241 f
  U2567/Z (ND2SVTX2)                                     0.030 *    1.271 r
  U1957/Z (AO7HVTX2)                                     0.049 *    1.320 f
  U2566/Z (NR2AHVTX2)                                    0.047 *    1.367 r
  U1956/Z (AO6HVTX2)                                     0.045 *    1.412 f
  SIGNIFICAND_REGPIPE_Z_reg_8_/D (FD2QSVTX1)             0.000 *    1.412 f
  data arrival time                                                 1.412

  clock CLK (rise edge)                                  1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  SIGNIFICAND_REGPIPE_Z_reg_8_/CP (FD2QSVTX1)            0.000      1.500 r
  library setup time                                    -0.086      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


1
