rc:/> report area
============================================================
  Generated by:           Encounter(R) RTL Compiler v09.10-p104_1
  Generated on:           Mar 28 2014  08:45:21 AM
  Module:                 cortexm0ds_logic
  Technology library:     osu018_stdcells
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Instance       Cells  Cell Area  Net Area   Wireload
---------------------------------------------------------------
cortexm0ds_logic      9084     368785         0     <none> (D)
  add_2085_25           32       3800         0     <none> (D)
  add_2076_33          125       2817         0     <none> (D)
  inc_add_2070_27_1    113       2556         0     <none> (D)
  inc_add_2071_53_2    109       2469         0     <none> (D)

 (D) = wireload is default in technology library
rc:/> report power
============================================================
  Generated by:           Encounter(R) RTL Compiler v09.10-p104_1
  Generated on:           Mar 28 2014  08:45:27 AM
  Module:                 cortexm0ds_logic
  Technology library:     osu018_stdcells
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           Leakage    Dynamic      Total
      Instance      Cells Power(nW)  Power(nW)   Power(nW)
------------------------------------------------------------
cortexm0ds_logic     9084   622.394 9895760.976 9896383.370
  add_2085_25          32     7.311  113651.157  113658.468
  add_2076_33         125     4.919   36000.312   36005.232
  inc_add_2071_53_2   109     4.513   38958.877   38963.390
  inc_add_2070_27_1   113     4.472   36158.603   36163.076

