

================================================================
== Vitis HLS Report for 'step_Pipeline_VITIS_LOOP_463_2'
================================================================
* Date:           Sun Feb  5 17:04:16 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.325 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_463_2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    6027|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    10|        0|     759|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      64|    -|
|Register             |        -|     -|      169|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    10|      169|    6850|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dsub_64ns_64ns_64_1_full_dsp_1_U4192  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |mul_35ns_37ns_71_1_1_U4193            |mul_35ns_37ns_71_1_1            |        0|   3|  0|   25|    0|
    |mul_36ns_38ns_72_1_1_U4194            |mul_36ns_38ns_72_1_1            |        0|   4|  0|   26|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  10|  0|  759|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln463_fu_124_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln464_1_fu_217_p2   |         +|   0|  0|    43|          36|          16|
    |add_ln464_2_fu_282_p2   |         +|   0|  0|    37|          37|          37|
    |add_ln464_3_fu_371_p2   |         +|   0|  0|    17|          10|           1|
    |add_ln464_fu_211_p2     |         +|   0|  0|    37|          37|          37|
    |sub_ln464_1_fu_276_p2   |         -|   0|  0|    37|          37|          37|
    |sub_ln464_fu_205_p2     |         -|   0|  0|    37|          37|          37|
    |icmp_ln463_fu_118_p2    |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln464_1_fu_348_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln464_fu_318_p2    |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln464_fu_292_p2     |       shl|   0|  0|   165|           8|          56|
    |solver_d0               |       shl|   0|  0|  1865|         448|         448|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  6027|        1610|        1598|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|   32|         64|
    |i_135_fu_64         |   9|          2|   32|         64|
    |solver_address0     |  14|          3|   10|         30|
    |solver_we0          |   9|          2|   56|        112|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  64|         14|  132|        275|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln464_2_reg_418    |  34|   0|   37|          3|
    |add_ln464_reg_408      |  34|   0|   37|          3|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_135_fu_64            |  32|   0|   32|          0|
    |shl_ln464_reg_423      |  56|   0|   56|          0|
    |trunc_ln464_4_reg_398  |  10|   0|   10|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 169|   0|  175|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  step_Pipeline_VITIS_LOOP_463_2|  return value|
|lshr_ln463_cast  |   in|   32|     ap_none|                 lshr_ln463_cast|        scalar|
|solver_address0  |  out|   10|   ap_memory|                          solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                          solver|         array|
|solver_we0       |  out|   56|   ap_memory|                          solver|         array|
|solver_d0        |  out|  448|   ap_memory|                          solver|         array|
|solver_q0        |   in|  448|   ap_memory|                          solver|         array|
|solver_address1  |  out|   10|   ap_memory|                          solver|         array|
|solver_ce1       |  out|    1|   ap_memory|                          solver|         array|
|solver_q1        |   in|  448|   ap_memory|                          solver|         array|
+-----------------+-----+-----+------------+--------------------------------+--------------+

