Analysis & Synthesis report for Project
Sun Mar 01 04:05:11 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |toplevel|cache:xcache|current
 10. State Machine - |toplevel|memory:xmemory|current
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated
 17. Parameter Settings for Inferred Entity Instance: memory:xmemory|ram:xram|altsyncram:memory_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "memory:xmemory"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 01 04:05:10 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Project                                    ;
; Top-level Entity Name              ; toplevel                                   ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 32,668                                     ;
;     Total combinational functions  ; 14,787                                     ;
;     Dedicated logic registers      ; 18,013                                     ;
; Total registers                    ; 18013                                      ;
; Total pins                         ; 88                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,777,216                                 ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; toplevel           ; Project            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; vhdl/toplevel.vhd                ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/toplevel.vhd                              ;         ;
; vhdl/ram.vhd                     ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/ram.vhd                                   ;         ;
; vhdl/params.vhd                  ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/params.vhd                                ;         ;
; vhdl/memory.vhd                  ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/memory.vhd                                ;         ;
; vhdl/cache_set.vhd               ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/cache_set.vhd                             ;         ;
; vhdl/cache.vhd                   ; yes             ; User VHDL File               ; C:/altera/CAL/Project/vhdl/cache.vhd                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_op41.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/CAL/Project/db/altsyncram_op41.tdf                         ;         ;
; db/decode_a2b.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/CAL/Project/db/decode_a2b.tdf                              ;         ;
; db/decode_3ea.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera/CAL/Project/db/decode_3ea.tdf                              ;         ;
; db/mux_7ub.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera/CAL/Project/db/mux_7ub.tdf                                 ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 88               ;
; Total memory bits        ; 16777216         ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 20061            ;
; Total fan-out            ; 147236           ;
; Average fan-out          ; 4.20             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                    ; 14787 (0)         ; 18013 (0)     ; 16777216    ; 0            ; 0       ; 0         ; 0         ; 88   ; 0            ; |toplevel                                                                                                       ; work         ;
;    |cache:xcache|                            ; 12739 (158)       ; 17951 (22)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|cache:xcache                                                                                          ; work         ;
;       |cache_set:xcache|                     ; 12581 (12581)     ; 17929 (17929) ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|cache:xcache|cache_set:xcache                                                                         ; work         ;
;    |memory:xmemory|                          ; 2048 (237)        ; 62 (56)       ; 16777216    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory                                                                                        ; work         ;
;       |ram:xram|                             ; 1811 (0)          ; 6 (0)         ; 16777216    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram                                                                               ; work         ;
;          |altsyncram:memory_rtl_0|           ; 1811 (0)          ; 6 (0)         ; 16777216    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram|altsyncram:memory_rtl_0                                                       ; work         ;
;             |altsyncram_op41:auto_generated| ; 1811 (0)          ; 6 (6)         ; 16777216    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated                        ; work         ;
;                |decode_3ea:rden_decode|      ; 68 (68)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated|decode_3ea:rden_decode ; work         ;
;                |decode_a2b:decode3|          ; 77 (77)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated|decode_a2b:decode3     ; work         ;
;                |mux_7ub:mux2|                ; 1666 (1666)       ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |toplevel|memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated|mux_7ub:mux2           ; work         ;
+----------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+----------+------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size     ; MIF  ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+----------+------+
; memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 524288       ; 32           ; --           ; --           ; 16777216 ; None ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+----------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|cache:xcache|current                                                                                                            ;
+--------------------+-------------+--------------------+-------------------+------------------+--------------+--------------+--------------+---------------+
; Name               ; current.dma ; current.write_back ; current.mem_write ; current.mem_read ; current.busy ; current.idle ; current.init ; current.reset ;
+--------------------+-------------+--------------------+-------------------+------------------+--------------+--------------+--------------+---------------+
; current.reset      ; 0           ; 0                  ; 0                 ; 0                ; 0            ; 0            ; 0            ; 0             ;
; current.init       ; 0           ; 0                  ; 0                 ; 0                ; 0            ; 0            ; 1            ; 1             ;
; current.idle       ; 0           ; 0                  ; 0                 ; 0                ; 0            ; 1            ; 0            ; 1             ;
; current.busy       ; 0           ; 0                  ; 0                 ; 0                ; 1            ; 0            ; 0            ; 1             ;
; current.mem_read   ; 0           ; 0                  ; 0                 ; 1                ; 0            ; 0            ; 0            ; 1             ;
; current.mem_write  ; 0           ; 0                  ; 1                 ; 0                ; 0            ; 0            ; 0            ; 1             ;
; current.write_back ; 0           ; 1                  ; 0                 ; 0                ; 0            ; 0            ; 0            ; 1             ;
; current.dma        ; 1           ; 0                  ; 0                 ; 0                ; 0            ; 0            ; 0            ; 1             ;
+--------------------+-------------+--------------------+-------------------+------------------+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |toplevel|memory:xmemory|current                           ;
+---------------+--------------+--------------+--------------+---------------+
; Name          ; current.busy ; current.idle ; current.init ; current.reset ;
+---------------+--------------+--------------+--------------+---------------+
; current.reset ; 0            ; 0            ; 0            ; 0             ;
; current.init  ; 0            ; 0            ; 1            ; 1             ;
; current.idle  ; 0            ; 1            ; 0            ; 1             ;
; current.busy  ; 1            ; 0            ; 0            ; 1             ;
+---------------+--------------+--------------+--------------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+---------------------------------------+-----------------------------------------+
; Register name                         ; Reason for Removal                      ;
+---------------------------------------+-----------------------------------------+
; cache:xcache|nds_waitrequest          ; Merged with cache:xcache|ds_waitrequest ;
; Total Number of Removed Registers = 1 ;                                         ;
+---------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18013 ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17929 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; memory:xmemory|mem_delay[31]           ; 2       ;
; memory:xmemory|mem_delay[0]            ; 2       ;
; cache:xcache|ds_waitrequest            ; 3       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+-----------------------------------------+--------------------------------------+------+
; Register Name                           ; Megafunction                         ; Type ;
+-----------------------------------------+--------------------------------------+------+
; memory:xmemory|ram:xram|addr_reg[0..18] ; memory:xmemory|ram:xram|memory_rtl_0 ; RAM  ;
+-----------------------------------------+--------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|cache:xcache|init_index[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|cache:xcache|word_number[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|cache:xcache|s_memread       ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; No         ; |toplevel|cache:xcache|Selector125     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |toplevel|cache:xcache|Selector56      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |toplevel|memory:xmemory|writedata[21] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |toplevel|cache:xcache|Selector104     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |toplevel|cache:xcache|Selector96      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |toplevel|cache:xcache|Selector111     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory:xmemory|ram:xram|altsyncram:memory_rtl_0|altsyncram_op41:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:xmemory|ram:xram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Untyped                              ;
; WIDTHAD_A                          ; 19                   ; Untyped                              ;
; NUMWORDS_A                         ; 524288               ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_op41      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; memory:xmemory|ram:xram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 524288                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:xmemory"                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 18013                       ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 17920                       ;
;     ENA CLR           ; 2                           ;
;     ENA CLR SCLR      ; 7                           ;
;     SCLR              ; 20                          ;
;     plain             ; 51                          ;
; cycloneiii_lcell_comb ; 14787                       ;
;     arith             ; 56                          ;
;         2 data inputs ; 56                          ;
;     normal            ; 14731                       ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 635                         ;
;         4 data inputs ; 14045                       ;
; cycloneiii_ram_block  ; 2048                        ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 8.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Mar 01 04:03:55 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/testbench/memory_tb.vhd
    Info (12022): Found design unit 1: memory_tb-behaviour
    Info (12023): Found entity 1: memory_tb
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/testbench/cache_tb.vhd
    Info (12022): Found design unit 1: cache_tb-behaviour
    Info (12023): Found entity 1: cache_tb
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd
    Info (12022): Found design unit 1: toplevel-structural
    Info (12023): Found entity 1: toplevel
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ram.vhd
    Info (12022): Found design unit 1: ram-a
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 0 entities, in source file vhdl/params.vhd
    Info (12022): Found design unit 1: params
    Info (12022): Found design unit 2: params-body
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/memory.vhd
    Info (12022): Found design unit 1: memory-rtl
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/comparator2.vhd
    Info (12022): Found design unit 1: comparator2-structural
    Info (12023): Found entity 1: comparator2
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd
    Info (12022): Found design unit 1: comparator-structural
    Info (12023): Found entity 1: comparator
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/cache_set.vhd
    Info (12022): Found design unit 1: cache_set-a
    Info (12023): Found entity 1: cache_set
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/cache.vhd
    Info (12022): Found design unit 1: cache-direct_mapped
    Info (12023): Found entity 1: cache
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "memory" for hierarchy "memory:xmemory"
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(54): object "delay_done" assigned a value but never read
Info (12128): Elaborating entity "ram" for hierarchy "memory:xmemory|ram:xram"
Info (12128): Elaborating entity "cache" for hierarchy "cache:xcache"
Info (12128): Elaborating entity "cache_set" for hierarchy "cache:xcache|cache_set:xcache"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:xmemory|ram:xram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 524288
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "memory:xmemory|ram:xram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "memory:xmemory|ram:xram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "524288"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_op41.tdf
    Info (12023): Found entity 1: altsyncram_op41
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a2b.tdf
    Info (12023): Found entity 1: decode_a2b
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3ea.tdf
    Info (12023): Found entity 1: decode_3ea
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7ub.tdf
    Info (12023): Found entity 1: mux_7ub
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 34863 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 32727 logic cells
    Info (21064): Implemented 2048 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 919 megabytes
    Info: Processing ended: Sun Mar 01 04:05:11 2015
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:29


