Analysis & Synthesis report for Counter10
Tue Feb 18 15:00:05 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: seven_seg_selector_10khz:sss1|LPM_COUNTER:inst
 10. Parameter Settings for User Entity Instance: timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Feb 18 15:00:05 2025       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Counter10                                   ;
; Top-level Entity Name       ; main                                        ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 188                                         ;
; Total pins                  ; 22                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100I5       ;                    ;
; Top-level entity name                                            ; main               ; Counter10          ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+
; register_bank_show.bdf           ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank_show.bdf                    ;         ;
; decoder_2bits.bdf                ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/decoder_2bits.bdf                         ;         ;
; register_4bits.bdf               ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/register_4bits.bdf                        ;         ;
; register_bank.bdf                ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/register_bank.bdf                         ;         ;
; seven_seg.bdf                    ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg.bdf                             ;         ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/main.bdf                                  ;         ;
; seven_seg_selector_10khz.bdf     ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/seven_seg_selector_10khz.bdf              ;         ;
; counter_mod4.bdf                 ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/counter_mod4.bdf                          ;         ;
; debouncer.bdf                    ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/debouncer.bdf                             ;         ;
; eq_2bits.bdf                     ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/eq_2bits.bdf                              ;         ;
; up_down.bdf                      ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/up_down.bdf                               ;         ;
; clk_500m_1s.bdf                  ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/clk_500m_1s.bdf                           ;         ;
; counter_mod5.bdf                 ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/counter_mod5.bdf                          ;         ;
; eq_4bits.bdf                     ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/eq_4bits.bdf                              ;         ;
; timer_500m_5s.bdf                ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/timer_500m_5s.bdf                         ;         ;
; selector_16bits.bdf              ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/selector_16bits.bdf                       ;         ;
; eq_ch_temp.bdf                   ; yes             ; User Block Diagram/Schematic File        ; /mnt/caio/General/UFPE/ED/Projects/Counter10/eq_ch_temp.bdf                            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                             ; /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; db/cntr_u1j.tdf                  ; yes             ; Auto-Generated Megafunction              ; /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_u1j.tdf                           ;         ;
; db/cmpr_m0c.tdf                  ; yes             ; Auto-Generated Megafunction              ; /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_m0c.tdf                           ;         ;
; db/cntr_nmj.tdf                  ; yes             ; Auto-Generated Megafunction              ; /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_nmj.tdf                           ;         ;
; db/cmpr_k0c.tdf                  ; yes             ; Auto-Generated Megafunction              ; /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_k0c.tdf                           ;         ;
; cnt_mod3.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; /mnt/caio/General/UFPE/ED/Projects/Counter10/cnt_mod3.bdf                              ;         ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 188   ;
;     -- Combinational with no register       ; 92    ;
;     -- Register only                        ; 34    ;
;     -- Combinational with a register        ; 62    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 61    ;
;     -- 3 input functions                    ; 11    ;
;     -- 2 input functions                    ; 57    ;
;     -- 1 input functions                    ; 24    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 150   ;
;     -- arithmetic mode                      ; 38    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 38    ;
;     -- asynchronous clear/load mode         ; 53    ;
;                                             ;       ;
; Total registers                             ; 96    ;
; Total logic cells in carry chains           ; 40    ;
; I/O pins                                    ; 22    ;
; Maximum fan-out node                        ; ~GND  ;
; Maximum fan-out                             ; 38    ;
; Total fan-out                               ; 691   ;
; Average fan-out                             ; 3.29  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                               ; Entity Name              ; Library Name ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |main                                 ; 188 (18)    ; 96           ; 0          ; 22   ; 0            ; 92 (17)      ; 34 (0)            ; 62 (1)           ; 40 (0)          ; 0 (0)      ; |main                                                                                             ; main                     ; work         ;
;    |counter_mod4:cm1|                 ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |main|counter_mod4:cm1                                                                            ; counter_mod4             ; work         ;
;    |debouncer:inst10|                 ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|debouncer:inst10                                                                            ; debouncer                ; work         ;
;    |debouncer:inst12|                 ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|debouncer:inst12                                                                            ; debouncer                ; work         ;
;    |debouncer:inst13|                 ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|debouncer:inst13                                                                            ; debouncer                ; work         ;
;    |debouncer:inst14|                 ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|debouncer:inst14                                                                            ; debouncer                ; work         ;
;    |debouncer:inst17|                 ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|debouncer:inst17                                                                            ; debouncer                ; work         ;
;    |decoder_2bits:dc1|                ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|decoder_2bits:dc1                                                                           ; decoder_2bits            ; work         ;
;    |eq_ch_temp:inst20|                ; 12 (4)      ; 5            ; 0          ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 5 (3)            ; 0 (0)           ; 0 (0)      ; |main|eq_ch_temp:inst20                                                                           ; eq_ch_temp               ; work         ;
;       |cnt_mod3:inst9|                ; 4 (4)       ; 2            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |main|eq_ch_temp:inst20|cnt_mod3:inst9                                                            ; cnt_mod3                 ; work         ;
;       |eq_4bits:inst|                 ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|eq_ch_temp:inst20|eq_4bits:inst                                                             ; eq_4bits                 ; work         ;
;    |register_bank:rb2|                ; 28 (12)     ; 16           ; 0          ; 0    ; 0            ; 12 (12)      ; 16 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank:rb2                                                                           ; register_bank            ; work         ;
;       |register_4bits:inst3|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank:rb2|register_4bits:inst3                                                      ; register_4bits           ; work         ;
;       |register_4bits:inst4|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank:rb2|register_4bits:inst4                                                      ; register_4bits           ; work         ;
;       |register_4bits:inst5|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank:rb2|register_4bits:inst5                                                      ; register_4bits           ; work         ;
;       |register_4bits:inst6|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank:rb2|register_4bits:inst6                                                      ; register_4bits           ; work         ;
;    |register_bank_show:inst15|        ; 35 (4)      ; 16           ; 0          ; 0    ; 0            ; 19 (4)       ; 16 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15                                                                   ; register_bank_show       ; work         ;
;       |register_4bits:inst3|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|register_4bits:inst3                                              ; register_4bits           ; work         ;
;       |register_4bits:inst4|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|register_4bits:inst4                                              ; register_4bits           ; work         ;
;       |register_4bits:inst5|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|register_4bits:inst5                                              ; register_4bits           ; work         ;
;       |register_4bits:inst6|          ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|register_4bits:inst6                                              ; register_4bits           ; work         ;
;       |selector_16bits:inst2|         ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|selector_16bits:inst2                                             ; selector_16bits          ; work         ;
;       |selector_16bits:inst7|         ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|register_bank_show:inst15|selector_16bits:inst7                                             ; selector_16bits          ; work         ;
;    |seven_seg:inst4|                  ; 11 (10)     ; 0            ; 0          ; 0    ; 0            ; 11 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|seven_seg:inst4                                                                             ; seven_seg                ; work         ;
;       |eq_2bits:inst|                 ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|seven_seg:inst4|eq_2bits:inst                                                               ; eq_2bits                 ; work         ;
;    |seven_seg_selector_10khz:sss1|    ; 21 (0)      ; 16           ; 0          ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 15 (0)           ; 14 (0)          ; 0 (0)      ; |main|seven_seg_selector_10khz:sss1                                                               ; seven_seg_selector_10khz ; work         ;
;       |counter_mod4:inst2|            ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |main|seven_seg_selector_10khz:sss1|counter_mod4:inst2                                            ; counter_mod4             ; work         ;
;       |lpm_counter:inst|              ; 18 (0)      ; 13           ; 0          ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 13 (0)           ; 14 (0)          ; 0 (0)      ; |main|seven_seg_selector_10khz:sss1|lpm_counter:inst                                              ; lpm_counter              ; work         ;
;          |cntr_u1j:auto_generated|    ; 18 (14)     ; 13           ; 0          ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 13 (13)          ; 14 (14)         ; 0 (0)      ; |main|seven_seg_selector_10khz:sss1|lpm_counter:inst|cntr_u1j:auto_generated                      ; cntr_u1j                 ; work         ;
;             |cmpr_m0c:cmpr1|          ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|seven_seg_selector_10khz:sss1|lpm_counter:inst|cntr_u1j:auto_generated|cmpr_m0c:cmpr1       ; cmpr_m0c                 ; work         ;
;    |timer_500m_5s:inst|               ; 40 (0)      ; 30           ; 0          ; 0    ; 0            ; 10 (0)       ; 1 (0)             ; 29 (0)           ; 26 (0)          ; 0 (0)      ; |main|timer_500m_5s:inst                                                                          ; timer_500m_5s            ; work         ;
;       |clk_500m_1s:inst|              ; 36 (2)      ; 27           ; 0          ; 0    ; 0            ; 9 (0)        ; 1 (1)             ; 26 (1)           ; 26 (0)          ; 0 (0)      ; |main|timer_500m_5s:inst|clk_500m_1s:inst                                                         ; clk_500m_1s              ; work         ;
;          |lpm_counter:inst|           ; 34 (0)      ; 25           ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 25 (0)           ; 26 (0)          ; 0 (0)      ; |main|timer_500m_5s:inst|clk_500m_1s:inst|lpm_counter:inst                                        ; lpm_counter              ; work         ;
;             |cntr_nmj:auto_generated| ; 34 (26)     ; 25           ; 0          ; 0    ; 0            ; 9 (1)        ; 0 (0)             ; 25 (25)          ; 26 (26)         ; 0 (0)      ; |main|timer_500m_5s:inst|clk_500m_1s:inst|lpm_counter:inst|cntr_nmj:auto_generated                ; cntr_nmj                 ; work         ;
;                |cmpr_k0c:cmpr1|       ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer_500m_5s:inst|clk_500m_1s:inst|lpm_counter:inst|cntr_nmj:auto_generated|cmpr_k0c:cmpr1 ; cmpr_k0c                 ; work         ;
;       |counter_mod5:inst4|            ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |main|timer_500m_5s:inst|counter_mod5:inst4                                                       ; counter_mod5             ; work         ;
;    |up_down:ud1|                      ; 10 (10)     ; 4            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |main|up_down:ud1                                                                                 ; up_down                  ; work         ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 53    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_seg_selector_10khz:sss1|LPM_COUNTER:inst ;
+------------------------+-------------------+------------------------------------------------+
; Parameter Name         ; Value             ; Type                                           ;
+------------------------+-------------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 13                ; Untyped                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                        ;
; LPM_MODULUS            ; 5000              ; Untyped                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                        ;
; DEVICE_FAMILY          ; MAX II            ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                        ;
; CBXI_PARAMETER         ; cntr_u1j          ; Untyped                                        ;
+------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst ;
+------------------------+-------------------+------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                 ;
+------------------------+-------------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 25                ; Untyped                                              ;
; LPM_DIRECTION          ; UP                ; Untyped                                              ;
; LPM_MODULUS            ; 25000000          ; Untyped                                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                              ;
; DEVICE_FAMILY          ; MAX II            ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                              ;
; CBXI_PARAMETER         ; cntr_nmj          ; Untyped                                              ;
+------------------------+-------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Feb 18 14:59:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Counter10 -c Counter10
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pass_chk.bdf
    Info (12023): Found entity 1: pass_chk
Info (12021): Found 1 design units, including 1 entities, in source file register_bank_show.bdf
    Info (12023): Found entity 1: register_bank_show
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2bits.bdf
    Info (12023): Found entity 1: decoder_2bits
Info (12021): Found 1 design units, including 1 entities, in source file counter_mod10.bdf
    Info (12023): Found entity 1: counter_mod10
Info (12021): Found 1 design units, including 1 entities, in source file Counter_mod4_1s.bdf
    Info (12023): Found entity 1: Counter_mod4_1s
Info (12021): Found 1 design units, including 1 entities, in source file register_4bits.bdf
    Info (12023): Found entity 1: register_4bits
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.bdf
    Info (12023): Found entity 1: register_bank
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.bdf
    Info (12023): Found entity 1: seven_seg
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_selector_10khz.bdf
    Info (12023): Found entity 1: seven_seg_selector_10khz
Info (12021): Found 1 design units, including 1 entities, in source file counter_mod4.bdf
    Info (12023): Found entity 1: counter_mod4
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.bdf
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file eq_2bits.bdf
    Info (12023): Found entity 1: eq_2bits
Info (12021): Found 1 design units, including 1 entities, in source file up_down.bdf
    Info (12023): Found entity 1: up_down
Info (12021): Found 1 design units, including 1 entities, in source file test2.bdf
    Info (12023): Found entity 1: test2
Info (12021): Found 1 design units, including 1 entities, in source file clk_500m_1s.bdf
    Info (12023): Found entity 1: clk_500m_1s
Info (12021): Found 1 design units, including 1 entities, in source file counter_mod5.bdf
    Info (12023): Found entity 1: counter_mod5
Info (12021): Found 1 design units, including 1 entities, in source file eq_checker.bdf
    Info (12023): Found entity 1: eq_checker
Info (12021): Found 1 design units, including 1 entities, in source file eq_4bits.bdf
    Info (12023): Found entity 1: eq_4bits
Info (12021): Found 1 design units, including 1 entities, in source file timer_500m_5s.bdf
    Info (12023): Found entity 1: timer_500m_5s
Info (12021): Found 1 design units, including 1 entities, in source file selector_16bits.bdf
    Info (12023): Found entity 1: selector_16bits
Info (12021): Found 1 design units, including 1 entities, in source file eq_ch_temp.bdf
    Info (12023): Found entity 1: eq_ch_temp
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275011): Block or symbol "LCELL" of instance "inst43" overlaps another block or symbol
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:inst4"
Info (12128): Elaborating entity "eq_2bits" for hierarchy "seven_seg:inst4|eq_2bits:inst"
Info (12128): Elaborating entity "register_bank_show" for hierarchy "register_bank_show:inst15"
Info (12128): Elaborating entity "selector_16bits" for hierarchy "register_bank_show:inst15|selector_16bits:inst2"
Info (12128): Elaborating entity "register_4bits" for hierarchy "register_bank_show:inst15|register_4bits:inst3"
Info (12128): Elaborating entity "decoder_2bits" for hierarchy "decoder_2bits:dc1"
Info (12128): Elaborating entity "seven_seg_selector_10khz" for hierarchy "seven_seg_selector_10khz:sss1"
Info (12128): Elaborating entity "counter_mod4" for hierarchy "seven_seg_selector_10khz:sss1|counter_mod4:inst2"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "seven_seg_selector_10khz:sss1|LPM_COUNTER:inst"
Info (12130): Elaborated megafunction instantiation "seven_seg_selector_10khz:sss1|LPM_COUNTER:inst"
Info (12133): Instantiated megafunction "seven_seg_selector_10khz:sss1|LPM_COUNTER:inst" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_MODULUS" = "5000"
    Info (12134): Parameter "LPM_WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u1j.tdf
    Info (12023): Found entity 1: cntr_u1j File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_u1j.tdf Line: 28
Info (12128): Elaborating entity "cntr_u1j" for hierarchy "seven_seg_selector_10khz:sss1|LPM_COUNTER:inst|cntr_u1j:auto_generated" File: /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_m0c.tdf
    Info (12023): Found entity 1: cmpr_m0c File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_m0c.tdf Line: 23
Info (12128): Elaborating entity "cmpr_m0c" for hierarchy "seven_seg_selector_10khz:sss1|LPM_COUNTER:inst|cntr_u1j:auto_generated|cmpr_m0c:cmpr1" File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_u1j.tdf Line: 34
Info (12128): Elaborating entity "up_down" for hierarchy "up_down:ud1"
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst10"
Info (12128): Elaborating entity "timer_500m_5s" for hierarchy "timer_500m_5s:inst"
Info (12128): Elaborating entity "clk_500m_1s" for hierarchy "timer_500m_5s:inst|clk_500m_1s:inst"
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst"
Info (12130): Elaborated megafunction instantiation "timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst"
Info (12133): Instantiated megafunction "timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "UP"
    Info (12134): Parameter "LPM_MODULUS" = "25000000"
    Info (12134): Parameter "LPM_WIDTH" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nmj.tdf
    Info (12023): Found entity 1: cntr_nmj File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_nmj.tdf Line: 28
Info (12128): Elaborating entity "cntr_nmj" for hierarchy "timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst|cntr_nmj:auto_generated" File: /home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k0c.tdf
    Info (12023): Found entity 1: cmpr_k0c File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cmpr_k0c.tdf Line: 23
Info (12128): Elaborating entity "cmpr_k0c" for hierarchy "timer_500m_5s:inst|clk_500m_1s:inst|LPM_COUNTER:inst|cntr_nmj:auto_generated|cmpr_k0c:cmpr1" File: /mnt/caio/General/UFPE/ED/Projects/Counter10/db/cntr_nmj.tdf Line: 35
Info (12128): Elaborating entity "counter_mod5" for hierarchy "timer_500m_5s:inst|counter_mod5:inst4"
Info (12128): Elaborating entity "eq_ch_temp" for hierarchy "eq_ch_temp:inst20"
Warning (275043): Pin "EQN" is missing source
Warning (12125): Using design file cnt_mod3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cnt_mod3
Info (12128): Elaborating entity "cnt_mod3" for hierarchy "eq_ch_temp:inst20|cnt_mod3:inst9"
Info (12128): Elaborating entity "eq_4bits" for hierarchy "eq_ch_temp:inst20|eq_4bits:inst"
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:rb2"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "inst45"
    Info (17048): Logic cell "inst43"
    Info (17048): Logic cell "inst34"
    Info (17048): Logic cell "lc2"
    Info (17048): Logic cell "inst32"
    Info (17048): Logic cell "inst28"
    Info (17048): Logic cell "inst35"
    Info (17048): Logic cell "inst33"
Info (21057): Implemented 210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 188 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 346 megabytes
    Info: Processing ended: Tue Feb 18 15:00:05 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


