Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 28 19:32:37 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[17]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[18]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[19]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[9]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3020 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.492    -3381.768                   3197                10944        0.058        0.000                      0                10944        3.000        0.000                       0                  3027  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -5.490    -3378.386                   3197                 8958        0.201        0.000                      0                 8958        4.500        0.000                       0                  2788  
  clk_24MHz_clk_wiz_0_1        37.730        0.000                      0                   31        0.254        0.000                      0                   31       20.333        0.000                       0                    28  
  clk_25MHz_clk_wiz_0_1        21.909        0.000                      0                 1147        0.165        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        182.004        0.000                      0                  808        0.200        0.000                      0                  808       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -5.492    -3381.768                   3197                 8958        0.201        0.000                      0                 8958        4.500        0.000                       0                  2788  
  clk_24MHz_clk_wiz_0          37.727        0.000                      0                   31        0.254        0.000                      0                   31       20.333        0.000                       0                    28  
  clk_25MHz_clk_wiz_0          21.906        0.000                      0                 1147        0.165        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          182.000        0.000                      0                  808        0.200        0.000                      0                  808       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        1.431        0.000                      0                   87        0.302        0.000                      0                   87  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -5.492    -3381.768                   3197                 8958        0.118        0.000                      0                 8958  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        1.427        0.000                      0                   87        0.298        0.000                      0                   87  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        37.727        0.000                      0                   31        0.147        0.000                      0                   31  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        21.906        0.000                      0                 1147        0.058        0.000                      0                 1147  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        182.000        0.000                      0                  808        0.058        0.000                      0                  808  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -5.492    -3381.768                   3197                 8958        0.118        0.000                      0                 8958  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          1.431        0.000                      0                   87        0.302        0.000                      0                   87  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          1.427        0.000                      0                   87        0.298        0.000                      0                   87  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          37.727        0.000                      0                   31        0.147        0.000                      0                   31  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          21.906        0.000                      0                 1147        0.058        0.000                      0                 1147  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          182.000        0.000                      0                  808        0.058        0.000                      0                  808  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :         3197  Failing Endpoints,  Worst Slack       -5.490ns,  Total Violation    -3378.386ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.490ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 7.154ns (68.374%)  route 3.309ns (31.626%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.286 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.505 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.505    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -5.490    

Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 7.141ns (68.335%)  route 3.309ns (31.665%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.492 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.492    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 7.133ns (68.311%)  route 3.309ns (31.689%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.484 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 7.174ns (69.460%)  route 3.154ns (30.540%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    disp/laddr_reg[15]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.371 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.371    disp/laddr_reg[16]_i_1_n_7
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.401ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.171ns (69.451%)  route 3.154ns (30.549%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.368    disp/laddr_reg[15]_i_1_n_6
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.082     3.902    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.967    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.967    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 -5.401    

Slack (VIOLATED) :        -5.393ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 7.057ns (68.078%)  route 3.309ns (31.922%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.408 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.408    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -5.393    

Slack (VIOLATED) :        -5.380ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 7.150ns (69.388%)  route 3.154ns (30.611%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.347 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.347    disp/laddr_reg[15]_i_1_n_4
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.082     3.902    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.967    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.967    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -5.380    

Slack (VIOLATED) :        -5.373ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 7.037ns (68.016%)  route 3.309ns (31.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.388 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.388    disp/raddr_reg[15]_i_1_n_7
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.082     3.901    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 -5.373    

Slack (VIOLATED) :        -5.359ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 7.024ns (67.976%)  route 3.309ns (32.024%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.375    disp/raddr_reg[11]_i_1_n_6
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.082     3.902    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.016    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 -5.359    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.016ns (67.951%)  route 3.309ns (32.049%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.367 r  disp/raddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.367    disp/raddr_reg[11]_i_1_n_4
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.082     3.902    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.016    disp/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 -5.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT5 (Prop_lut5_I1_O)        0.048    -0.303 r  disp/dcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    disp/dcnt[4]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.107    -0.505    disp/dcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.153    -0.324    disp/row_count_reg_n_0_[7]
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.279 r  disp/row_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    disp/row_count[8]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.826    -0.859    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121    -0.483    disp/row_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  disp/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/dcnt[2]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.091    -0.521    disp/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  disp/current_state_reg[2]/Q
                         net (fo=71, routed)          0.126    -0.351    disp/LEDs_OBUF[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  disp/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/next_state[2]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.091    -0.528    disp/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.478%)  route 0.143ns (46.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.635    -0.543    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.143    -0.236    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.907    -0.778    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.070    -0.460    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[2]/Q
                         net (fo=13, routed)          0.146    -0.338    disp/dcnt[2]
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  disp/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/dcnt[3]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.092    -0.520    disp/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 disp/result_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.950%)  route 0.455ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.546    -0.633    disp/clk_100MHz
    SLICE_X52Y69         FDRE                                         r  disp/result_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  disp/result_data_reg[1]/Q
                         net (fo=75, routed)          0.455    -0.049    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.884    -0.800    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.528    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242    -0.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.146    -0.332    disp/row_count_reg_n_0_[7]
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.287 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/row_count[7]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.527    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.550    -0.629    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  disp/rcnt_reg[7]/Q
                         net (fo=9, routed)           0.146    -0.341    disp/rcnt_reg_n_0_[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  disp/rcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    disp/rcnt[7]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.816    -0.869    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.092    -0.537    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.552    -0.627    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  disp/col_count_reg[1]/Q
                         net (fo=21, routed)          0.168    -0.317    disp/col_count[1]
    SLICE_X51Y61         LUT3 (Prop_lut3_I1_O)        0.042    -0.275 r  disp/col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    disp/col_count[2]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.820    -0.865    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.107    -0.520    disp/col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54     disp/row_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54     disp/row_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y54     disp/row_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y54     disp/row_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     disp/row_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     disp/row_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     disp/row_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     disp/row_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     disp/row_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y57     disp/row_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     disp/laddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     disp/laddr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.730ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.963ns (25.108%)  route 2.872ns (74.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.950 r  clks/bounce_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.950    clks/bounce_count_0[4]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    40.680    clks/bounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 37.730    

Slack (MET) :             37.748ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.991ns (25.651%)  route 2.872ns (74.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.152     2.978 r  clks/bounce_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.978    clks/bounce_count_0[7]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.075    40.726    clks/bounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 37.748    

Slack (MET) :             37.995ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.949ns (54.559%)  route 1.623ns (45.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.430 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.949     2.379    clks/data0[16]
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.307     2.686 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.686    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    40.681    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                 37.995    

Slack (MET) :             38.030ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.400%)  route 2.710ns (76.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.124     2.653 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.653    clks/bounce_count_0[11]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.031    40.683    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 38.030    

Slack (MET) :             38.046ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.856ns (24.001%)  route 2.710ns (75.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.152     2.681 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.681    clks/bounce_count_0[9]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.075    40.727    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 38.046    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.841ns (54.552%)  route 1.534ns (45.448%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.334 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.859     2.193    clks/data0[13]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.295     2.488 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.488    clks/bounce_count_0[13]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.683    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.244ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.839ns (55.334%)  route 1.484ns (44.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  clks/bounce_count0_carry__1/O[1]
                         net (fo=1, routed)           0.810     2.131    clks/data0[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.306     2.437 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.437    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.029    40.681    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 38.244    

Slack (MET) :             38.267ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.963ns (29.179%)  route 2.337ns (70.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.032     2.291    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.415 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    clks/bounce_count_0[6]
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.104    40.651    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    40.682    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.682    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                 38.267    

Slack (MET) :             38.280ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.278%)  route 2.326ns (70.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.280    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.404 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.404    clks/bounce_count_0[15]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.032    40.684    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.684    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 38.280    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.963ns (29.323%)  route 2.321ns (70.677%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.015     2.275    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.399 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.399    clks/bounce_count_0[14]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.104    40.652    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.683    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 38.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.275%)  route 0.172ns (44.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[2]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.276    clks/bounce_count[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clks/bounce_count_0[0]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.091    -0.507    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.275ns (52.172%)  route 0.252ns (47.828%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.048    -0.071 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    clks/bounce_count_0[12]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.107    -0.475    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.898%)  route 0.252ns (48.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.091    -0.491    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.273ns (51.997%)  route 0.252ns (48.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.046    -0.073 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clks/bounce_count_0[18]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.107    -0.491    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.906%)  route 0.252ns (48.094%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.091    -0.507    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y43     clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y44     clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y43     clks/bounce_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X57Y42     clks/bounce_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y44     clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y44     clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.909ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.433ns  (logic 4.133ns (23.708%)  route 13.300ns (76.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         12.029    15.171    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I5_O)        0.124    15.295 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           1.272    16.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.633    38.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.021    
                         clock uncertainty           -0.104    38.918    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.475    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                 21.909    

Slack (MET) :             22.392ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 4.133ns (24.377%)  route 12.822ns (75.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.887    15.029    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.935    16.088    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.026    
                         clock uncertainty           -0.104    38.923    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.480    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 22.392    

Slack (MET) :             23.199ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 4.133ns (25.588%)  route 12.019ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.139    14.281    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X102Y56        LUT6 (Prop_lut6_I4_O)        0.124    14.405 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.880    15.285    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.642    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.030    
                         clock uncertainty           -0.104    38.927    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.484    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.199    

Slack (MET) :             23.563ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 4.133ns (26.168%)  route 11.661ns (73.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.304    14.446    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X102Y57        LUT6 (Prop_lut6_I4_O)        0.124    14.570 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.357    14.927    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.104    38.933    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                 23.563    

Slack (MET) :             23.740ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.618ns  (logic 4.133ns (26.464%)  route 11.485ns (73.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.935    14.077    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y52        LUT6 (Prop_lut6_I4_O)        0.124    14.201 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.550    14.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.104    38.934    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                 23.740    

Slack (MET) :             23.988ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 4.257ns (27.702%)  route 11.110ns (72.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)          6.368     9.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.634 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.872    13.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb0
    SLICE_X102Y57        LUT6 (Prop_lut6_I1_O)        0.124    13.629 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.870    14.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.104    38.931    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 23.988    

Slack (MET) :             24.153ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.229ns  (logic 4.133ns (27.138%)  route 11.096ns (72.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.020    13.162    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y16        LUT6 (Prop_lut6_I3_O)        0.124    13.286 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           1.076    14.362    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.104    38.958    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 24.153    

Slack (MET) :             24.215ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.162ns  (logic 4.133ns (27.260%)  route 11.029ns (72.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)         10.145    13.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.884    14.295    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.104    38.952    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 24.215    

Slack (MET) :             24.345ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 4.133ns (27.489%)  route 10.902ns (72.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)          9.999    13.141    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.903    14.168    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.104    38.955    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.512    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 24.345    

Slack (MET) :             24.391ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.980ns  (logic 4.133ns (27.590%)  route 10.847ns (72.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         10.505    13.647    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X104Y32        LUT6 (Prop_lut6_I4_O)        0.124    13.771 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.343    14.113    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.104    38.947    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 24.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X37Y32         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           0.112    -0.372    vga/hcount[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.327    vga/blank_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.492    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.066    -0.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.303    vga/D[5]
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.242    -0.623    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092    -0.531    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.302    vga/hcount[1]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 r  vga/addrb0_i_24/O
                         net (fo=2, routed)           0.000    -0.257    vga/D[1]
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.446%)  route 0.226ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.226    -0.239    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.066    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.238    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.059    -0.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.752%)  route 0.320ns (63.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.187    -0.117    plusOp[5]
    DSP48_X2Y12          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.520    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.424    addrb0
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.110%)  route 0.235ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.235    -0.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.544    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.511%)  route 0.320ns (60.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.553    -0.626    vga/CLK
    SLICE_X36Y31         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.099    -0.363    vga/vcount[1]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.221    -0.097    vga_n_22
    DSP48_X2Y12          DSP48E1                                      r  addrb0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.273    -0.503    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066    -0.437    addrb0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y28     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y28     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      182.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.004ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.593ns  (logic 7.296ns (41.470%)  route 10.297ns (58.530%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.974    16.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I5_O)        0.124    16.188 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    16.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                182.004    

Slack (MET) :             182.033ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 7.296ns (41.527%)  route 10.273ns (58.473%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.748    15.837    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    15.961 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.643    16.604    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.816   198.743    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                182.033    

Slack (MET) :             182.209ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 7.296ns (41.973%)  route 10.087ns (58.027%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.763    15.853    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.124    15.977 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    16.418    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.805   198.732    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                182.209    

Slack (MET) :             182.573ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 7.296ns (42.841%)  route 9.734ns (57.159%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.411    15.500    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y112       LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    16.066    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.817   198.744    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.138   199.082    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.639    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                182.573    

Slack (MET) :             182.793ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 7.296ns (43.417%)  route 9.508ns (56.583%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.185    15.274    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.124    15.398 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.441    15.840    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                182.793    

Slack (MET) :             183.176ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.241ns  (logic 7.296ns (44.924%)  route 8.945ns (55.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.845    13.934    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    14.058 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           1.218    15.276    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.631   198.557    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.033    
                         clock uncertainty           -0.138   198.896    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                183.176    

Slack (MET) :             183.231ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 7.296ns (44.548%)  route 9.082ns (55.452%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.758    14.848    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124    14.972 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    15.413    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.822   198.749    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                183.231    

Slack (MET) :             183.305ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.302ns  (logic 7.296ns (44.755%)  route 9.006ns (55.245%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.682    14.772    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y107       LUT6 (Prop_lut6_I4_O)        0.124    14.896 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    15.337    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820   198.747    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                183.305    

Slack (MET) :             183.407ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 7.296ns (45.520%)  route 8.732ns (54.480%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.409    14.498    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    14.622 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.441    15.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.649   198.575    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                183.407    

Slack (MET) :             183.736ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 7.296ns (46.508%)  route 8.392ns (53.492%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.569    13.658    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.941    14.723    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.637   198.563    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.138   198.902    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                183.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          0.147    -0.336    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120    -0.491    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.552    -0.627    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.113    -0.385    fifo_buffer/state[0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.099    -0.286 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.627    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.091    -0.536    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.177    -0.287    fifo_buffer/buffer_ready
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.043    -0.244 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.244    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.816    -0.869    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.240    -0.629    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.133    -0.496    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.998%)  route 0.202ns (52.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.202    -0.283    fifo_buffer/image_sel
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.238    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.120    -0.493    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.043    -0.234 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    fifo_buffer/pixel0[7]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.497    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.072%)  route 0.171ns (42.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X39Y81         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  fifo_buffer/pixel_reg[2]/Q
                         net (fo=10, routed)          0.171    -0.329    fifo_buffer/pixel[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[5]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121    -0.494    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    fifo_buffer/pixel0[6]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.508    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.180    -0.304    fifo_buffer/image_sel
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.259 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/image_sel_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.241    -0.626    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.091    -0.535    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/pixel_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.304    fifo_buffer/pixel[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.045    -0.259 r  fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091    -0.535    fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          0.131    -0.351    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.243    fifo_buffer/num_lines0[8]
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105    -0.519    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y19     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y20     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y22     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y20     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y79     fifo_buffer/trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     fifo_buffer/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     fifo_buffer/pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y80     fifo_buffer/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y80     fifo_buffer/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y79     fifo_buffer/trigger_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_l_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_l_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y83     fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y84     fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y84     fifo_buffer/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :         3197  Failing Endpoints,  Worst Slack       -5.492ns,  Total Violation    -3381.768ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.492ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 7.154ns (68.374%)  route 3.309ns (31.626%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.286 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.505 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.505    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -5.492    

Slack (VIOLATED) :        -5.479ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 7.141ns (68.335%)  route 3.309ns (31.665%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.492 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.492    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -5.479    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 7.133ns (68.311%)  route 3.309ns (31.689%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.484 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 7.174ns (69.460%)  route 3.154ns (30.540%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    disp/laddr_reg[15]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.371 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.371    disp/laddr_reg[16]_i_1_n_7
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.065     3.965    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.402ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.171ns (69.451%)  route 3.154ns (30.549%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.368    disp/laddr_reg[15]_i_1_n_6
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 -5.402    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 7.057ns (68.078%)  route 3.309ns (31.922%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.408 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.408    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 7.150ns (69.388%)  route 3.154ns (30.611%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.347 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.347    disp/laddr_reg[15]_i_1_n_4
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 7.037ns (68.016%)  route 3.309ns (31.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.388 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.388    disp/raddr_reg[15]_i_1_n_7
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.361ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 7.024ns (67.976%)  route 3.309ns (32.024%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.375    disp/raddr_reg[11]_i_1_n_6
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 -5.361    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.016ns (67.951%)  route 3.309ns (32.049%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.367 r  disp/raddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.367    disp/raddr_reg[11]_i_1_n_4
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 -5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT5 (Prop_lut5_I1_O)        0.048    -0.303 r  disp/dcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    disp/dcnt[4]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.107    -0.505    disp/dcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.153    -0.324    disp/row_count_reg_n_0_[7]
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.279 r  disp/row_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    disp/row_count[8]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.826    -0.859    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121    -0.483    disp/row_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  disp/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/dcnt[2]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.091    -0.521    disp/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  disp/current_state_reg[2]/Q
                         net (fo=71, routed)          0.126    -0.351    disp/LEDs_OBUF[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  disp/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/next_state[2]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.091    -0.528    disp/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.478%)  route 0.143ns (46.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.635    -0.543    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.143    -0.236    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.907    -0.778    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.070    -0.460    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[2]/Q
                         net (fo=13, routed)          0.146    -0.338    disp/dcnt[2]
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  disp/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/dcnt[3]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/C
                         clock pessimism              0.251    -0.612    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.092    -0.520    disp/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 disp/result_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.950%)  route 0.455ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.546    -0.633    disp/clk_100MHz
    SLICE_X52Y69         FDRE                                         r  disp/result_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  disp/result_data_reg[1]/Q
                         net (fo=75, routed)          0.455    -0.049    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.884    -0.800    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.528    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242    -0.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.146    -0.332    disp/row_count_reg_n_0_[7]
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.287 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/row_count[7]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.527    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.550    -0.629    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  disp/rcnt_reg[7]/Q
                         net (fo=9, routed)           0.146    -0.341    disp/rcnt_reg_n_0_[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  disp/rcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    disp/rcnt[7]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.816    -0.869    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.092    -0.537    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.552    -0.627    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  disp/col_count_reg[1]/Q
                         net (fo=21, routed)          0.168    -0.317    disp/col_count[1]
    SLICE_X51Y61         LUT3 (Prop_lut3_I1_O)        0.042    -0.275 r  disp/col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    disp/col_count[2]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.820    -0.865    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/C
                         clock pessimism              0.238    -0.627    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.107    -0.520    disp/col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54     disp/row_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54     disp/row_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y54     disp/row_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y54     disp/row_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     disp/row_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     disp/row_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     disp/row_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     disp/row_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56     disp/row_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y57     disp/row_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y69     disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     disp/laddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y55     disp/laddr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.963ns (25.108%)  route 2.872ns (74.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.950 r  clks/bounce_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.950    clks/bounce_count_0[4]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    40.677    clks/bounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.745ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.991ns (25.651%)  route 2.872ns (74.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.152     2.978 r  clks/bounce_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.978    clks/bounce_count_0[7]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.075    40.723    clks/bounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 37.745    

Slack (MET) :             37.992ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.949ns (54.559%)  route 1.623ns (45.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.430 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.949     2.379    clks/data0[16]
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.307     2.686 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.686    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                 37.992    

Slack (MET) :             38.027ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.400%)  route 2.710ns (76.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.124     2.653 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.653    clks/bounce_count_0[11]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 38.027    

Slack (MET) :             38.043ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.856ns (24.001%)  route 2.710ns (75.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.152     2.681 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.681    clks/bounce_count_0[9]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.075    40.724    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 38.043    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.841ns (54.552%)  route 1.534ns (45.448%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.334 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.859     2.193    clks/data0[13]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.295     2.488 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.488    clks/bounce_count_0[13]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.241ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.839ns (55.334%)  route 1.484ns (44.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  clks/bounce_count0_carry__1/O[1]
                         net (fo=1, routed)           0.810     2.131    clks/data0[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.306     2.437 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.437    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 38.241    

Slack (MET) :             38.264ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.963ns (29.179%)  route 2.337ns (70.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.032     2.291    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.415 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    clks/bounce_count_0[6]
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    40.679    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                 38.264    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.278%)  route 2.326ns (70.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.280    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.404 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.404    clks/bounce_count_0[15]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.032    40.681    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.281ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.963ns (29.323%)  route 2.321ns (70.677%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.015     2.275    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.399 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.399    clks/bounce_count_0[14]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 38.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.275%)  route 0.172ns (44.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[2]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.276    clks/bounce_count[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clks/bounce_count_0[0]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.091    -0.507    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.275ns (52.172%)  route 0.252ns (47.828%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.048    -0.071 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    clks/bounce_count_0[12]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.107    -0.475    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.898%)  route 0.252ns (48.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.091    -0.491    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.273ns (51.997%)  route 0.252ns (48.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.046    -0.073 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clks/bounce_count_0[18]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.107    -0.491    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.906%)  route 0.252ns (48.094%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.091    -0.507    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y43     clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y44     clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X59Y43     clks/bounce_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X57Y42     clks/bounce_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y42     clks/bounce_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y44     clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y44     clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X59Y43     clks/bounce_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.906ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.433ns  (logic 4.133ns (23.708%)  route 13.300ns (76.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         12.029    15.171    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I5_O)        0.124    15.295 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           1.272    16.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.633    38.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.021    
                         clock uncertainty           -0.106    38.915    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.472    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                 21.906    

Slack (MET) :             22.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 4.133ns (24.377%)  route 12.822ns (75.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.887    15.029    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.935    16.088    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.026    
                         clock uncertainty           -0.106    38.920    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.477    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 22.389    

Slack (MET) :             23.196ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 4.133ns (25.588%)  route 12.019ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.139    14.281    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X102Y56        LUT6 (Prop_lut6_I4_O)        0.124    14.405 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.880    15.285    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.642    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.030    
                         clock uncertainty           -0.106    38.924    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.481    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.196    

Slack (MET) :             23.560ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 4.133ns (26.168%)  route 11.661ns (73.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.304    14.446    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X102Y57        LUT6 (Prop_lut6_I4_O)        0.124    14.570 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.357    14.927    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                 23.560    

Slack (MET) :             23.738ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.618ns  (logic 4.133ns (26.464%)  route 11.485ns (73.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.935    14.077    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y52        LUT6 (Prop_lut6_I4_O)        0.124    14.201 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.550    14.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                 23.738    

Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 4.257ns (27.702%)  route 11.110ns (72.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)          6.368     9.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.634 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.872    13.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb0
    SLICE_X102Y57        LUT6 (Prop_lut6_I1_O)        0.124    13.629 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.870    14.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.150ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.229ns  (logic 4.133ns (27.138%)  route 11.096ns (72.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.020    13.162    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y16        LUT6 (Prop_lut6_I3_O)        0.124    13.286 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           1.076    14.362    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 24.150    

Slack (MET) :             24.212ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.162ns  (logic 4.133ns (27.260%)  route 11.029ns (72.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)         10.145    13.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.884    14.295    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 24.212    

Slack (MET) :             24.342ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 4.133ns (27.489%)  route 10.902ns (72.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)          9.999    13.141    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.903    14.168    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 24.342    

Slack (MET) :             24.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.980ns  (logic 4.133ns (27.590%)  route 10.847ns (72.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         10.505    13.647    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X104Y32        LUT6 (Prop_lut6_I4_O)        0.124    13.771 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.343    14.113    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 24.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X37Y32         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           0.112    -0.372    vga/hcount[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.327    vga/blank_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.492    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.066    -0.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.303    vga/D[5]
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.242    -0.623    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092    -0.531    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.302    vga/hcount[1]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 r  vga/addrb0_i_24/O
                         net (fo=2, routed)           0.000    -0.257    vga/D[1]
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.242    -0.624    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091    -0.533    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.446%)  route 0.226ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.226    -0.239    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.066    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.238    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.059    -0.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.752%)  route 0.320ns (63.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.187    -0.117    plusOp[5]
    DSP48_X2Y12          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.520    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.424    addrb0
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.110%)  route 0.235ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.235    -0.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.544    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.511%)  route 0.320ns (60.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.553    -0.626    vga/CLK
    SLICE_X36Y31         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.099    -0.363    vga/vcount[1]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.221    -0.097    vga_n_22
    DSP48_X2Y12          DSP48E1                                      r  addrb0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.273    -0.503    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066    -0.437    addrb0
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y29     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y28     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y28     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y34     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      182.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.000ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.593ns  (logic 7.296ns (41.470%)  route 10.297ns (58.530%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.974    16.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I5_O)        0.124    16.188 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    16.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                182.000    

Slack (MET) :             182.029ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 7.296ns (41.527%)  route 10.273ns (58.473%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.748    15.837    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    15.961 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.643    16.604    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.816   198.743    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                182.029    

Slack (MET) :             182.205ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 7.296ns (41.973%)  route 10.087ns (58.027%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.763    15.853    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.124    15.977 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    16.418    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.805   198.732    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                182.205    

Slack (MET) :             182.569ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 7.296ns (42.841%)  route 9.734ns (57.159%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.411    15.500    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y112       LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    16.066    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.817   198.744    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                182.569    

Slack (MET) :             182.789ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 7.296ns (43.417%)  route 9.508ns (56.583%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.185    15.274    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.124    15.398 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.441    15.840    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                182.789    

Slack (MET) :             183.172ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.241ns  (logic 7.296ns (44.924%)  route 8.945ns (55.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.845    13.934    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    14.058 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           1.218    15.276    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.631   198.557    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.033    
                         clock uncertainty           -0.142   198.891    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.448    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.448    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                183.172    

Slack (MET) :             183.226ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 7.296ns (44.548%)  route 9.082ns (55.452%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.758    14.848    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124    14.972 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    15.413    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.822   198.749    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                183.226    

Slack (MET) :             183.300ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.302ns  (logic 7.296ns (44.755%)  route 9.006ns (55.245%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.682    14.772    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y107       LUT6 (Prop_lut6_I4_O)        0.124    14.896 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    15.337    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820   198.747    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                183.300    

Slack (MET) :             183.403ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 7.296ns (45.520%)  route 8.732ns (54.480%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.409    14.498    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    14.622 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.441    15.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.649   198.575    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                183.403    

Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 7.296ns (46.508%)  route 8.392ns (53.492%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.569    13.658    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.941    14.723    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.637   198.563    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                183.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          0.147    -0.336    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120    -0.491    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.552    -0.627    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.113    -0.385    fifo_buffer/state[0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.099    -0.286 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.627    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.091    -0.536    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.177    -0.287    fifo_buffer/buffer_ready
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.043    -0.244 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.244    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.816    -0.869    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.240    -0.629    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.133    -0.496    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.998%)  route 0.202ns (52.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.202    -0.283    fifo_buffer/image_sel
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.238    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.120    -0.493    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.043    -0.234 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    fifo_buffer/pixel0[7]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.497    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.072%)  route 0.171ns (42.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X39Y81         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  fifo_buffer/pixel_reg[2]/Q
                         net (fo=10, routed)          0.171    -0.329    fifo_buffer/pixel[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[5]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121    -0.494    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    fifo_buffer/pixel0[6]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.508    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.180    -0.304    fifo_buffer/image_sel
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.259 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/image_sel_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.241    -0.626    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.091    -0.535    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/pixel_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.304    fifo_buffer/pixel[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.045    -0.259 r  fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091    -0.535    fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          0.131    -0.351    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.243    fifo_buffer/num_lines0[8]
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105    -0.519    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y19     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y18     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y20     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y22     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y20     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y79     fifo_buffer/trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y82     fifo_buffer/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y81     fifo_buffer/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     fifo_buffer/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     fifo_buffer/pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y80     fifo_buffer/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y80     fifo_buffer/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y79     fifo_buffer/trigger_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_l_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_l_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y84     fifo_buffer/wen_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y83     fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y84     fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y84     fifo_buffer/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.007    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.007    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.911    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.911    disp/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.386ns (17.648%)  route 6.468ns (82.352%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.300     6.761    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.885 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     6.885    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.029     8.518    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 1.386ns (17.654%)  route 6.465ns (82.346%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.297     6.758    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.882 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.882    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.031     8.520    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.386ns (18.643%)  route 6.048ns (81.357%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.757     5.218    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           1.123     6.466    disp/laddr1_i_15_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 1.386ns (18.683%)  route 6.032ns (81.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.756     5.217    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           1.109     6.450    disp/laddr1_i_13_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.386ns (18.706%)  route 6.023ns (81.294%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           1.103     6.441    disp/laddr1_i_11_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.386ns (18.708%)  route 6.022ns (81.292%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           1.102     6.440    disp/laddr1_i_12_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.359%)  route 0.769ns (78.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.769     0.305    disp/buffer_ready
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    disp/next_state[0]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.092     0.048    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.299ns (21.015%)  route 1.124ns (78.985%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.121     0.749    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.794 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    disp/pipe[0]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     0.094    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.254ns (16.767%)  route 1.261ns (83.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.724     0.260    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.223     0.527    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.314     0.886    disp/next_state[1]
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X32Y56         FDCE (Hold_fdce_C_D)         0.063     0.019    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.389ns (21.925%)  route 1.385ns (78.075%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.177     1.101    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.146 r  disp/ccnt[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     1.146    disp/ccnt[3]_rep_i_1__1_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.092     0.066    disp/ccnt_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.389ns (21.913%)  route 1.386ns (78.087%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.178     1.102    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  disp/ccnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.147    disp/ccnt[3]_i_2_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.091     0.065    disp/ccnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.389ns (20.939%)  route 1.469ns (79.061%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 f  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.187     0.815    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  disp/pipe[1]_i_4/O
                         net (fo=1, routed)           0.110     0.970    disp/pipe[1]_i_4_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.169     1.184    disp/pipe[1]_i_3_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    disp/pipe[1]_i_1_n_0
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.091     0.067    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :         3197  Failing Endpoints,  Worst Slack       -5.492ns,  Total Violation    -3381.768ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.492ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 7.154ns (68.374%)  route 3.309ns (31.626%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.286 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.505 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.505    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -5.492    

Slack (VIOLATED) :        -5.479ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 7.141ns (68.335%)  route 3.309ns (31.665%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.492 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.492    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -5.479    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 7.133ns (68.311%)  route 3.309ns (31.689%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.484 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 7.174ns (69.460%)  route 3.154ns (30.540%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    disp/laddr_reg[15]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.371 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.371    disp/laddr_reg[16]_i_1_n_7
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.065     3.965    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.402ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.171ns (69.451%)  route 3.154ns (30.549%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.368    disp/laddr_reg[15]_i_1_n_6
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 -5.402    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 7.057ns (68.078%)  route 3.309ns (31.922%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.408 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.408    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 7.150ns (69.388%)  route 3.154ns (30.611%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.347 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.347    disp/laddr_reg[15]_i_1_n_4
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 7.037ns (68.016%)  route 3.309ns (31.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.388 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.388    disp/raddr_reg[15]_i_1_n_7
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.361ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 7.024ns (67.976%)  route 3.309ns (32.024%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.375    disp/raddr_reg[11]_i_1_n_6
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 -5.361    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0_1 fall@5.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.016ns (67.951%)  route 3.309ns (32.049%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.367 r  disp/raddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.367    disp/raddr_reg[11]_i_1_n_4
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 -5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT5 (Prop_lut5_I1_O)        0.048    -0.303 r  disp/dcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    disp/dcnt[4]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.107    -0.421    disp/dcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.153    -0.324    disp/row_count_reg_n_0_[7]
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.279 r  disp/row_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    disp/row_count[8]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.826    -0.859    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.084    -0.520    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121    -0.399    disp/row_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  disp/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/dcnt[2]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.091    -0.437    disp/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  disp/current_state_reg[2]/Q
                         net (fo=71, routed)          0.126    -0.351    disp/LEDs_OBUF[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  disp/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/next_state[2]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.535    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.091    -0.444    disp/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.478%)  route 0.143ns (46.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.635    -0.543    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.143    -0.236    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.907    -0.778    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.084    -0.447    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.070    -0.377    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[2]/Q
                         net (fo=13, routed)          0.146    -0.338    disp/dcnt[2]
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  disp/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/dcnt[3]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.092    -0.436    disp/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 disp/result_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.950%)  route 0.455ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.546    -0.633    disp/clk_100MHz
    SLICE_X52Y69         FDRE                                         r  disp/result_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  disp/result_data_reg[1]/Q
                         net (fo=75, routed)          0.455    -0.049    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.884    -0.800    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242    -0.203    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.146    -0.332    disp/row_count_reg_n_0_[7]
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.287 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/row_count[7]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.535    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.443    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.550    -0.629    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  disp/rcnt_reg[7]/Q
                         net (fo=9, routed)           0.146    -0.341    disp/rcnt_reg_n_0_[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  disp/rcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    disp/rcnt[7]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.816    -0.869    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.084    -0.545    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.092    -0.453    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.552    -0.627    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  disp/col_count_reg[1]/Q
                         net (fo=21, routed)          0.168    -0.317    disp/col_count[1]
    SLICE_X51Y61         LUT3 (Prop_lut3_I1_O)        0.042    -0.275 r  disp/col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    disp/col_count[2]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.820    -0.865    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.084    -0.543    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.107    -0.436    disp/col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.003    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.003    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.907    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.907    disp/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.386ns (17.648%)  route 6.468ns (82.352%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.300     6.761    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.885 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     6.885    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.029     8.514    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 1.386ns (17.654%)  route 6.465ns (82.346%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.297     6.758    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.882 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.882    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.031     8.516    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.386ns (18.643%)  route 6.048ns (81.357%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.757     5.218    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           1.123     6.466    disp/laddr1_i_15_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 1.386ns (18.683%)  route 6.032ns (81.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.756     5.217    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           1.109     6.450    disp/laddr1_i_13_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.386ns (18.706%)  route 6.023ns (81.294%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           1.103     6.441    disp/laddr1_i_11_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.386ns (18.708%)  route 6.022ns (81.292%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           1.102     6.440    disp/laddr1_i_12_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.359%)  route 0.769ns (78.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.769     0.305    disp/buffer_ready
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    disp/next_state[0]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.092     0.052    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.299ns (21.015%)  route 1.124ns (78.985%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.121     0.749    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.794 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    disp/pipe[0]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     0.098    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.254ns (16.767%)  route 1.261ns (83.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.724     0.260    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.223     0.527    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.314     0.886    disp/next_state[1]
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X32Y56         FDCE (Hold_fdce_C_D)         0.063     0.023    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.389ns (21.925%)  route 1.385ns (78.075%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.177     1.101    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.146 r  disp/ccnt[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     1.146    disp/ccnt[3]_rep_i_1__1_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/ccnt_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.389ns (21.913%)  route 1.386ns (78.087%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.178     1.102    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  disp/ccnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.147    disp/ccnt[3]_i_2_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.091     0.069    disp/ccnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.389ns (20.939%)  route 1.469ns (79.061%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 f  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.187     0.815    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  disp/pipe[1]_i_4/O
                         net (fo=1, routed)           0.110     0.970    disp/pipe[1]_i_4_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.169     1.184    disp/pipe[1]_i_3_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    disp/pipe[1]_i_1_n_0
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.091     0.071    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.963ns (25.108%)  route 2.872ns (74.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.950 r  clks/bounce_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.950    clks/bounce_count_0[4]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    40.677    clks/bounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.745ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.991ns (25.651%)  route 2.872ns (74.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.152     2.978 r  clks/bounce_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.978    clks/bounce_count_0[7]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.075    40.723    clks/bounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 37.745    

Slack (MET) :             37.992ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.949ns (54.559%)  route 1.623ns (45.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.430 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.949     2.379    clks/data0[16]
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.307     2.686 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.686    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                 37.992    

Slack (MET) :             38.027ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.400%)  route 2.710ns (76.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.124     2.653 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.653    clks/bounce_count_0[11]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 38.027    

Slack (MET) :             38.043ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.856ns (24.001%)  route 2.710ns (75.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.152     2.681 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.681    clks/bounce_count_0[9]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.075    40.724    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 38.043    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.841ns (54.552%)  route 1.534ns (45.448%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.334 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.859     2.193    clks/data0[13]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.295     2.488 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.488    clks/bounce_count_0[13]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.241ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.839ns (55.334%)  route 1.484ns (44.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  clks/bounce_count0_carry__1/O[1]
                         net (fo=1, routed)           0.810     2.131    clks/data0[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.306     2.437 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.437    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 38.241    

Slack (MET) :             38.264ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.963ns (29.179%)  route 2.337ns (70.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.032     2.291    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.415 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    clks/bounce_count_0[6]
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    40.679    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                 38.264    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.278%)  route 2.326ns (70.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.280    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.404 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.404    clks/bounce_count_0[15]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.032    40.681    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.281ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.963ns (29.323%)  route 2.321ns (70.677%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.015     2.275    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.399 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.399    clks/bounce_count_0[14]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 38.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.275%)  route 0.172ns (44.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[2]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.276    clks/bounce_count[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clks/bounce_count_0[0]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.091    -0.400    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.275ns (52.172%)  route 0.252ns (47.828%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.048    -0.071 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    clks/bounce_count_0[12]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.107    -0.475    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.107    -0.368    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.898%)  route 0.252ns (48.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.107    -0.475    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.091    -0.384    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.273ns (51.997%)  route 0.252ns (48.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.046    -0.073 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clks/bounce_count_0[18]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.107    -0.384    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.906%)  route 0.252ns (48.094%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.091    -0.400    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.906ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.433ns  (logic 4.133ns (23.708%)  route 13.300ns (76.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         12.029    15.171    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I5_O)        0.124    15.295 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           1.272    16.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.633    38.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.021    
                         clock uncertainty           -0.106    38.915    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.472    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                 21.906    

Slack (MET) :             22.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 4.133ns (24.377%)  route 12.822ns (75.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.887    15.029    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.935    16.088    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.026    
                         clock uncertainty           -0.106    38.920    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.477    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 22.389    

Slack (MET) :             23.196ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 4.133ns (25.588%)  route 12.019ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.139    14.281    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X102Y56        LUT6 (Prop_lut6_I4_O)        0.124    14.405 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.880    15.285    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.642    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.030    
                         clock uncertainty           -0.106    38.924    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.481    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.196    

Slack (MET) :             23.560ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 4.133ns (26.168%)  route 11.661ns (73.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.304    14.446    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X102Y57        LUT6 (Prop_lut6_I4_O)        0.124    14.570 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.357    14.927    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                 23.560    

Slack (MET) :             23.738ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.618ns  (logic 4.133ns (26.464%)  route 11.485ns (73.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.935    14.077    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y52        LUT6 (Prop_lut6_I4_O)        0.124    14.201 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.550    14.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                 23.738    

Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 4.257ns (27.702%)  route 11.110ns (72.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)          6.368     9.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.634 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.872    13.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb0
    SLICE_X102Y57        LUT6 (Prop_lut6_I1_O)        0.124    13.629 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.870    14.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.150ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.229ns  (logic 4.133ns (27.138%)  route 11.096ns (72.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.020    13.162    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y16        LUT6 (Prop_lut6_I3_O)        0.124    13.286 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           1.076    14.362    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 24.150    

Slack (MET) :             24.212ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.162ns  (logic 4.133ns (27.260%)  route 11.029ns (72.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)         10.145    13.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.884    14.295    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 24.212    

Slack (MET) :             24.342ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 4.133ns (27.489%)  route 10.902ns (72.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)          9.999    13.141    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.903    14.168    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 24.342    

Slack (MET) :             24.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.980ns  (logic 4.133ns (27.590%)  route 10.847ns (72.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         10.505    13.647    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X104Y32        LUT6 (Prop_lut6_I4_O)        0.124    13.771 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.343    14.113    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 24.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X37Y32         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           0.112    -0.372    vga/hcount[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.327    vga/blank_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.106    -0.505    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.385    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.066    -0.427    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.303    vga/D[5]
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092    -0.424    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.302    vga/hcount[1]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 r  vga/addrb0_i_24/O
                         net (fo=2, routed)           0.000    -0.257    vga/D[1]
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091    -0.426    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.446%)  route 0.226ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.226    -0.239    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.106    -0.499    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.066    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.238    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.059    -0.434    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.752%)  route 0.320ns (63.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.187    -0.117    plusOp[5]
    DSP48_X2Y12          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.520    
                         clock uncertainty            0.106    -0.414    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.318    addrb0
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.110%)  route 0.235ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.235    -0.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.106    -0.496    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.437    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.511%)  route 0.320ns (60.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.553    -0.626    vga/CLK
    SLICE_X36Y31         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.099    -0.363    vga/vcount[1]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.221    -0.097    vga_n_22
    DSP48_X2Y12          DSP48E1                                      r  addrb0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.106    -0.397    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066    -0.331    addrb0
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      182.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.000ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.593ns  (logic 7.296ns (41.470%)  route 10.297ns (58.530%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.974    16.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I5_O)        0.124    16.188 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    16.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                182.000    

Slack (MET) :             182.029ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 7.296ns (41.527%)  route 10.273ns (58.473%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.748    15.837    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    15.961 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.643    16.604    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.816   198.743    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                182.029    

Slack (MET) :             182.205ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 7.296ns (41.973%)  route 10.087ns (58.027%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.763    15.853    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.124    15.977 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    16.418    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.805   198.732    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                182.205    

Slack (MET) :             182.569ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 7.296ns (42.841%)  route 9.734ns (57.159%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.411    15.500    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y112       LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    16.066    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.817   198.744    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                182.569    

Slack (MET) :             182.789ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 7.296ns (43.417%)  route 9.508ns (56.583%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.185    15.274    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.124    15.398 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.441    15.840    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                182.789    

Slack (MET) :             183.172ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.241ns  (logic 7.296ns (44.924%)  route 8.945ns (55.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.845    13.934    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    14.058 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           1.218    15.276    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.631   198.557    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.033    
                         clock uncertainty           -0.142   198.891    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.448    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.448    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                183.172    

Slack (MET) :             183.226ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 7.296ns (44.548%)  route 9.082ns (55.452%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.758    14.848    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124    14.972 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    15.413    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.822   198.749    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                183.226    

Slack (MET) :             183.300ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.302ns  (logic 7.296ns (44.755%)  route 9.006ns (55.245%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.682    14.772    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y107       LUT6 (Prop_lut6_I4_O)        0.124    14.896 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    15.337    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820   198.747    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                183.300    

Slack (MET) :             183.403ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 7.296ns (45.520%)  route 8.732ns (54.480%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.409    14.498    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    14.622 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.441    15.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.649   198.575    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                183.403    

Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 7.296ns (46.508%)  route 8.392ns (53.492%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.569    13.658    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.941    14.723    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.637   198.563    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                183.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          0.147    -0.336    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.142    -0.468    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120    -0.348    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.552    -0.627    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.113    -0.385    fifo_buffer/state[0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.099    -0.286 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.091    -0.393    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.177    -0.287    fifo_buffer/buffer_ready
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.043    -0.244 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.244    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.816    -0.869    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.133    -0.353    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.998%)  route 0.202ns (52.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.202    -0.283    fifo_buffer/image_sel
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.238    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.142    -0.470    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.120    -0.350    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.043    -0.234 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    fifo_buffer/pixel0[7]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.354    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.072%)  route 0.171ns (42.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X39Y81         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  fifo_buffer/pixel_reg[2]/Q
                         net (fo=10, routed)          0.171    -0.329    fifo_buffer/pixel[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[5]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121    -0.351    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    fifo_buffer/pixel0[6]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.365    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.180    -0.304    fifo_buffer/image_sel
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.259 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/image_sel_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.091    -0.392    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/pixel_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.304    fifo_buffer/pixel[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.045    -0.259 r  fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091    -0.392    fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          0.131    -0.351    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.243    fifo_buffer/num_lines0[8]
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.142    -0.481    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105    -0.376    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :         3197  Failing Endpoints,  Worst Slack       -5.492ns,  Total Violation    -3381.768ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.492ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 7.154ns (68.374%)  route 3.309ns (31.626%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.286 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.286    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.505 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.505    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y58         FDRE                                         r  disp/raddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 -5.492    

Slack (VIOLATED) :        -5.479ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 7.141ns (68.335%)  route 3.309ns (31.665%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.492 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.492    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -5.479    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 7.133ns (68.311%)  route 3.309ns (31.689%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.484 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -5.406ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.328ns  (logic 7.174ns (69.460%)  route 3.154ns (30.540%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.148 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    disp/laddr_reg[15]_i_1_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.371 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.371    disp/laddr_reg[16]_i_1_n_7
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X35Y59         FDRE                                         r  disp/laddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.065     3.965    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -5.406    

Slack (VIOLATED) :        -5.402ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.171ns (69.451%)  route 3.154ns (30.549%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.368 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.368    disp/laddr_reg[15]_i_1_n_6
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 -5.402    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 7.057ns (68.078%)  route 3.309ns (31.922%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.408 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.408    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.381ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 7.150ns (69.388%)  route 3.154ns (30.611%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[3])
                                                      5.070     7.181 r  disp/laddr1/P[3]
                         net (fo=5, routed)           0.545     7.726    disp/laddr1_n_102
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.850 r  disp/laddr[3]_i_9/O
                         net (fo=1, routed)           0.430     8.281    disp/laddr[3]_i_9_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.405 r  disp/laddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.405    disp/laddr[3]_i_5_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.806 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.806    disp/laddr_reg[3]_i_1_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    disp/laddr_reg[7]_i_1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.034    disp/laddr_reg[11]_i_1_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.347 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.347    disp/laddr_reg[15]_i_1_n_4
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X35Y58         FDRE                                         r  disp/laddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.065     3.966    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.966    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -5.381    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 7.037ns (68.016%)  route 3.309ns (31.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 3.407 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.169 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.388 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.388    disp/raddr_reg[15]_i_1_n_7
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.481     3.407    disp/clk_100MHz
    SLICE_X36Y57         FDRE                                         r  disp/raddr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.983    
                         clock uncertainty           -0.084     3.900    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.114     4.014    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.361ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 7.024ns (67.976%)  route 3.309ns (32.024%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.375    disp/raddr_reg[11]_i_1_n_6
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 -5.361    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 disp/row_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100MHz_clk_wiz_0 fall@5.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 7.016ns (67.951%)  route 3.309ns (32.049%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 3.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.654    -0.958    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  disp/row_count_reg[2]/Q
                         net (fo=28, routed)          0.877     0.438    disp/row_count_reg_n_0_[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.562 f  disp/laddr1_i_21/O
                         net (fo=4, routed)           0.173     0.735    disp/laddr1_i_21_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.859 f  disp/laddr1_i_22/O
                         net (fo=16, routed)          0.601     1.460    disp/laddr1_i_22_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     1.584 r  disp/laddr1_i_3/O
                         net (fo=1, routed)           0.528     2.111    disp/laddr1_i_3_n_0
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[7]_P[2])
                                                      5.070     7.181 r  disp/laddr1/P[2]
                         net (fo=5, routed)           0.694     7.876    disp/laddr1_n_103
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124     8.000 r  disp/raddr[3]_i_2/O
                         net (fo=2, routed)           0.436     8.435    disp/raddr[3]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  disp/raddr[3]_i_5/O
                         net (fo=1, routed)           0.000     8.559    disp/raddr[3]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.935 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.935    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.052 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.052    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.367 r  disp/raddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.367    disp/raddr_reg[11]_i_1_n_4
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.482     3.408    disp/clk_100MHz
    SLICE_X36Y56         FDRE                                         r  disp/raddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.576     3.984    
                         clock uncertainty           -0.084     3.901    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.114     4.015    disp/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 -5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT5 (Prop_lut5_I1_O)        0.048    -0.303 r  disp/dcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    disp/dcnt[4]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[4]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.107    -0.421    disp/dcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.153    -0.324    disp/row_count_reg_n_0_[7]
    SLICE_X32Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.279 r  disp/row_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    disp/row_count[8]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.826    -0.859    disp/clk_100MHz
    SLICE_X32Y57         FDRE                                         r  disp/row_count_reg[8]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.084    -0.520    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121    -0.399    disp/row_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.351    disp/dcnt[1]
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  disp/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/dcnt[2]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.091    -0.437    disp/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  disp/current_state_reg[2]/Q
                         net (fo=71, routed)          0.126    -0.351    disp/LEDs_OBUF[2]
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.306 r  disp/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    disp/next_state[2]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[2]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.535    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.091    -0.444    disp/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.478%)  route 0.143ns (46.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.635    -0.543    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.143    -0.236    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.907    -0.778    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y109        FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.084    -0.447    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.070    -0.377    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.554    -0.625    disp/clk_100MHz
    SLICE_X53Y55         FDRE                                         r  disp/dcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/dcnt_reg[2]/Q
                         net (fo=13, routed)          0.146    -0.338    disp/dcnt[2]
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  disp/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    disp/dcnt[3]_i_1_n_0
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y55         FDRE                                         r  disp/dcnt_reg[3]/C
                         clock pessimism              0.251    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.092    -0.436    disp/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 disp/result_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.950%)  route 0.455ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.546    -0.633    disp/clk_100MHz
    SLICE_X52Y69         FDRE                                         r  disp/result_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  disp/result_data_reg[1]/Q
                         net (fo=75, routed)          0.455    -0.049    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.884    -0.800    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.528    
                         clock uncertainty            0.084    -0.445    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242    -0.203    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 disp/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.560    -0.619    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/row_count_reg[7]/Q
                         net (fo=13, routed)          0.146    -0.332    disp/row_count_reg_n_0_[7]
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.045    -0.287 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/row_count[7]_i_1_n_0
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y56         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.535    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.092    -0.443    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/rcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.550    -0.629    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  disp/rcnt_reg[7]/Q
                         net (fo=9, routed)           0.146    -0.341    disp/rcnt_reg_n_0_[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  disp/rcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    disp/rcnt[7]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.816    -0.869    disp/clk_100MHz
    SLICE_X53Y65         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.084    -0.545    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.092    -0.453    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 disp/col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.552    -0.627    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  disp/col_count_reg[1]/Q
                         net (fo=21, routed)          0.168    -0.317    disp/col_count[1]
    SLICE_X51Y61         LUT3 (Prop_lut3_I1_O)        0.042    -0.275 r  disp/col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    disp/col_count[2]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.820    -0.865    disp/clk_100MHz
    SLICE_X51Y61         FDRE                                         r  disp/col_count_reg[2]/C
                         clock pessimism              0.238    -0.627    
                         clock uncertainty            0.084    -0.543    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.107    -0.436    disp/col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.007    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.258     8.436    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.007    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.911    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.911    disp/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.386ns (17.648%)  route 6.468ns (82.352%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.300     6.761    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.885 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     6.885    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.029     8.518    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 1.386ns (17.654%)  route 6.465ns (82.346%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.297     6.758    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.882 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.882    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.258     8.489    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.031     8.520    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.386ns (18.643%)  route 6.048ns (81.357%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.757     5.218    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           1.123     6.466    disp/laddr1_i_15_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 1.386ns (18.683%)  route 6.032ns (81.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.756     5.217    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           1.109     6.450    disp/laddr1_i_13_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.386ns (18.706%)  route 6.023ns (81.294%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           1.103     6.441    disp/laddr1_i_11_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.386ns (18.708%)  route 6.022ns (81.292%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           1.102     6.440    disp/laddr1_i_12_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.167    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.359%)  route 0.769ns (78.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.769     0.305    disp/buffer_ready
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    disp/next_state[0]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.092     0.048    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.299ns (21.015%)  route 1.124ns (78.985%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.121     0.749    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.794 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    disp/pipe[0]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     0.094    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.254ns (16.767%)  route 1.261ns (83.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.724     0.260    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.223     0.527    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.314     0.886    disp/next_state[1]
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.258    -0.044    
    SLICE_X32Y56         FDCE (Hold_fdce_C_D)         0.063     0.019    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.389ns (21.925%)  route 1.385ns (78.075%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.177     1.101    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.146 r  disp/ccnt[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     1.146    disp/ccnt[3]_rep_i_1__1_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.092     0.066    disp/ccnt_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.389ns (21.913%)  route 1.386ns (78.087%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.178     1.102    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  disp/ccnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.147    disp/ccnt[3]_i_2_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.091     0.065    disp/ccnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.389ns (20.939%)  route 1.469ns (79.061%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 f  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.187     0.815    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  disp/pipe[1]_i_4/O
                         net (fo=1, routed)           0.110     0.970    disp/pipe[1]_i_4_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.169     1.184    disp/pipe[1]_i_3_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    disp/pipe[1]_i_1_n_0
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.091     0.067    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.042    disp/cdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.003    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.510ns (20.014%)  route 6.035ns (79.986%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.920     6.576    disp/rdcnt[3]_i_1_n_0
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.480     8.406    disp/clk_100MHz
    SLICE_X47Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.694    
                         clock uncertainty           -0.262     8.432    
    SLICE_X47Y57         FDRE (Setup_fdre_C_R)       -0.429     8.003    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.907    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 1.510ns (20.404%)  route 5.890ns (79.596%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 f  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.652     4.807    disp/ccnt[3]_i_4_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.931 r  disp/cdcnt[3]_i_2/O
                         net (fo=6, routed)           0.164     5.095    disp/cdcnt[3]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.124     5.219 r  disp/rdcnt[3]_i_2/O
                         net (fo=5, routed)           0.313     5.532    disp/rdcnt[3]_i_2_n_0
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     5.656 r  disp/rdcnt[3]_i_1/O
                         net (fo=4, routed)           0.776     6.432    disp/rdcnt[3]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.479     8.405    disp/clk_100MHz
    SLICE_X46Y59         FDRE                                         r  disp/rdcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524     7.907    disp/rdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.386ns (17.648%)  route 6.468ns (82.352%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.300     6.761    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.885 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     6.885    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.029     8.514    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 1.386ns (17.654%)  route 6.465ns (82.346%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          2.297     6.758    disp/ccnt[3]_i_5_n_0
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.124     6.882 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.882    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.533     8.459    disp/clk_100MHz
    SLICE_X80Y76         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.288     8.747    
                         clock uncertainty           -0.262     8.485    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.031     8.516    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 1.386ns (18.643%)  route 6.048ns (81.357%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.757     5.218    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           1.123     6.466    disp/laddr1_i_15_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 1.386ns (18.683%)  route 6.032ns (81.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.756     5.217    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           1.109     6.450    disp/laddr1_i_13_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.386ns (18.706%)  route 6.023ns (81.294%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           1.103     6.441    disp/laddr1_i_11_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.386ns (18.708%)  route 6.022ns (81.292%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.643    -0.969    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           1.798     1.348    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124     1.472 f  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.661     2.132    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.256 f  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.418     2.674    disp/next_state[1]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.798 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.782     3.580    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.704 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.327     4.031    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.182     4.337    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.461 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.753     5.214    disp/ccnt[3]_i_5_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           1.102     6.440    disp/laddr1_i_12_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.163    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.209ns (21.359%)  route 0.769ns (78.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.769     0.305    disp/buffer_ready
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    disp/next_state[0]
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X33Y55         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X33Y55         FDCE (Hold_fdce_C_D)         0.092     0.052    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.299ns (21.015%)  route 1.124ns (78.985%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.121     0.749    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.794 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    disp/pipe[0]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X54Y61         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     0.098    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.254ns (16.767%)  route 1.261ns (83.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.724     0.260    disp/buffer_ready
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  disp/current_state[1]_i_2/O
                         net (fo=1, routed)           0.223     0.527    disp/current_state[1]_i_2_n_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.045     0.572 r  disp/current_state[1]_i_1/O
                         net (fo=2, routed)           0.314     0.886    disp/next_state[1]
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.827    -0.858    disp/clk_100MHz
    SLICE_X32Y56         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.302    
                         clock uncertainty            0.262    -0.040    
    SLICE_X32Y56         FDCE (Hold_fdce_C_D)         0.063     0.023    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.389ns (21.925%)  route 1.385ns (78.075%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.177     1.101    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.146 r  disp/ccnt[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     1.146    disp/ccnt[3]_rep_i_1__1_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]_rep__1/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/ccnt_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.389ns (21.913%)  route 1.386ns (78.087%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 f  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 r  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.132     0.758    disp/cdcnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  disp/ccnt[3]_i_4/O
                         net (fo=4, routed)           0.075     0.879    disp/ccnt[3]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  disp/ccnt[3]_i_5/O
                         net (fo=30, routed)          0.178     1.102    disp/ccnt[3]_i_5_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  disp/ccnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.147    disp/ccnt[3]_i_2_n_0
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X56Y62         FDRE                                         r  disp/ccnt_reg[3]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.091     0.069    disp/ccnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.389ns (20.939%)  route 1.469ns (79.061%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.339     0.583    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.628 f  disp/pipe[0]_i_4/O
                         net (fo=2, routed)           0.187     0.815    disp/pipe[0]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  disp/pipe[1]_i_4/O
                         net (fo=1, routed)           0.110     0.970    disp/pipe[1]_i_4_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.169     1.184    disp/pipe[1]_i_3_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    disp/pipe[1]_i_1_n_0
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X56Y61         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.091     0.071    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.299ns (17.088%)  route 1.451ns (82.912%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.664     0.199    disp/buffer_ready
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.244 r  disp/cdcnt[3]_i_6/O
                         net (fo=2, routed)           0.337     0.581    disp/cdcnt[3]_i_6_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.626 f  disp/cdcnt[3]_i_4/O
                         net (fo=3, routed)           0.219     0.845    disp/cdcnt[3]_i_4_n_0
    SLICE_X57Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  disp/cdcnt[3]_i_1/O
                         net (fo=4, routed)           0.231     1.121    disp/cdcnt[3]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=2788, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[3]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X57Y60         FDRE (Hold_fdre_C_R)        -0.018    -0.038    disp/cdcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.963ns (25.108%)  route 2.872ns (74.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.950 r  clks/bounce_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.950    clks/bounce_count_0[4]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[4]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.029    40.677    clks/bounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.745ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.991ns (25.651%)  route 2.872ns (74.349%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.567     2.826    clks/bounce_count[20]_i_4_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I2_O)        0.152     2.978 r  clks/bounce_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.978    clks/bounce_count_0[7]
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X57Y42         FDRE                                         r  clks/bounce_count_reg[7]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)        0.075    40.723    clks/bounce_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 37.745    

Slack (MET) :             37.992ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.949ns (54.559%)  route 1.623ns (45.441%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.430 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.949     2.379    clks/data0[16]
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.307     2.686 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.686    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                 37.992    

Slack (MET) :             38.027ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.400%)  route 2.710ns (76.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.124     2.653 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.653    clks/bounce_count_0[11]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.653    
  -------------------------------------------------------------------
                         slack                                 38.027    

Slack (MET) :             38.043ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.856ns (24.001%)  route 2.710ns (75.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  clks/bounce_count_reg[10]/Q
                         net (fo=3, routed)           0.981     0.551    clks/bounce_count[10]
    SLICE_X60Y42         LUT4 (Prop_lut4_I2_O)        0.124     0.675 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.119    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.243 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.286     2.529    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y43         LUT4 (Prop_lut4_I2_O)        0.152     2.681 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.681    clks/bounce_count_0[9]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.075    40.724    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 38.043    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.841ns (54.552%)  route 1.534ns (45.448%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.115 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.115    clks/bounce_count0_carry__1_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.334 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.859     2.193    clks/data0[13]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.295     2.488 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.488    clks/bounce_count_0[13]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.241ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.839ns (55.334%)  route 1.484ns (44.666%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.725    -0.887    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  clks/bounce_count_reg[1]/Q
                         net (fo=3, routed)           0.674     0.244    clks/bounce_count[1]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.881 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.881    clks/bounce_count0_carry_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.998    clks/bounce_count0_carry__0_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  clks/bounce_count0_carry__1/O[1]
                         net (fo=1, routed)           0.810     2.131    clks/data0[10]
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.306     2.437 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.437    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.029    40.678    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 38.241    

Slack (MET) :             38.264ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.963ns (29.179%)  route 2.337ns (70.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 40.143 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.032     2.291    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I2_O)        0.124     2.415 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    clks/bounce_count_0[6]
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.550    40.143    clks/CLK
    SLICE_X59Y42         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.612    40.755    
                         clock uncertainty           -0.107    40.648    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    40.679    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                 38.264    

Slack (MET) :             38.277ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.278%)  route 2.326ns (70.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.280    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.404 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.404    clks/bounce_count_0[15]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.032    40.681    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                 38.277    

Slack (MET) :             38.281ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.963ns (29.323%)  route 2.321ns (70.677%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 40.144 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.726    -0.886    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.467 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.862     0.395    clks/bounce_count[9]
    SLICE_X60Y42         LUT4 (Prop_lut4_I3_O)        0.296     0.691 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.444     1.135    clks/bounce_count[20]_i_6_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.259 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.015     2.275    clks/bounce_count[20]_i_4_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.399 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.399    clks/bounce_count_0[14]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.551    40.144    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.612    40.756    
                         clock uncertainty           -0.107    40.649    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    40.680    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                 38.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.275%)  route 0.172ns (44.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[2]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.276    clks/bounce_count[0]
    SLICE_X59Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clks/bounce_count_0[0]
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y43         FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X59Y43         FDRE (Hold_fdre_C_D)         0.091    -0.400    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.275ns (52.172%)  route 0.252ns (47.828%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.048    -0.071 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    clks/bounce_count_0[12]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.107    -0.475    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.107    -0.368    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.898%)  route 0.252ns (48.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[10]
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X59Y44         FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.107    -0.475    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.091    -0.384    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.273ns (51.997%)  route 0.252ns (48.003%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.046    -0.073 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    clks/bounce_count_0[18]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.107    -0.384    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.906%)  route 0.252ns (48.094%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.581    -0.598    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  clks/bounce_count_reg[18]/Q
                         net (fo=2, routed)           0.069    -0.400    clks/bounce_count[18]
    SLICE_X57Y44         LUT4 (Prop_lut4_I2_O)        0.099    -0.301 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.183    -0.119    clks/bounce_count[20]_i_2_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.074 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    clks/bounce_count_0[16]
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.835    clks/CLK
    SLICE_X57Y44         FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.107    -0.491    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.091    -0.400    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.906ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.433ns  (logic 4.133ns (23.708%)  route 13.300ns (76.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         12.029    15.171    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I5_O)        0.124    15.295 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           1.272    16.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.633    38.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.021    
                         clock uncertainty           -0.106    38.915    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.472    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                 21.906    

Slack (MET) :             22.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.955ns  (logic 4.133ns (24.377%)  route 12.822ns (75.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.887    15.029    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X90Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.153 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.935    16.088    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.638    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.026    
                         clock uncertainty           -0.106    38.920    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.477    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 22.389    

Slack (MET) :             23.196ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.152ns  (logic 4.133ns (25.588%)  route 12.019ns (74.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.139    14.281    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X102Y56        LUT6 (Prop_lut6_I4_O)        0.124    14.405 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.880    15.285    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.642    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.030    
                         clock uncertainty           -0.106    38.924    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.481    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                 23.196    

Slack (MET) :             23.560ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.794ns  (logic 4.133ns (26.168%)  route 11.661ns (73.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         11.304    14.446    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X102Y57        LUT6 (Prop_lut6_I4_O)        0.124    14.570 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.357    14.927    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                 23.560    

Slack (MET) :             23.738ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.618ns  (logic 4.133ns (26.464%)  route 11.485ns (73.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.935    14.077    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y52        LUT6 (Prop_lut6_I4_O)        0.124    14.201 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.550    14.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                 23.738    

Slack (MET) :             23.985ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 4.257ns (27.702%)  route 11.110ns (72.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)          6.368     9.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.634 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          3.872    13.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addrb0
    SLICE_X102Y57        LUT6 (Prop_lut6_I1_O)        0.124    13.629 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.870    14.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/enb_array[54]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                 23.985    

Slack (MET) :             24.150ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.229ns  (logic 4.133ns (27.138%)  route 11.096ns (72.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 r  addrb0/P[15]
                         net (fo=59, routed)         10.020    13.162    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X102Y16        LUT6 (Prop_lut6_I3_O)        0.124    13.286 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           1.076    14.362    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 24.150    

Slack (MET) :             24.212ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.162ns  (logic 4.133ns (27.260%)  route 11.029ns (72.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)         10.145    13.286    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.884    14.295    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/enb_array[44]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                 24.212    

Slack (MET) :             24.342ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 4.133ns (27.489%)  route 10.902ns (72.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     3.142 f  addrb0/P[12]
                         net (fo=64, routed)          9.999    13.141    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.265 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.903    14.168    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/enb_array[34]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                 24.342    

Slack (MET) :             24.389ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.980ns  (logic 4.133ns (27.590%)  route 10.847ns (72.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.745    -0.867    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.142 f  addrb0/P[15]
                         net (fo=59, routed)         10.505    13.647    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X104Y32        LUT6 (Prop_lut6_I4_O)        0.124    13.771 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.343    14.113    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 24.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X37Y32         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga/hcounter_reg[10]/Q
                         net (fo=6, routed)           0.112    -0.372    vga/hcount[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.327 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.327    vga/blank_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y32         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.106    -0.505    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.385    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.066    -0.427    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.243%)  route 0.133ns (41.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.303    vga/D[5]
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.242    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092    -0.424    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.302    vga/hcount[1]
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.257 r  vga/addrb0_i_24/O
                         net (fo=2, routed)           0.000    -0.257    vga/D[1]
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X35Y31         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091    -0.426    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.446%)  route 0.226ns (61.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.226    -0.239    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.106    -0.499    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.066    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.238    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.847    -0.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.059    -0.434    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.752%)  route 0.320ns (63.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X35Y32         FDRE                                         r  vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  vga/hcounter_reg[4]/Q
                         net (fo=5, routed)           0.133    -0.348    vga/hcount[4]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.187    -0.117    plusOp[5]
    DSP48_X2Y12          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.520    
                         clock uncertainty            0.106    -0.414    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.318    addrb0
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.110%)  route 0.235ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.235    -0.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y34         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.106    -0.496    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.059    -0.437    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.511%)  route 0.320ns (60.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.553    -0.626    vga/CLK
    SLICE_X36Y31         FDRE                                         r  vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.099    -0.363    vga/vcount[1]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.318 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.221    -0.097    vga_n_22
    DSP48_X2Y12          DSP48E1                                      r  addrb0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909    -0.776    clk_25MHz
    DSP48_X2Y12          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.273    -0.503    
                         clock uncertainty            0.106    -0.397    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066    -0.331    addrb0
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      182.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.000ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.593ns  (logic 7.296ns (41.470%)  route 10.297ns (58.530%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.974    16.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I5_O)        0.124    16.188 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    16.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                182.000    

Slack (MET) :             182.029ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 7.296ns (41.527%)  route 10.273ns (58.473%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.748    15.837    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    15.961 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.643    16.604    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.816   198.743    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                182.029    

Slack (MET) :             182.205ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 7.296ns (41.973%)  route 10.087ns (58.027%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.763    15.853    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I4_O)        0.124    15.977 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    16.418    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.805   198.732    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                182.205    

Slack (MET) :             182.569ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 7.296ns (42.841%)  route 9.734ns (57.159%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.411    15.500    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y112       LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    16.066    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.817   198.744    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                182.569    

Slack (MET) :             182.789ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.804ns  (logic 7.296ns (43.417%)  route 9.508ns (56.583%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          7.185    15.274    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y117       LUT6 (Prop_lut6_I4_O)        0.124    15.398 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.441    15.840    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.811   198.738    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                182.789    

Slack (MET) :             183.172ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.241ns  (logic 7.296ns (44.924%)  route 8.945ns (55.076%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.845    13.934    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    14.058 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           1.218    15.276    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.631   198.557    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.033    
                         clock uncertainty           -0.142   198.891    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.448    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.448    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                183.172    

Slack (MET) :             183.226ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 7.296ns (44.548%)  route 9.082ns (55.452%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.758    14.848    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y102       LUT6 (Prop_lut6_I1_O)        0.124    14.972 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    15.413    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.822   198.749    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                183.226    

Slack (MET) :             183.300ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.302ns  (logic 7.296ns (44.755%)  route 9.006ns (55.245%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 r  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.682    14.772    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y107       LUT6 (Prop_lut6_I4_O)        0.124    14.896 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    15.337    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820   198.747    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                183.300    

Slack (MET) :             183.403ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 7.296ns (45.520%)  route 8.732ns (54.480%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          6.409    14.498    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y97        LUT6 (Prop_lut6_I1_O)        0.124    14.622 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/O
                         net (fo=1, routed)           0.441    15.064    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.649   198.575    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                183.403    

Slack (MET) :             183.731ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.688ns  (logic 7.296ns (46.508%)  route 8.392ns (53.492%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.647    -0.965    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          1.217     0.708    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.832 r  fifo_buffer/rwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.832    fifo_buffer/rwrite2_carry_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.365 r  fifo_buffer/rwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.365    fifo_buffer/rwrite2_carry_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.688 r  fifo_buffer/rwrite2_carry__0/O[1]
                         net (fo=1, routed)           0.663     2.352    fifo_buffer/rwrite2_carry__0_n_6
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     6.570 r  fifo_buffer/rwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.572    fifo_buffer/rwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.090 f  fifo_buffer/rwrite0/P[16]
                         net (fo=27, routed)          5.569    13.658    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y87        LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.941    14.723    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.637   198.563    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                183.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=15, routed)          0.147    -0.336    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X32Y83         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.142    -0.468    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120    -0.348    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.552    -0.627    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.113    -0.385    fifo_buffer/state[0]
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.099    -0.286 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X33Y80         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.091    -0.393    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.550    -0.629    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=4, routed)           0.177    -0.287    fifo_buffer/buffer_ready
    SLICE_X36Y80         LUT3 (Prop_lut3_I2_O)        0.043    -0.244 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.244    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.816    -0.869    fifo_buffer/clk_5MHz
    SLICE_X36Y80         FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.133    -0.353    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.998%)  route 0.202ns (52.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.202    -0.283    fifo_buffer/image_sel
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.238    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X32Y80         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.255    -0.613    
                         clock uncertainty            0.142    -0.470    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.120    -0.350    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.043    -0.234 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    fifo_buffer/pixel0[7]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.131    -0.354    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.072%)  route 0.171ns (42.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X39Y81         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  fifo_buffer/pixel_reg[2]/Q
                         net (fo=10, routed)          0.171    -0.329    fifo_buffer/pixel[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[5]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121    -0.351    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.551    -0.628    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  fifo_buffer/pixel_reg[6]/Q
                         net (fo=9, routed)           0.186    -0.277    fifo_buffer/pixel[6]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    fifo_buffer/pixel0[6]
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.817    -0.868    fifo_buffer/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.365    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.180    -0.304    fifo_buffer/image_sel
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.259 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/image_sel_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X33Y81         FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.091    -0.392    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.553    -0.626    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  fifo_buffer/pixel_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.304    fifo_buffer/pixel[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I2_O)        0.045    -0.259 r  fifo_buffer/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    fifo_buffer/pixel[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.818    -0.867    fifo_buffer/clk_5MHz
    SLICE_X35Y81         FDRE                                         r  fifo_buffer/pixel_reg[0]/C
                         clock pessimism              0.241    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091    -0.392    fifo_buffer/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.555    -0.624    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          0.131    -0.351    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.243 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.243    fifo_buffer/num_lines0[8]
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.820    -0.865    fifo_buffer/clk_5MHz
    SLICE_X33Y83         FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.142    -0.481    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105    -0.376    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.133    





