// Seed: 1622712802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  assign module_1.id_5 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign id_1 = {-1'b0};
endmodule
module module_1 #(
    parameter id_7 = 32'd95
) (
    output supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri1 id_4,
    output logic id_5
);
  logic _id_7;
  ;
  wire [id_7  !==  id_7  ==  -1 : 1] id_8;
  always @(1) begin : LABEL_0
    id_5 <= id_8;
    if ('b0 ~^ -1 || 1 - -1) begin : LABEL_1
      id_9;
    end
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_2 = 1'b0;
  wire id_10;
endmodule
