Analysis & Synthesis report for NNSync
Sun Aug 09 23:48:43 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated
 16. Parameter Settings for Inferred Entity Instance: TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0
 17. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult2
 18. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1
 21. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_out:mac_out2
 22. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1
 23. Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_out:mac_out2
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "neuron_layer_1:Neuron_2_1"
 27. Port Connectivity Checks: "neuron_layer_1:Neuron_2_0"
 28. Port Connectivity Checks: "neuron_layer_0:Neuron_1_1"
 29. Port Connectivity Checks: "neuron_layer_0:Neuron_1_0"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug 09 23:48:43 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; NNSync                                     ;
; Top-level Entity Name              ; NNSync                                     ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 315                                        ;
;     Total combinational functions  ; 286                                        ;
;     Dedicated logic registers      ; 116                                        ;
; Total registers                    ; 116                                        ;
; Total pins                         ; 39                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,304                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; NNSync             ; NNSync             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; TFWrapper_UNIPOLAR_SIGMIOD.vhd                              ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/TFWrapper_UNIPOLAR_SIGMIOD.vhd                              ;         ;
; TFWrap_Mem_UNIPOLAR_SIGMIOD.vhd                             ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/TFWrap_Mem_UNIPOLAR_SIGMIOD.vhd                             ;         ;
; NNSync.vhd                                                  ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/NNSync.vhd                                                  ;         ;
; fixed_pkg.vhd                                               ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/fixed_pkg.vhd                                               ;         ;
; fixed_float_types.vhd                                       ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/fixed_float_types.vhd                                       ;         ;
; weightMemory.vhd                                            ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/weightMemory.vhd                                            ;         ;
; neuron_layer_1.vhd                                          ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/neuron_layer_1.vhd                                          ;         ;
; neuron_layer_0.vhd                                          ; yes             ; User VHDL File                                        ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/neuron_layer_0.vhd                                          ;         ;
; altsyncram.tdf                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;         ;
; stratix_ram_block.inc                                       ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;         ;
; lpm_mux.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;         ;
; lpm_decode.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;         ;
; aglobal141.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/aglobal141.inc                                                                               ;         ;
; a_rdenreg.inc                                               ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;         ;
; altrom.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                   ;         ;
; altram.inc                                                  ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                   ;         ;
; altdpram.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;         ;
; db/altsyncram_l291.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/altsyncram_l291.tdf                                      ;         ;
; db/nnsync.ram0_tfwrap_mem_unipolar_sigmiod_7de7c362.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/nnsync.ram0_tfwrap_mem_unipolar_sigmiod_7de7c362.hdl.mif ;         ;
; lpm_mult.tdf                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                 ;         ;
; lpm_add_sub.inc                                             ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                              ;         ;
; multcore.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                                 ;         ;
; bypassff.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                                 ;         ;
; altshift.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                                 ;         ;
; multcore.tdf                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/multcore.tdf                                                                                 ;         ;
; csa_add.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/csa_add.inc                                                                                  ;         ;
; mpar_add.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                                                 ;         ;
; muleabz.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/muleabz.inc                                                                                  ;         ;
; mul_lfrg.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                 ;         ;
; mul_boothc.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                                                               ;         ;
; alt_ded_mult.inc                                            ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                             ;         ;
; alt_ded_mult_y.inc                                          ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                           ;         ;
; dffpipe.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                  ;         ;
; mpar_add.tdf                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                                                 ;         ;
; lpm_add_sub.tdf                                             ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                              ;         ;
; addcore.inc                                                 ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                                  ;         ;
; look_add.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                                 ;         ;
; alt_stratix_add_sub.inc                                     ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                      ;         ;
; db/add_sub_smh.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/add_sub_smh.tdf                                          ;         ;
; altshift.tdf                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/altshift.tdf                                                                                 ;         ;
; db/mult_v6t.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/mult_v6t.tdf                                             ;         ;
; alt_mac_mult.tdf                                            ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf                                                                             ;         ;
; lpm_mult.inc                                                ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.inc                                                                                 ;         ;
; db/mac_mult_hah1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/mac_mult_hah1.tdf                                        ;         ;
; db/mult_bho.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/mult_bho.tdf                                             ;         ;
; alt_mac_out.tdf                                             ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_mac_out.tdf                                                                              ;         ;
; alt_zaccum.inc                                              ; yes             ; Megafunction                                          ; e:/quartus/quartus/libraries/megafunctions/alt_zaccum.inc                                                                               ;         ;
; db/mac_out_mv82.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/db/mac_out_mv82.tdf                                         ;         ;
+-------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 39               ;
; Total memory bits        ; 2304             ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 123              ;
; Total fan-out            ; 1299             ;
; Average fan-out          ; 2.66             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NNSync                                        ; 286 (52)          ; 116 (64)     ; 2304        ; 0            ; 0       ; 0         ; 0         ; 39   ; 0            ; |NNSync                                                                                                                                     ; work         ;
;    |TFWrapper_UNIPOLAR_SIGMIOD:mem_0|          ; 36 (36)           ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0                                                                                                    ; work         ;
;       |TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|         ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm                                                                     ; work         ;
;          |altsyncram:ram_rtl_0|                ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0                                                ; work         ;
;             |altsyncram_l291:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated                 ; work         ;
;    |neuron_layer_0:Neuron_1_0|                 ; 196 (64)          ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0                                                                                                           ; work         ;
;       |lpm_mult:Mult0|                         ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_v6t:auto_generated|             ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|           ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_hah1:auto_generated|  ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated                ; work         ;
;                   |mult_bho:mult1|             ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1 ; work         ;
;       |lpm_mult:Mult1|                         ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1                                                                                            ; work         ;
;          |mult_v6t:auto_generated|             ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|           ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_hah1:auto_generated|  ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated                ; work         ;
;                   |mult_bho:mult1|             ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1 ; work         ;
;       |lpm_mult:Mult2|                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2                                                                                            ; work         ;
;          |multcore:mult_core|                  ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core                                                                         ; work         ;
;             |mpar_add:padder|                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                         ; work         ;
;                |lpm_add_sub:adder[0]|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                    ; work         ;
;                   |add_sub_smh:auto_generated| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated         ; work         ;
;    |weightMemory:wm|                           ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NNSync|weightMemory:wm                                                                                                                     ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; Name                                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 9            ; --           ; --           ; 2304 ; db/NNSync.ram0_TFWrap_Mem_UNIPOLAR_SIGMIOD_7de7c362.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+------------------------------------------------+----------------------------------------------------------+
; Register name                                  ; Reason for Removal                                       ;
+------------------------------------------------+----------------------------------------------------------+
; internalReady                                  ; Stuck at GND due to stuck port data_in                   ;
; loadEnables[0]                                 ; Stuck at VCC due to stuck port data_in                   ;
; loadEnables[1..3]                              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_1|w_2[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_2[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_2[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_2[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_2[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_1[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_1[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_1[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_1[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_1[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_0[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_0[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_0[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_0[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|w_0[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_2[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_2[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_2[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_2[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_2[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_1[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_1[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_1[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_1[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_1[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_0[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_0[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_0[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_0[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_0|w_0[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_2[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_2[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_2[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_2[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_2[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_1[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_1[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_1[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_1[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_1[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_0[-4]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_0[-3]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_0[-2]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_0[-1]              ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_0:Neuron_1_1|w_0[0..4]            ; Stuck at GND due to stuck port clock_enable              ;
; neuron_layer_1:Neuron_2_1|latchOut[4]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[4]        ;
; neuron_layer_1:Neuron_2_1|latchOut[3]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[3]        ;
; neuron_layer_1:Neuron_2_1|latchOut[2]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[2]        ;
; neuron_layer_1:Neuron_2_1|latchOut[1]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[1]        ;
; neuron_layer_1:Neuron_2_1|latchOut[0]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[0]        ;
; neuron_layer_1:Neuron_2_1|latchOut[-1]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-1]       ;
; neuron_layer_1:Neuron_2_1|latchOut[-2]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-2]       ;
; neuron_layer_1:Neuron_2_1|latchOut[-3]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_1|latchOut[-4]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-4]       ;
; neuron_layer_0:Neuron_1_1|clockIter[1]         ; Merged with neuron_layer_0:Neuron_1_0|clockIter[1]       ;
; neuron_layer_0:Neuron_1_1|clockIter[0]         ; Merged with neuron_layer_0:Neuron_1_0|clockIter[0]       ;
; neuron_layer_1:Neuron_2_1|currentSum[11]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[11]     ;
; neuron_layer_1:Neuron_2_1|currentSum[10]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[10]     ;
; neuron_layer_1:Neuron_2_1|currentSum[9]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[9]      ;
; neuron_layer_1:Neuron_2_1|currentSum[8]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[8]      ;
; neuron_layer_1:Neuron_2_1|currentSum[7]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[7]      ;
; neuron_layer_1:Neuron_2_1|currentSum[6]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[6]      ;
; neuron_layer_1:Neuron_2_1|currentSum[5]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[5]      ;
; neuron_layer_1:Neuron_2_1|currentSum[4]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[4]      ;
; neuron_layer_1:Neuron_2_1|currentSum[3]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[3]      ;
; neuron_layer_1:Neuron_2_1|currentSum[2]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[2]      ;
; neuron_layer_1:Neuron_2_1|currentSum[1]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[1]      ;
; neuron_layer_1:Neuron_2_1|currentSum[0]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[0]      ;
; neuron_layer_1:Neuron_2_1|currentSum[-1]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-1]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-2]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-2]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-3]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-3]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-4]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-4]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-5]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-5]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-6]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-6]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-7]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-7]     ;
; neuron_layer_1:Neuron_2_1|currentSum[-8]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_1|currentProduct[9]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[9]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[8]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[8]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[7]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[7]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[6]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[6]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[5]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[5]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[4]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[4]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[3]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[3]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[2]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[2]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[1]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[1]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[0]    ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[0]  ;
; neuron_layer_1:Neuron_2_1|currentProduct[-1]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-1] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-2]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-2] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-3]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-3] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-4]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-4] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-5]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-5] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-6]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-6] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-7]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-7] ;
; neuron_layer_1:Neuron_2_1|currentProduct[-8]   ; Merged with neuron_layer_1:Neuron_2_0|currentProduct[-8] ;
; neuron_layer_1:Neuron_2_1|clockIter[1]         ; Merged with neuron_layer_1:Neuron_2_0|clockIter[1]       ;
; neuron_layer_1:Neuron_2_1|clockIter[0]         ; Merged with neuron_layer_1:Neuron_2_0|clockIter[0]       ;
; neuron_layer_1:Neuron_2_0|currentProduct[-8]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-7]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-6]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-5]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-4]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-3]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-2]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-1]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[0..9] ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-8]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-7]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-6]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-5]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-4]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-3]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-2]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[-1]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|currentProduct[0..9] ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentSum[-4]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-3]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-2]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-1]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[0..6]     ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-7]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[7,8]      ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-6]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[9]        ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[-5]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|currentSum[10]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-7]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-6]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-5]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-4]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-3]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-2]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[-1]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[0..10]    ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; neuron_layer_1:Neuron_2_0|latchOut[1,3]        ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|latchOut[-4]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|latchOut[0,2]        ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|latchOut[-1]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|latchOut[4]          ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|latchOut[-2]         ; Merged with neuron_layer_1:Neuron_2_0|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[1,3]        ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[-1]         ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[2,4]        ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[-4]         ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[-2]         ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_0:Neuron_1_1|latchOut[0]          ; Merged with neuron_layer_0:Neuron_1_1|latchOut[-3]       ;
; neuron_layer_1:Neuron_2_0|currentSum[11]       ; Merged with neuron_layer_1:Neuron_2_0|currentSum[-8]     ;
; neuron_layer_0:Neuron_1_1|currentSum[11]       ; Merged with neuron_layer_0:Neuron_1_1|currentSum[-8]     ;
; threshNeuronOutputs[1][-4]                     ; Lost fanout                                              ;
; threshNeuronOutputs[1][-3]                     ; Lost fanout                                              ;
; threshNeuronOutputs[1][-2]                     ; Lost fanout                                              ;
; threshNeuronOutputs[1][-1]                     ; Lost fanout                                              ;
; threshNeuronOutputs[1][0]                      ; Lost fanout                                              ;
; threshNeuronOutputs[1][1]                      ; Lost fanout                                              ;
; threshNeuronOutputs[1][2]                      ; Lost fanout                                              ;
; threshNeuronOutputs[1][3]                      ; Lost fanout                                              ;
; threshNeuronOutputs[1][4]                      ; Lost fanout                                              ;
; threshNeuronOutputs[0][-4]                     ; Lost fanout                                              ;
; threshNeuronOutputs[0][-3]                     ; Lost fanout                                              ;
; threshNeuronOutputs[0][-2]                     ; Lost fanout                                              ;
; threshNeuronOutputs[0][-1]                     ; Lost fanout                                              ;
; threshNeuronOutputs[0][0]                      ; Lost fanout                                              ;
; threshNeuronOutputs[0][1]                      ; Lost fanout                                              ;
; threshNeuronOutputs[0][2]                      ; Lost fanout                                              ;
; threshNeuronOutputs[0][3]                      ; Lost fanout                                              ;
; threshNeuronOutputs[0][4]                      ; Lost fanout                                              ;
; neuron_layer_0:Neuron_1_1|currentSum[-8]       ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|currentSum[-8]       ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_1|latchOut[-3]         ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|latchOut[-3]         ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_1:Neuron_2_0|clockIter[0,1]       ; Lost fanout                                              ;
; activateSig[1]                                 ; Lost fanout                                              ;
; weightMemory:wm|data[0..2]                     ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_0[-2]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_0[-3]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_0[-4]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_1[-2]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_1[-3]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_1[-4]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_2[-2]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_2[-3]              ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|w_2[-4]              ; Stuck at GND due to stuck port data_in                   ;
; weightMemory:wm|data[5..7]                     ; Merged with weightMemory:wm|data[8]                      ;
; neuron_layer_0:Neuron_1_0|w_0[1..3]            ; Merged with neuron_layer_0:Neuron_1_0|w_0[4]             ;
; neuron_layer_0:Neuron_1_0|w_1[1..3]            ; Merged with neuron_layer_0:Neuron_1_0|w_1[4]             ;
; neuron_layer_0:Neuron_1_0|w_2[2..4]            ; Merged with neuron_layer_0:Neuron_1_0|w_2[1]             ;
; neuron_layer_0:Neuron_1_0|currentProduct[7..9] ; Merged with neuron_layer_0:Neuron_1_0|currentProduct[6]  ;
; neuron_layer_0:Neuron_1_0|currentProduct[-8]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|currentProduct[-7]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|currentProduct[-6]   ; Stuck at GND due to stuck port data_in                   ;
; neuron_layer_0:Neuron_1_0|currentSum[-8]       ; Merged with neuron_layer_0:Neuron_1_0|currentSum[-6]     ;
; neuron_layer_0:Neuron_1_0|currentSum[-7]       ; Merged with neuron_layer_0:Neuron_1_0|currentSum[-6]     ;
; wmAddr[3]                                      ; Lost fanout                                              ;
; neuron_layer_0:Neuron_1_0|currentSum[-6]       ; Lost fanout                                              ;
; loadOff[2..8]                                  ; Lost fanout                                              ;
; Total Number of Removed Registers = 293        ;                                                          ;
+------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; loadEnables[3]                               ; Stuck at GND              ; neuron_layer_1:Neuron_2_1|w_2[-4], neuron_layer_1:Neuron_2_1|w_2[-3],               ;
;                                              ; due to stuck port data_in ; neuron_layer_1:Neuron_2_1|w_2[-2], neuron_layer_1:Neuron_2_1|w_2[-1],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_2[0], neuron_layer_1:Neuron_2_1|w_2[1],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_2[2], neuron_layer_1:Neuron_2_1|w_2[3],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_2[4], neuron_layer_1:Neuron_2_1|w_1[-4],                ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_1[-3], neuron_layer_1:Neuron_2_1|w_1[-2],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_1[-1], neuron_layer_1:Neuron_2_1|w_1[0],                ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_1[1], neuron_layer_1:Neuron_2_1|w_1[2],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_1[3], neuron_layer_1:Neuron_2_1|w_1[4],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_0[-4], neuron_layer_1:Neuron_2_1|w_0[-3],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_0[-2], neuron_layer_1:Neuron_2_1|w_0[-1],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_0[0], neuron_layer_1:Neuron_2_1|w_0[1],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_0[2], neuron_layer_1:Neuron_2_1|w_0[3],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_1|w_0[4], threshNeuronOutputs[1][-4],                       ;
;                                              ;                           ; threshNeuronOutputs[1][-3], threshNeuronOutputs[1][-2], threshNeuronOutputs[1][-1], ;
;                                              ;                           ; threshNeuronOutputs[1][0], threshNeuronOutputs[1][1], threshNeuronOutputs[1][2],    ;
;                                              ;                           ; threshNeuronOutputs[1][3], threshNeuronOutputs[1][4], threshNeuronOutputs[0][-4],   ;
;                                              ;                           ; threshNeuronOutputs[0][-3], threshNeuronOutputs[0][-2], threshNeuronOutputs[0][-1], ;
;                                              ;                           ; threshNeuronOutputs[0][0], threshNeuronOutputs[0][1], threshNeuronOutputs[0][2],    ;
;                                              ;                           ; threshNeuronOutputs[0][3], threshNeuronOutputs[0][4]                                ;
; loadEnables[2]                               ; Stuck at GND              ; neuron_layer_1:Neuron_2_0|w_2[-4], neuron_layer_1:Neuron_2_0|w_2[-3],               ;
;                                              ; due to stuck port data_in ; neuron_layer_1:Neuron_2_0|w_2[-2], neuron_layer_1:Neuron_2_0|w_2[-1],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_2[0], neuron_layer_1:Neuron_2_0|w_2[1],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_2[2], neuron_layer_1:Neuron_2_0|w_2[3],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_2[4], neuron_layer_1:Neuron_2_0|w_1[-4],                ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_1[-3], neuron_layer_1:Neuron_2_0|w_1[-2],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_1[-1], neuron_layer_1:Neuron_2_0|w_1[0],                ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_1[1], neuron_layer_1:Neuron_2_0|w_1[2],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_1[3], neuron_layer_1:Neuron_2_0|w_1[4],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_0[-4], neuron_layer_1:Neuron_2_0|w_0[-3],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_0[-2], neuron_layer_1:Neuron_2_0|w_0[-1],               ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_0[0], neuron_layer_1:Neuron_2_0|w_0[1],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_0[2], neuron_layer_1:Neuron_2_0|w_0[3],                 ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|w_0[4], neuron_layer_1:Neuron_2_0|currentProduct[2],      ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[3],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[4],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[5],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[6],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[7],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[8],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|currentProduct[9],                                        ;
;                                              ;                           ; neuron_layer_1:Neuron_2_0|clockIter[1], neuron_layer_1:Neuron_2_0|clockIter[0],     ;
;                                              ;                           ; activateSig[1]                                                                      ;
; loadEnables[1]                               ; Stuck at GND              ; neuron_layer_0:Neuron_1_1|w_2[-4], neuron_layer_0:Neuron_1_1|w_2[-3],               ;
;                                              ; due to stuck port data_in ; neuron_layer_0:Neuron_1_1|w_2[-2], neuron_layer_0:Neuron_1_1|w_2[-1],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_2[0], neuron_layer_0:Neuron_1_1|w_2[1],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_2[2], neuron_layer_0:Neuron_1_1|w_2[3],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_2[4], neuron_layer_0:Neuron_1_1|w_1[-4],                ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_1[-3], neuron_layer_0:Neuron_1_1|w_1[-2],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_1[-1], neuron_layer_0:Neuron_1_1|w_1[0],                ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_1[1], neuron_layer_0:Neuron_1_1|w_1[2],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_1[3], neuron_layer_0:Neuron_1_1|w_1[4],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_0[-4], neuron_layer_0:Neuron_1_1|w_0[-3],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_0[-2], neuron_layer_0:Neuron_1_1|w_0[-1],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_0[0], neuron_layer_0:Neuron_1_1|w_0[1],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_0[2], neuron_layer_0:Neuron_1_1|w_0[3],                 ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|w_0[4], neuron_layer_0:Neuron_1_1|currentProduct[2],      ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[3],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[4],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[5],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[6],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[7],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[8],                                        ;
;                                              ;                           ; neuron_layer_0:Neuron_1_1|currentProduct[9]                                         ;
; loadEnables[0]                               ; Stuck at VCC              ; neuron_layer_0:Neuron_1_0|w_0[-2], neuron_layer_0:Neuron_1_0|w_0[-3],               ;
;                                              ; due to stuck port data_in ; neuron_layer_0:Neuron_1_0|w_0[-4], neuron_layer_0:Neuron_1_0|w_1[-2],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_0|w_1[-3], neuron_layer_0:Neuron_1_0|w_1[-4],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_0|w_2[-2], neuron_layer_0:Neuron_1_0|w_2[-3],               ;
;                                              ;                           ; neuron_layer_0:Neuron_1_0|w_2[-4]                                                   ;
; neuron_layer_1:Neuron_2_0|currentProduct[-8] ; Stuck at GND              ; neuron_layer_1:Neuron_2_0|currentSum[-8], neuron_layer_1:Neuron_2_0|latchOut[-3]    ;
;                                              ; due to stuck port data_in ;                                                                                     ;
; neuron_layer_0:Neuron_1_1|currentProduct[-8] ; Stuck at GND              ; neuron_layer_0:Neuron_1_1|currentSum[-8], neuron_layer_0:Neuron_1_1|latchOut[-3]    ;
;                                              ; due to stuck port data_in ;                                                                                     ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; holdWM                                 ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                              ; Type ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|data[0..8] ; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|ram_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NNSync|neuron_layer_0:Neuron_1_0|currentProduct[8]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |NNSync|neuron_layer_0:Neuron_1_0|currentProduct[-6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NNSync|neuron_layer_0:Neuron_1_0|currentProduct[0]  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |NNSync|currentNeuronOutput[3]                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |NNSync|neuron_layer_0:Neuron_1_0|currentSum[6]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NNSync|neuron_layer_0:Neuron_1_0|clockIter[1]       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |NNSync|neuron_layer_0:Neuron_1_0|sum[4]             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-3]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0 ;
+------------------------------------+-------------------------------------------------------------+------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                               ;
+------------------------------------+-------------------------------------------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                            ;
; OPERATION_MODE                     ; ROM                                                         ; Untyped                            ;
; WIDTH_A                            ; 9                                                           ; Untyped                            ;
; WIDTHAD_A                          ; 8                                                           ; Untyped                            ;
; NUMWORDS_A                         ; 256                                                         ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                            ;
; WIDTH_B                            ; 1                                                           ; Untyped                            ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                            ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                            ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                            ;
; INIT_FILE                          ; db/NNSync.ram0_TFWrap_Mem_UNIPOLAR_SIGMIOD_7de7c362.hdl.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                      ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_l291                                             ; Untyped                            ;
+------------------------------------+-------------------------------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult2 ;
+------------------------------------------------+---------------+--------------------------+
; Parameter Name                                 ; Value         ; Type                     ;
+------------------------------------------------+---------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 5             ; Untyped                  ;
; LPM_WIDTHB                                     ; 6             ; Untyped                  ;
; LPM_WIDTHP                                     ; 11            ; Untyped                  ;
; LPM_WIDTHR                                     ; 11            ; Untyped                  ;
; LPM_WIDTHS                                     ; 1             ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                  ;
; LPM_PIPELINE                                   ; 0             ; Untyped                  ;
; LATENCY                                        ; 0             ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; YES           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                  ;
; USE_EAB                                        ; OFF           ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                  ;
+------------------------------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------+
; Parameter Name                                 ; Value         ; Type                     ;
+------------------------------------------------+---------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 9             ; Untyped                  ;
; LPM_WIDTHB                                     ; 6             ; Untyped                  ;
; LPM_WIDTHP                                     ; 15            ; Untyped                  ;
; LPM_WIDTHR                                     ; 15            ; Untyped                  ;
; LPM_WIDTHS                                     ; 1             ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                  ;
; LPM_PIPELINE                                   ; 0             ; Untyped                  ;
; LATENCY                                        ; 0             ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                  ;
; USE_EAB                                        ; OFF           ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_v6t      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                  ;
+------------------------------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1 ;
+------------------------------------------------+---------------+--------------------------+
; Parameter Name                                 ; Value         ; Type                     ;
+------------------------------------------------+---------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 9             ; Untyped                  ;
; LPM_WIDTHB                                     ; 6             ; Untyped                  ;
; LPM_WIDTHP                                     ; 15            ; Untyped                  ;
; LPM_WIDTHR                                     ; 15            ; Untyped                  ;
; LPM_WIDTHS                                     ; 1             ; Untyped                  ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                  ;
; LPM_PIPELINE                                   ; 0             ; Untyped                  ;
; LATENCY                                        ; 0             ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                  ;
; USE_EAB                                        ; OFF           ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_v6t      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                  ;
+------------------------------------------------+---------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                      ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                   ;
; DATAA_WIDTH                  ; 9             ; Untyped                                                                                   ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                   ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                   ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                   ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                   ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                   ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                   ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                   ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                   ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                   ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                   ;
; USING_SATURATION             ; NO            ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                   ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                   ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                   ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                   ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                   ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                   ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                   ;
; CBXI_PARAMETER               ; mac_mult_hah1 ; Untyped                                                                                   ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                    ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                 ;
; DATAA_WIDTH                   ; 15           ; Untyped                                                                                 ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                 ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                 ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                 ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                 ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                 ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                 ;
; USING_SATURATION              ; NO           ; Untyped                                                                                 ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                 ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                 ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                 ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                 ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; mac_out_mv82 ; Untyped                                                                                 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                      ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                   ;
; DATAA_WIDTH                  ; 9             ; Untyped                                                                                   ;
; DATAB_WIDTH                  ; 6             ; Untyped                                                                                   ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                   ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                   ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                   ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                   ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                   ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                   ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                   ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                   ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                   ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                   ;
; USING_SATURATION             ; NO            ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                   ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                   ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                   ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                   ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                   ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                   ;
; MULT_REPRESENTATION_A        ; SIGNED        ; Untyped                                                                                   ;
; MULT_REPRESENTATION_B        ; SIGNED        ; Untyped                                                                                   ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                   ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                   ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                   ;
; CBXI_PARAMETER               ; mac_mult_hah1 ; Untyped                                                                                   ;
+------------------------------+---------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                    ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                 ;
; DATAA_WIDTH                   ; 15           ; Untyped                                                                                 ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                 ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                 ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                 ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                 ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                 ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                 ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                 ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                 ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                 ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                 ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                 ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                 ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                 ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                 ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                 ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                 ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                 ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                 ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                 ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                 ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                 ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                 ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                 ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                 ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                 ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                 ;
; USING_SATURATION              ; NO           ; Untyped                                                                                 ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                 ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                 ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                 ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                 ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                 ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; mac_out_mv82 ; Untyped                                                                                 ;
+-------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 3                                        ;
; Entity Instance                       ; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 5                                        ;
;     -- LPM_WIDTHB                     ; 6                                        ;
;     -- LPM_WIDTHP                     ; 11                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 6                                        ;
;     -- LPM_WIDTHP                     ; 15                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 6                                        ;
;     -- LPM_WIDTHP                     ; 15                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_layer_1:Neuron_2_1"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; bias[4..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bias[-1..-4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bias[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; finalload    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_layer_1:Neuron_2_0"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; bias[4..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bias[-1..-4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bias[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; finalload    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_layer_0:Neuron_1_1"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; bias[4..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bias[-1..-4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; finalload    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neuron_layer_0:Neuron_1_0"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; bias[4..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bias[-1..-4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; finalload    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 39                          ;
; cycloneiii_ff         ; 116                         ;
;     ENA               ; 54                          ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 2                           ;
;     plain             ; 48                          ;
; cycloneiii_lcell_comb ; 286                         ;
;     arith             ; 96                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 70                          ;
;     normal            ; 190                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 81                          ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Aug 09 23:48:34 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NNSync -c NNSync
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file tfwrapper_unipolar_sigmiod.vhd
    Info (12022): Found design unit 1: TFWrapper_UNIPOLAR_SIGMIOD-behavorial
    Info (12023): Found entity 1: TFWrapper_UNIPOLAR_SIGMIOD
Info (12021): Found 2 design units, including 1 entities, in source file tfwrap_mem_unipolar_sigmiod.vhd
    Info (12022): Found design unit 1: TFWrap_Mem_UNIPOLAR_SIGMIOD-behavorial
    Info (12023): Found entity 1: TFWrap_Mem_UNIPOLAR_SIGMIOD
Info (12021): Found 2 design units, including 1 entities, in source file nnsync.vhd
    Info (12022): Found design unit 1: NNSync-behavorial
    Info (12023): Found entity 1: NNSync
Info (12021): Found 2 design units, including 0 entities, in source file fixed_pkg.vhd
    Info (12022): Found design unit 1: fixed_pkg
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed_float_types.vhd
    Info (12022): Found design unit 1: fixed_float_types
Info (12021): Found 2 design units, including 1 entities, in source file weightmemory.vhd
    Info (12022): Found design unit 1: weightMemory-behavorial
    Info (12023): Found entity 1: weightMemory
Info (12021): Found 2 design units, including 1 entities, in source file neuron_layer_2.vhd
    Info (12022): Found design unit 1: neuron_layer_2-behavorial
    Info (12023): Found entity 1: neuron_layer_2
Info (12021): Found 2 design units, including 1 entities, in source file neuron_layer_1.vhd
    Info (12022): Found design unit 1: neuron_layer_1-behavorial
    Info (12023): Found entity 1: neuron_layer_1
Info (12021): Found 2 design units, including 1 entities, in source file neuron_layer_0.vhd
    Info (12022): Found design unit 1: neuron_layer_0-behavorial
    Info (12023): Found entity 1: neuron_layer_0
Info (12127): Elaborating entity "NNSync" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1469): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1471): subtype or type has null range
Warning (10541): VHDL Signal Declaration warning at NNSync.vhd(87): used implicit default value for signal "finalLoads" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'"
Info (12128): Elaborating entity "weightMemory" for hierarchy "weightMemory:wm"
Info (12128): Elaborating entity "neuron_layer_0" for hierarchy "neuron_layer_0:Neuron_1_0"
Info (12128): Elaborating entity "neuron_layer_1" for hierarchy "neuron_layer_1:Neuron_2_0"
Info (12128): Elaborating entity "TFWrapper_UNIPOLAR_SIGMIOD" for hierarchy "TFWrapper_UNIPOLAR_SIGMIOD:mem_0"
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1469): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1471): subtype or type has null range
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'"
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'"
Warning (10492): VHDL Process Statement warning at TFWrapper_UNIPOLAR_SIGMIOD.vhd(43): signal "inverseAddr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TFWrapper_UNIPOLAR_SIGMIOD.vhd(59): signal "outSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TFWrapper_UNIPOLAR_SIGMIOD.vhd(61): signal "outSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TFWrapper_UNIPOLAR_SIGMIOD.vhd(63): signal "memOut_sfixed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TFWrapper_UNIPOLAR_SIGMIOD.vhd(65): signal "oneMinusMemOut_sfixed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "TFWrap_Mem_UNIPOLAR_SIGMIOD" for hierarchy "TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "weightMemory:wm|ram" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NNSync.ram0_TFWrap_Mem_UNIPOLAR_SIGMIOD_7de7c362.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_layer_0:Neuron_1_0|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_layer_0:Neuron_1_0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "neuron_layer_0:Neuron_1_0|Mult1"
Info (12130): Elaborated megafunction instantiation "TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NNSync.ram0_TFWrap_Mem_UNIPOLAR_SIGMIOD_7de7c362.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l291.tdf
    Info (12023): Found entity 1: altsyncram_l291
Info (12130): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_smh.tdf
    Info (12023): Found entity 1: add_sub_smh
Info (12131): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v6t.tdf
    Info (12023): Found entity 1: mult_v6t
Info (270001): Converted 2 DSP block slices
    Info (270002): Used 1 DSP blocks before DSP block balancing
        Info (270003): Used 2 DSP block slices in "Simple Multiplier (9-bit)" mode implemented in approximately 1 DSP blocks
    Info (270013): Converted the following 2 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (9-bit)" mode with output node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|mac_out2"
            Info (270004): DSP block output node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|mac_mult1"
        Info (270006): DSP block slice in "Simple Multiplier (9-bit)" mode with output node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|mac_out2"
            Info (270004): DSP block output node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|mac_out2"
            Info (270005): DSP block multiplier node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|mac_mult1"
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1"
Info (12133): Instantiated megafunction "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1" with the following parameter:
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "9"
    Info (12134): Parameter "datab_width" = "6"
    Info (12134): Parameter "output_width" = "15"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_hah1.tdf
    Info (12023): Found entity 1: mac_mult_hah1
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bho.tdf
    Info (12023): Found entity 1: mult_bho
Info (12130): Elaborated megafunction instantiation "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_out:mac_out2"
Info (12133): Instantiated megafunction "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_out:mac_out2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "15"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "15"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_mv82.tdf
    Info (12023): Found entity 1: mac_out_mv82
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le6a[1]"
        Warning (14320): Synthesized away node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le6a[0]"
        Warning (14320): Synthesized away node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le6a[1]"
        Warning (14320): Synthesized away node "neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le6a[0]"
Info (13014): Ignored 168 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 164 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ready" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 373 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 325 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Sun Aug 09 23:48:43 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


