<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver srio v1_0: xsrio_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xsrio_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a5e9409fe812edfbea0f3e65c0bb4cb9a">XSRIO_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#abab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad14b2c50e37ab6caeb26bd5677c1262a">XSRIO_DEV_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a753b8bd0407c22845baa896f669fb275">XSRIO_SWP_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1ab414d1303bbb5d65e4a22a7361ea55">XSRIO_SRC_OPS_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6d60eb0dc6cb85145be43d77bf14bae1">XSRIO_DST_OPS_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2b32c0953d0a478feea6138775413b63">XSRIO_PELL_CTRL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2523f71ff70f2b70a144cd34df9f91e8">XSRIO_LCS0_BASEADDR_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x58</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#afffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x68</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#abf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x6c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8e71a8e128b15c1b237942a5485c1123">XSRIO_PORT_N_MNT_RES_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#af43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x158</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#afe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4499d2f039a465f34e8f80995c11b144">XSRIO_SL_HEADER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ac1727fbcfcc856554646e9a8c037242b">XSRIO_SLS0_CSR_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(0x10 + n*0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a29e13ba12fc174bbd8fcdf20f3fe0309">XSRIO_SLS1_CSR_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(0x14 + n*0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aed9939e0409d3c884a5d6040818f30f5">XSRIO_IMP_WCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#afe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10100</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device Identity CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpee9f208a498da7f1e3abbec2a41c2a40"></a> These bits are associated with the XSRIO_DEV_ID_CAR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a5090e315c08229f3f0dd2f6da8a11d7b">XSRIO_DEV_ID_DEVID_CAR_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a39ae0182ccd2af230e7c1b9a308f8fdd">XSRIO_DEV_ID_VDRID_CAR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a820df48ad6186de84f3140bf90383c10">XSRIO_DEV_ID_DEVID_CAR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device Information CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp732775836ea219a1d5e58b9ba05d0a40"></a> These bits are associated with the XSRIO_DEV_INFO_CAR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab9ba3c9cdef8014cda81ad9130097499">XSRIO_DEV_INFO_CAR_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae816b6c8a6fbdc0972f3dc8119c3178c">XSRIO_DEV_INFO_CAR_MINREV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a57bbd05c855900c98c37ff0cb47d7753">XSRIO_DEV_INFO_CAR_MAJREV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1519b0fad8875ce6e1914f9015b34c97">XSRIO_DEV_INFO_CAR_DEVREV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Assembly Identity CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9b740bb00c7ec7fa24e3435ec1f966e7"></a> These bits are associated with the XSRIO_ASM_ID_CAR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a89b8ef844db7e44d64e664cd6db8be32">XSRIO_ASM_ID_CAR_ASMID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#add35ed24ff26b397f6c1631c92782f3b">XSRIO_ASM_ID_CAR_ASMVID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1cd5b1b731cd9b62308620bfb57e3fb3">XSRIO_ASM_ID_CAR_ASMID_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Assembly Device Information CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd0b75e72ac2af28b4af216af0241abbf"></a> These bits are associated with the XSRIO_ASM_INFO_CAR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a227ff52b5cef4a3e6580d8f4f9eb804b">XSRIO_ASM_INFO_CAR_ASMREV_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7548def33dd41ea582a382c7ffbe2c58">XSRIO_ASM_INFO_CAR_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7253ac10f0978d022f8a89ff6c11763b">XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Processing Element Features CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp65ff390784d6fec29cf93f840d6a5ca8"></a> These bits are associated with the XSRIO_PEF_CAR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2d6b158355390bd7f0b0ade352521085">XSRIO_PEF_CAR_EAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ac93d1ac843017fa14ef476016ca5a493">XSRIO_PEF_CAR_EF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6d0954eda8d0276d5555eee23fa85d6c">XSRIO_PEF_CAR_CTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aae8b2866d05745c18564ad1ac6f9fefb">XSRIO_PEF_CAR_CRF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#af0a3a94ae53c3cc2fdc92c76ca5c353e">XSRIO_PEF_CAR_MPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4a1b0962ee0ebaa929ccb86c4ace33de">XSRIO_PEF_CAR_SWITCH_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a621c66a2f36ea07e5b82ba99f57f03d6">XSRIO_PEF_CAR_PROCESSOR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2b13843464edf06633294d148150830d">XSRIO_PEF_CAR_MEMORY_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#afa5c4fef269eeda1a92245050eaef59c">XSRIO_PEF_CAR_BRIDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Source Operations CAR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf5ab378c65bc82f75dbb1a5d1f457c02"></a> These bits are associated with the XSRIO_SRC_OPS_CAR_OFFSET register and XSRIO_DST_OPS_CAR register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8737d4f9b2bbb4967c23db9f9fa6be93">XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0264576cb706923cec5995efe3099cba">XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#adbe14155da68eb261b8358917fbe4b28">XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#abf5a63a4034d3c3814841ad90a75bfe4">XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a9e04947da2ff98cbf2f671b53b0405fb">XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ac6664e5a03ee2cd53fd940c7f45f3bbf">XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7b58f817ee4df7f2ce15b7bb8d0d9be4">XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8eddbe65450de7f46d151873236ab470">XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad4b33820d42c378851f2dbdd566d49bd">XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#af9a8a2832415e8c971d2041493565717">XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8a3f3c7eac1bf613ee6357d54c871f18">XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a3d9cbc1037e2dd1ab3a902699e12e5a1">XSRIO_SRCDST_OPS_CAR_SWRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a368e473b38c87a7845e43ed0b83c4bb4">XSRIO_SRCDST_OPS_CAR_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a22a5bbcfc74d7e895fc806b26a648a62">XSRIO_SRCDST_OPS_CAR_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td colspan="2"><div class="groupHeader">PE Logical layer Control CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc1514871535e4ccbeecd9a745c832c2a"></a> These bits are associated with the XSRIO_PELL_CTRL_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0966efd0126d91bb7d471a290a0a337f">XSRIO_PELL_CTRL_CSR_EAC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td colspan="2"><div class="groupHeader">Local Configuration Space Base Address 1 CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6da226086eff2c9cca2c55fad3396498"></a> These bits are associated with the XSRIO_LCS1_BASEADDR_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7c4c40c3d4edc4ca1bc643c95fe18cf2">XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#acffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td colspan="2"><div class="groupHeader">Base Device ID CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpda7e3231249225d0348a38193cc1dbb5"></a> These bits are associated with the XSRIO_BASE_DID_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#add5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Host Base Device ID CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp249e39b56f720445aad757dcbceb7cc9"></a> These bits are associated with the XSRIO_HOST_DID_LOCK_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a65ffdf1055349f408681a28e4804ad0a">XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">LP - Serial Register Block header bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcd01ef21ef4ae6e91aa870ad7d6b11a3"></a> These bits are associated with the XSRIO_EFB_HEADER_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6cdfee54edff28e0f650ca0e6be5f69f">XSRIO_EFB_HEADER_EFID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab268d0f09ad1647741b2db233c436cfa">XSRIO_EFB_HEADER_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aa8021afc163a4658898e6f036b7f50ca">XSRIO_EFB_HEADER_EFP_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port Link timeout value CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp39a104306358c76d491c18869753ca71"></a> These bits are associated with the XSRIO_PORT_LINK_TOUT_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4879c96774b975189fcbf586e57a06ba">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port response timeout value CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp18ac4dc93c36d6590b845fc6f7fb29b1"></a> These bits are associated with the XSRIO_PORT_RESP_TOUT_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a14f32634f2bedb6a547b75714ab1300a">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#acc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port General Control CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9ec2ae6dbb5c58c9e79d393ca07e1d39"></a> These bits are associated with the XSRIO_PORT_GEN_CTL_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a39dba66c3b45c23056552d38459a5426">XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port n maintenance request CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp624d37b0d7924a8e43ef3bbdf9ee7af4"></a> These bits are associated with the XSRIO_PORT_N_MNT_REQ_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a90f9f21f13d053d8d92578cdddfe8027">XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port n maintenance response CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpebebceb324543cec32e8d50edf7ab388"></a> These bits are associated with the XSRIO_PORT_N_MNT_RES_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aca75fd651b951142907705655e182748">XSRIO_PORT_N_MNT_RES_CSR_LS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a35d6f6638ce1eb8c47faff00fdbed6b9">XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK</a>&nbsp;&nbsp;&nbsp;0x000007E0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a823f5fff998236f34c384e1a6e3450d8">XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port n local ack ID CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2a2d36ae928914012201b3064f9b6f67"></a> These bits are associated with the XSRIO_PORT_N_ACKID_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6541e592e664f2549721d2073626dc91">XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a7792cee1d15dc5648c3d889cf0a3a8a8">XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8acb5233083f47870eddd512acf461cd">XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x3F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab22ac5185816e99ebaf0d6ebca184633">XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#abadb3622d68d65a1ff9d08a7bd754620">XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFC0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab8e80519afd40400fcc74f268a7a2e7a">XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0xC0FFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port n Error and Status CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp600d8d0138f5b96fd93874b8bcf67326"></a> These bits are associated with the XSRIO_PORT_N_ERR_STS_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a234db9291dc39e328f3ff1bebf917fa2">XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#adcf7a7ca097eec0183f276bf5c1f4404">XSRIO_PORT_N_ERR_STS_CSR_POK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae032e5dfd92bf02d69d6418fdec726ac">XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae45a1ba2eeebde57054cf37120fe2237">XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ac1355c4f2e34002d8aeaaf75e98144db">XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a34888996e940b1315a2d300b0ebf11bd">XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a97da464bd6fda540c412e054eaf8c25e">XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#acb39b8809156c77d761cce5b8a642801">XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1ba6f3445bbb730ed03ecd5497ff7c4a">XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#af4a4136f5039f2c55eb1040de7cb9104">XSRIO_PORT_N_ERR_STS_CSR_OR_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a31eadac3a28f8c827860ff9789e7d9bb">XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0437a4bd498d1ab8e2986f45e98b5d6b">XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ada0f67e25592b9db54601a3b5ff86fd3">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0cb51ad2cc95cee2fbf35dc3dabd3c6c">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4424028c2a3e2e2ec7efe9a7e7a34d36">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a72cb3e32c415ed1ad9bf901ed4738c3b">XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFF07</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port n Control CSR bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp34995b8c7fabbc4152398bf3c696cd59"></a> These bits are associated with the XSRIO_PORT_N_CTL_CSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a402577166192eafac28530c4dc01ca8a">XSRIO_PORT_N_CTL_CSR_PTYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab34ac90f0661f0f01b419ddba140fefa">XSRIO_PORT_N_CTL_CSR_EPWDS_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aade15cdc9ab71ab8c0593c04b026ea80">XSRIO_PORT_N_CTL_CSR_EPWOR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab5e4697d8469fa671713a7d0f948410e">XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0bc827ab57560c61d8ddb6b4599ae66d">XSRIO_PORT_N_CTL_CSR_MCENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aaf09fa214f30591f55b3838068f51e96">XSRIO_PORT_N_CTL_CSR_ERRD_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8fc9a44909fe3572334dd3910718c71f">XSRIO_PORT_N_CTL_CSR_IPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8d36af1fe0f7656ac68e9d9cfdb03749">XSRIO_PORT_N_CTL_CSR_OPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab12c5ccde74b09b8a85e1d656eaf9135">XSRIO_PORT_N_CTL_CSR_PD_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ada34aa1e1fa5c40f1fa47aadce896ca6">XSRIO_PORT_N_CTL_CSR_PWO_MASK</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1e7acaa5c3c152ded875097ff2fdb658">XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</a>&nbsp;&nbsp;&nbsp;0xF8FFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a445ed5a9d8f4de221f17c265e0b89c2b">XSRIO_PORT_N_CTL_CSR_IPW_MASK</a>&nbsp;&nbsp;&nbsp;0x38000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a250610669bf930864ff1feb24457cc03">XSRIO_PORT_N_CTL_CSR_PW_MASK</a>&nbsp;&nbsp;&nbsp;0xc0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a364330b68240054841422bcc2144ad56">XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a758e575a915495f7a319fd4e89eeae14">XSRIO_PORT_N_CTL_CSR_PW_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>
<tr><td colspan="2"><div class="groupHeader">LP -Serial Lane Register Block Header bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5f47f8c1a43b2af2a2d3cfbd40e8db7b"></a> These bits are associated with the XSRIO_SL_HEADER_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a3eb2acf6b38897bb09f50f287ede671f">XSRIO_SL_HEADER_EFID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad8ff82d1b0be608c51ff0429e823f7a1">XSRIO_SL_HEADER_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a78b48c1d1df27c224b1c46435a55ba6f">XSRIO_SL_HEADER_EFP_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">LP -Seral Lane n Status 0 CSRS bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8b92bbe587089c89779812e215d31889"></a> These bits are associated with the XSRIO_SLS0_CSR(x) register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab68b92bec3fa239036763f436f809a71">XSRIO_SLS0_CSR_PORT_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a3bed2867803ea42900f1baf44e308d56">XSRIO_SLS0_CSR_LANE_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2690a0fa715e0615bf2be13d20a47f52">XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae8d085c3923b87d929ccdc9ad4eecda8">XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ab4fea8f1bf3d1e64b37dc633ce497fe5">XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#affe5ce5b2a6b694b3629774b5a5773c6">XSRIO_SLS0_CSR_RCV_TRAINED_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6dd75e438c1df75651de45b0502c2b29">XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4b41f9c91392bc40e8d375dcb7288182">XSRIO_SLS0_CSR_RCVLANE_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a735fded4f8506dc560fcce58190e8792">XSRIO_SLS0_CSR_DECODING_ERRORS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#acb7c023efc6c842c7271fe4c36557b23">XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a558fa123f519f32cfaacf33e2855bd6c">XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2aa0c6a858135dc0b35f7bb54f098525">XSRIO_SLS0_CSR_STAT1_IMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aab5ffaf0b2b1dafd570be459fded1e60">XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">LP -Seral Lane n Status 1 CSRS bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6d2b0f72d6ca3503a41a265074655a01"></a> These bits are associated with the XSRIO_SLS1_CSR(x) register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a643be9256cb17c9b9ff76e0e01069549">XSRIO_SLS1_CSR_SCRDSCR_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a15956fcb93d355ff905546c5d49233f4">XSRIO_SLS1_CSR_CPTEIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1777189a80a15658e80d3a3844ee4c9e">XSRIO_SLS1_CSR_CPTEDS_MASK</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a97eaede8cdfe84de3ad7c97bdcb4a7d8">XSRIO_SLS1_CSR_LANENUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#af12499191f757d9080763a9ac15f3b0e">XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aff7960a844f78343ca547df971a6854b">XSRIO_SLS1_CSR_CPLR_TRAINED_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a390ed21b4c733c1fdf532b2380d4c239">XSRIO_SLS1_CSR_IMPDEFINED_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae975e444f9d169cb0ba11c0b072950ee">XSRIO_SLS1_CSR_VALCHANGED_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a62f404e57a27d90f885acf532301b637">XSRIO_SLS1_CSR_IDLE2_INFO_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a9ed6529eb42c4a517d08cc65cc388d84">XSRIO_SLS1_CSR_IDLE2_REC_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Water Mark CSRS bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp64a53364d28e3bb73f296e6aad3b321e"></a> These bits are associated with the XSRIO_IMP_WCSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a53adbebbf16c0da5ca8d90167e9b9c57">XSRIO_IMP_WCSR_WM2_MASK</a>&nbsp;&nbsp;&nbsp;0x003F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a06ccd785f2726efe3a060c0a914c66cd">XSRIO_IMP_WCSR_WM1_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a614ee4a2172a0c12d709b002a20fbeef">XSRIO_IMP_WCSR_WM0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a00a76a62641f17c8c9e4d76f2b1e6168">XSRIO_IMP_WCSR_WM1_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a238f24ec2ccd7043d83fbd04edcad4bc">XSRIO_IMP_WCSR_WM2_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Control CSRS bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe57c52dc3e656a7c13408309d28c6121"></a> These bits are associated with the XSRIO_IMP_BCSR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aad417ab7b7dd1b2126a64fc2919a3734">XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0c307631f4dbe3b506e3497bda77586b">XSRIO_IMP_BCSR_UNIFIED_CLK_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2fee7f23801a2e0b8ce142335a401717">XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ad8f753d02157a46e2feb752325fa8fa9">XSRIO_IMP_BCSR_TXREQ_REORDER_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a8c58f4eff4ec070291fc83b76351a73c">XSRIO_IMP_BCSR_TXSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1c3f8e97192bb4fa1ef6de5698663d63">XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a335241657626eab68188c0d505572c35">XSRIO_IMP_BCSR_RXSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a04e3e69ddd5ca32d49b7177773cd4740">XSRIO_IMP_BCSR_TXSIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maintenance Request Information Register bit definitions.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7e4589d17a5d47aee91b71aff7bef48b"></a> These bits are associated with the XSRIO_IMP_MRIR_OFFSET register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6fd471211a93073029bfcdcd7de4ddef">XSRIO_IMP_MRIR_REQ_TID_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4a5e50909869ab789a272b6e1b93a2be">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a>&nbsp;&nbsp;&nbsp;0x00060000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a114b6719c2e1043ef79c009fead1b28d">XSRIO_IMP_MRIR_REQ_CRF_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a4b251ca3e20b50fad896a7b93eadd002">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#aae865ad4db5328c09c32b1f4105f5276">XSRIO_IMP_MRIR_REQ_PRIO_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a73a0d5b6fa6ad54db9f7251a78b0888c">XSRIO_IMP_MRIR_REQ_CRF_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a55186561b6e59efbe64182bab5ade583">XSRIO_IMP_MRIR_REQ_TID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and macros that can be used to access the Axi srio gen2 device. The driver APIs/functions are defined in <a class="el" href="xsrio_8h.html">xsrio.h</a>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd></dd></dl>
<p>MODIFICATION HISTORY:</p>
<p>Ver Who Date Changes ----- ---- -------- --------------------------------------------------------- 1.0 adk 16/04/14 Initial release. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a89b8ef844db7e44d64e664cd6db8be32"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMID_MASK" ref="a89b8ef844db7e44d64e664cd6db8be32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMID_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly ID Mask </p>

</div>
</div>
<a class="anchor" id="a1cd5b1b731cd9b62308620bfb57e3fb3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMID_SHIFT" ref="a1cd5b1b731cd9b62308620bfb57e3fb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMID_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly ID Shift </p>

</div>
</div>
<a class="anchor" id="add35ed24ff26b397f6c1631c92782f3b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMVID_MASK" ref="add35ed24ff26b397f6c1631c92782f3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMVID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly Vendor ID Mask </p>

</div>
</div>
<a class="anchor" id="ad1d21e2f268e2846ebe39b28a264f913"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_OFFSET" ref="ad1d21e2f268e2846ebe39b28a264f913" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly Identity CAR </p>

</div>
</div>
<a class="anchor" id="a227ff52b5cef4a3e6580d8f4f9eb804b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_ASMREV_MASK" ref="a227ff52b5cef4a3e6580d8f4f9eb804b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_ASMREV_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly Revision Mask </p>

</div>
</div>
<a class="anchor" id="a7253ac10f0978d022f8a89ff6c11763b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_ASMREV_SHIFT" ref="a7253ac10f0978d022f8a89ff6c11763b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_ASMREV_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly Revision Shift </p>

</div>
</div>
<a class="anchor" id="a7548def33dd41ea582a382c7ffbe2c58"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_EFP_MASK" ref="a7548def33dd41ea582a382c7ffbe2c58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_EFP_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Pointer Mask </p>

</div>
</div>
<a class="anchor" id="a0a923d474a8eeac67f54d6259da07dc4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_OFFSET" ref="a0a923d474a8eeac67f54d6259da07dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Assembly Information CAR </p>

</div>
</div>
<a class="anchor" id="aa398a9d87c352370ad8368def9aec0df"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_BDID_MASK" ref="aa398a9d87c352370ad8368def9aec0df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_BDID_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Base Device ID Mask(8-bit device ID) </p>

</div>
</div>
<a class="anchor" id="add5f5e46e978b7addcd450362a3e4f6b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_BDID_SHIFT" ref="add5f5e46e978b7addcd450362a3e4f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_BDID_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Base Device ID Shift </p>

</div>
</div>
<a class="anchor" id="a593eed7b4e0cf5c113668ec501709392"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_LBDID_MASK" ref="a593eed7b4e0cf5c113668ec501709392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_LBDID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Large Base Device ID Mask(16-bit device ID) </p>

</div>
</div>
<a class="anchor" id="a9b3abe05cc0b757413751f3c493023cd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_OFFSET" ref="a9b3abe05cc0b757413751f3c493023cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Base Device ID CSR </p>

</div>
</div>
<a class="anchor" id="abf538c58029dbfecbc051a594c5b6ab8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_COMPONENT_TAG_CSR_OFFSET" ref="abf538c58029dbfecbc051a594c5b6ab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_COMPONENT_TAG_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x6c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Component Tag CSR </p>

</div>
</div>
<a class="anchor" id="abab5f1195566978a3b8d7547b6c4e0a3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_CAR_OFFSET" ref="abab5f1195566978a3b8d7547b6c4e0a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capability Address Register Space 0x00-0x3C Registers Device Identity CAR </p>

</div>
</div>
<a class="anchor" id="a5090e315c08229f3f0dd2f6da8a11d7b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_DEVID_CAR_MASK" ref="a5090e315c08229f3f0dd2f6da8a11d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_DEVID_CAR_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device ID Mask </p>

</div>
</div>
<a class="anchor" id="a820df48ad6186de84f3140bf90383c10"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_DEVID_CAR_SHIFT" ref="a820df48ad6186de84f3140bf90383c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_DEVID_CAR_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device ID shift </p>

</div>
</div>
<a class="anchor" id="a39ae0182ccd2af230e7c1b9a308f8fdd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_VDRID_CAR_MASK" ref="a39ae0182ccd2af230e7c1b9a308f8fdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_VDRID_CAR_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Vendor ID Mask </p>

</div>
</div>
<a class="anchor" id="a1519b0fad8875ce6e1914f9015b34c97"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_DEVREV_MASK" ref="a1519b0fad8875ce6e1914f9015b34c97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_DEVREV_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Revision Lable Mask </p>

</div>
</div>
<a class="anchor" id="a57bbd05c855900c98c37ff0cb47d7753"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_MAJREV_MASK" ref="a57bbd05c855900c98c37ff0cb47d7753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_MAJREV_MASK&nbsp;&nbsp;&nbsp;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Major Revision Mask </p>

</div>
</div>
<a class="anchor" id="ae816b6c8a6fbdc0972f3dc8119c3178c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_MINREV_MASK" ref="ae816b6c8a6fbdc0972f3dc8119c3178c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_MINREV_MASK&nbsp;&nbsp;&nbsp;0x000000F0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minor Revision Mask </p>

</div>
</div>
<a class="anchor" id="ad14b2c50e37ab6caeb26bd5677c1262a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_OFFSET" ref="ad14b2c50e37ab6caeb26bd5677c1262a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Information CAR </p>

</div>
</div>
<a class="anchor" id="ab9ba3c9cdef8014cda81ad9130097499"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_PATCH_MASK" ref="ab9ba3c9cdef8014cda81ad9130097499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_PATCH_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Patch Mask </p>

</div>
</div>
<a class="anchor" id="a6d60eb0dc6cb85145be43d77bf14bae1"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DST_OPS_CAR_OFFSET" ref="a6d60eb0dc6cb85145be43d77bf14bae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DST_OPS_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x1c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination operations CAR </p>

</div>
</div>
<a class="anchor" id="a6cdfee54edff28e0f650ca0e6be5f69f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFID_MASK" ref="a6cdfee54edff28e0f650ca0e6be5f69f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features ID Mask </p>

</div>
</div>
<a class="anchor" id="ab268d0f09ad1647741b2db233c436cfa"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFP_MASK" ref="ab268d0f09ad1647741b2db233c436cfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFP_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Pointer Mask </p>

</div>
</div>
<a class="anchor" id="aa8021afc163a4658898e6f036b7f50ca"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFP_SHIFT" ref="aa8021afc163a4658898e6f036b7f50ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFP_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Pointer Shift </p>

</div>
</div>
<a class="anchor" id="a2e147a812705dfde71c8b3b5ea85b7e0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_OFFSET" ref="a2e147a812705dfde71c8b3b5ea85b7e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_OFFSET&nbsp;&nbsp;&nbsp;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Feature Register Space 0x0100-0xFFFC Registers Extended features LP Serial Register Block Header </p>

</div>
</div>
<a class="anchor" id="a72659b475911b0612f6bd8704ab1fe56"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_LPSL_OFFSET" ref="a72659b475911b0612f6bd8704ab1fe56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_LPSL_OFFSET&nbsp;&nbsp;&nbsp;0x0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LP-Serial Lane Extended Features offset </p>

</div>
</div>
<a class="anchor" id="a65ffdf1055349f408681a28e4804ad0a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK" ref="a65ffdf1055349f408681a28e4804ad0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Host Base Device ID Mask </p>

</div>
</div>
<a class="anchor" id="aa385c427eb29650bb31acbaf4a3e320c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_HOST_DID_LOCK_CSR_OFFSET" ref="aa385c427eb29650bb31acbaf4a3e320c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_HOST_DID_LOCK_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x68</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Host Base Device ID Lock CSR </p>

</div>
</div>
<a class="anchor" id="a5e9409fe812edfbea0f3e65c0bb4cb9a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_HW_H" ref="a5e9409fe812edfbea0f3e65c0bb4cb9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c3f8e97192bb4fa1ef6de5698663d63"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK" ref="a1c3f8e97192bb4fa1ef6de5698663d63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force Rx flow Control Mask </p>

</div>
</div>
<a class="anchor" id="ad651fab42acba780368b1dbe153c1e4d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_OFFSET" ref="ad651fab42acba780368b1dbe153c1e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_OFFSET&nbsp;&nbsp;&nbsp;0x10004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Control CSR </p>

</div>
</div>
<a class="anchor" id="aad417ab7b7dd1b2126a64fc2919a3734"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK" ref="aad417ab7b7dd1b2126a64fc2919a3734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Flow Control Only Mask </p>

</div>
</div>
<a class="anchor" id="a335241657626eab68188c0d505572c35"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_RXSIZE_MASK" ref="a335241657626eab68188c0d505572c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_RXSIZE_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx size Mask </p>

</div>
</div>
<a class="anchor" id="a2fee7f23801a2e0b8ce142335a401717"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK" ref="a2fee7f23801a2e0b8ce142335a401717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Flow Control Mask </p>

</div>
</div>
<a class="anchor" id="ad8f753d02157a46e2feb752325fa8fa9"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXREQ_REORDER_MASK" ref="ad8f753d02157a46e2feb752325fa8fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXREQ_REORDER_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Request Reorder Mask </p>

</div>
</div>
<a class="anchor" id="a8c58f4eff4ec070291fc83b76351a73c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXSIZE_MASK" ref="a8c58f4eff4ec070291fc83b76351a73c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXSIZE_MASK&nbsp;&nbsp;&nbsp;0x07FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx size Mask </p>

</div>
</div>
<a class="anchor" id="a04e3e69ddd5ca32d49b7177773cd4740"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXSIZE_SHIFT" ref="a04e3e69ddd5ca32d49b7177773cd4740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXSIZE_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx size shift </p>

</div>
</div>
<a class="anchor" id="a0c307631f4dbe3b506e3497bda77586b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_UNIFIED_CLK_MASK" ref="a0c307631f4dbe3b506e3497bda77586b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_UNIFIED_CLK_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Control Mask </p>

</div>
</div>
<a class="anchor" id="afe4d77bd8382322b677d9765101c7b6d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_OFFSET" ref="afe4d77bd8382322b677d9765101c7b6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_OFFSET&nbsp;&nbsp;&nbsp;0x10100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maintenance Request Information Register </p>

</div>
</div>
<a class="anchor" id="a114b6719c2e1043ef79c009fead1b28d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_CRF_MASK" ref="a114b6719c2e1043ef79c009fead1b28d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_CRF_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request CRF Mask </p>

</div>
</div>
<a class="anchor" id="a73a0d5b6fa6ad54db9f7251a78b0888c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_CRF_SHIFT" ref="a73a0d5b6fa6ad54db9f7251a78b0888c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_CRF_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b251ca3e20b50fad896a7b93eadd002"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_DESTID_MASK" ref="a4b251ca3e20b50fad896a7b93eadd002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_DESTID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request Destination ID Mask </p>

</div>
</div>
<a class="anchor" id="a4a5e50909869ab789a272b6e1b93a2be"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_PRIO_MASK" ref="a4a5e50909869ab789a272b6e1b93a2be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_PRIO_MASK&nbsp;&nbsp;&nbsp;0x00060000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request Priority Mask </p>

</div>
</div>
<a class="anchor" id="aae865ad4db5328c09c32b1f4105f5276"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_PRIO_SHIFT" ref="aae865ad4db5328c09c32b1f4105f5276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_PRIO_SHIFT&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fd471211a93073029bfcdcd7de4ddef"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_TID_MASK" ref="a6fd471211a93073029bfcdcd7de4ddef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_TID_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request TID Mask </p>

</div>
</div>
<a class="anchor" id="a55186561b6e59efbe64182bab5ade583"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_TID_SHIFT" ref="a55186561b6e59efbe64182bab5ade583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_TID_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed9939e0409d3c884a5d6040818f30f5"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_OFFSET" ref="aed9939e0409d3c884a5d6040818f30f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_OFFSET&nbsp;&nbsp;&nbsp;0x10000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation Defined Space 0x010000 - 0xFFFFFC Registers Water Mark CSR </p>

</div>
</div>
<a class="anchor" id="a614ee4a2172a0c12d709b002a20fbeef"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM0_MASK" ref="a614ee4a2172a0c12d709b002a20fbeef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM0_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Water Mark 0 Mask </p>

</div>
</div>
<a class="anchor" id="a06ccd785f2726efe3a060c0a914c66cd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM1_MASK" ref="a06ccd785f2726efe3a060c0a914c66cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM1_MASK&nbsp;&nbsp;&nbsp;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Water Mark 1 Mask </p>

</div>
</div>
<a class="anchor" id="a00a76a62641f17c8c9e4d76f2b1e6168"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM1_SHIFT" ref="a00a76a62641f17c8c9e4d76f2b1e6168" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM1_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Water Mark 1 Shift </p>

</div>
</div>
<a class="anchor" id="a53adbebbf16c0da5ca8d90167e9b9c57"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM2_MASK" ref="a53adbebbf16c0da5ca8d90167e9b9c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM2_MASK&nbsp;&nbsp;&nbsp;0x003F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Water Mark 2 Mask </p>

</div>
</div>
<a class="anchor" id="a238f24ec2ccd7043d83fbd04edcad4bc"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM2_SHIFT" ref="a238f24ec2ccd7043d83fbd04edcad4bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM2_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Water Mark 2 Shift </p>

</div>
</div>
<a class="anchor" id="a2523f71ff70f2b70a144cd34df9f91e8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS0_BASEADDR_CSR_OFFSET" ref="a2523f71ff70f2b70a144cd34df9f91e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS0_BASEADDR_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x58</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local Configuration Space 0 Base Address CSR </p>

</div>
</div>
<a class="anchor" id="afffc5b4df1dd5366ef4074e68f7b958a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_CSR_OFFSET" ref="afffc5b4df1dd5366ef4074e68f7b958a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x5c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local Configuration Space 1 Base Address CSR </p>

</div>
</div>
<a class="anchor" id="a7c4c40c3d4edc4ca1bc643c95fe18cf2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK" ref="a7c4c40c3d4edc4ca1bc643c95fe18cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK&nbsp;&nbsp;&nbsp;0x7FE00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCSBA Mask </p>

</div>
</div>
<a class="anchor" id="acffff28710d77ac7a123f78728eb4712"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT" ref="acffff28710d77ac7a123f78728eb4712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT&nbsp;&nbsp;&nbsp;21</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCSBA Shift </p>

</div>
</div>
<a class="anchor" id="afa5c4fef269eeda1a92245050eaef59c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_BRIDGE_MASK" ref="afa5c4fef269eeda1a92245050eaef59c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_BRIDGE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bridge Mask </p>

</div>
</div>
<a class="anchor" id="aae8b2866d05745c18564ad1ac6f9fefb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_CRF_MASK" ref="aae8b2866d05745c18564ad1ac6f9fefb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_CRF_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRF Support Mask </p>

</div>
</div>
<a class="anchor" id="a6d0954eda8d0276d5555eee23fa85d6c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_CTS_MASK" ref="a6d0954eda8d0276d5555eee23fa85d6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_CTS_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Common Transport Large System support Mask </p>

</div>
</div>
<a class="anchor" id="a2d6b158355390bd7f0b0ade352521085"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_EAS_MASK" ref="a2d6b158355390bd7f0b0ade352521085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_EAS_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Addressing Support Mask </p>

</div>
</div>
<a class="anchor" id="ac93d1ac843017fa14ef476016ca5a493"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_EF_MASK" ref="ac93d1ac843017fa14ef476016ca5a493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_EF_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Mask </p>

</div>
</div>
<a class="anchor" id="a2b13843464edf06633294d148150830d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_MEMORY_MASK" ref="a2b13843464edf06633294d148150830d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_MEMORY_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Mask </p>

</div>
</div>
<a class="anchor" id="af0a3a94ae53c3cc2fdc92c76ca5c353e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_MPORT_MASK" ref="af0a3a94ae53c3cc2fdc92c76ca5c353e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_MPORT_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multi Port Mask </p>

</div>
</div>
<a class="anchor" id="a1570a90db90ab3215174f7e6c40afebe"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_OFFSET" ref="a1570a90db90ab3215174f7e6c40afebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Processing Element Features CAR </p>

</div>
</div>
<a class="anchor" id="a621c66a2f36ea07e5b82ba99f57f03d6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_PROCESSOR_MASK" ref="a621c66a2f36ea07e5b82ba99f57f03d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_PROCESSOR_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Processor Mask </p>

</div>
</div>
<a class="anchor" id="a4a1b0962ee0ebaa929ccb86c4ace33de"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_SWITCH_MASK" ref="a4a1b0962ee0ebaa929ccb86c4ace33de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_SWITCH_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch Mask </p>

</div>
</div>
<a class="anchor" id="a0966efd0126d91bb7d471a290a0a337f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PELL_CTRL_CSR_EAC_MASK" ref="a0966efd0126d91bb7d471a290a0a337f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PELL_CTRL_CSR_EAC_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Addressing Control Mask </p>

</div>
</div>
<a class="anchor" id="a2b32c0953d0a478feea6138775413b63"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PELL_CTRL_CSR_OFFSET" ref="a2b32c0953d0a478feea6138775413b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PELL_CTRL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x4c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command and Status Register Space 0x040-0xFC Registers PE Logical layer Control CSR </p>

</div>
</div>
<a class="anchor" id="a39dba66c3b45c23056552d38459a5426"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK" ref="a39dba66c3b45c23056552d38459a5426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discovered Mask </p>

</div>
</div>
<a class="anchor" id="a77b8c4f3f9031effb14a67997d224677"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_HOST_MASK" ref="a77b8c4f3f9031effb14a67997d224677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_HOST_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Host Mask </p>

</div>
</div>
<a class="anchor" id="a008f961f9e1d2c969c8cf9a4b886e3d6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK" ref="a008f961f9e1d2c969c8cf9a4b886e3d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Enable Mask </p>

</div>
</div>
<a class="anchor" id="a4561044e5d4900706f43c752b43ff51a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_OFFSET" ref="a4561044e5d4900706f43c752b43ff51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x13c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Control CSR </p>

</div>
</div>
<a class="anchor" id="a1e79cd1c619b83e98fd3890a7e481afb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_OFFSET" ref="a1e79cd1c619b83e98fd3890a7e481afb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Link Timeout CSR </p>

</div>
</div>
<a class="anchor" id="a4879c96774b975189fcbf586e57a06ba"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK" ref="a4879c96774b975189fcbf586e57a06ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timeout Value Mask </p>

</div>
</div>
<a class="anchor" id="a1393da4ef49e86fc2372cc7da2c7f1f2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT" ref="a1393da4ef49e86fc2372cc7da2c7f1f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timeout Value Shift </p>

</div>
</div>
<a class="anchor" id="ab22ac5185816e99ebaf0d6ebca184633"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK" ref="ab22ac5185816e99ebaf0d6ebca184633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Outstanding ACK ID Mask </p>

</div>
</div>
<a class="anchor" id="a8acb5233083f47870eddd512acf461cd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK" ref="a8acb5233083f47870eddd512acf461cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK&nbsp;&nbsp;&nbsp;0x3F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>In bound ACK ID Mask </p>

</div>
</div>
<a class="anchor" id="a8b3e4ea25cec8c9876433d60720c2b9b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT" ref="a8b3e4ea25cec8c9876433d60720c2b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>In bound ACK ID shift </p>

</div>
</div>
<a class="anchor" id="a6541e592e664f2549721d2073626dc91"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK" ref="a6541e592e664f2549721d2073626dc91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Out bound ACK ID Mask </p>

</div>
</div>
<a class="anchor" id="af43554809e5c07fffb0e53045b09c01c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OFFSET" ref="af43554809e5c07fffb0e53045b09c01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x148</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port n Local Ack ID CSR </p>

</div>
</div>
<a class="anchor" id="a7792cee1d15dc5648c3d889cf0a3a8a8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK" ref="a7792cee1d15dc5648c3d889cf0a3a8a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK&nbsp;&nbsp;&nbsp;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Out Standing ACK ID Mask </p>

</div>
</div>
<a class="anchor" id="ab8e80519afd40400fcc74f268a7a2e7a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK" ref="ab8e80519afd40400fcc74f268a7a2e7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK&nbsp;&nbsp;&nbsp;0xC0FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>In bound ACK ID Reset Mask </p>

</div>
</div>
<a class="anchor" id="abadb3622d68d65a1ff9d08a7bd754620"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK" ref="abadb3622d68d65a1ff9d08a7bd754620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFC0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Out bound ACK ID Reset Mask </p>

</div>
</div>
<a class="anchor" id="ab5e4697d8469fa671713a7d0f948410e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_ENUMB_MASK" ref="ab5e4697d8469fa671713a7d0f948410e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_ENUMB_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enumeration Boundary Mask </p>

</div>
</div>
<a class="anchor" id="ab34ac90f0661f0f01b419ddba140fefa"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_EPWDS_MASK" ref="ab34ac90f0661f0f01b419ddba140fefa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_EPWDS_MASK&nbsp;&nbsp;&nbsp;0x00003000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Port Width Support Mask </p>

</div>
</div>
<a class="anchor" id="aade15cdc9ab71ab8c0593c04b026ea80"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_EPWOR_MASK" ref="aade15cdc9ab71ab8c0593c04b026ea80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_EPWOR_MASK&nbsp;&nbsp;&nbsp;0x0000C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Port Width Override Mask </p>

</div>
</div>
<a class="anchor" id="aaf09fa214f30591f55b3838068f51e96"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_ERRD_MASK" ref="aaf09fa214f30591f55b3838068f51e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_ERRD_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Checking Disable Mask </p>

</div>
</div>
<a class="anchor" id="a8fc9a44909fe3572334dd3910718c71f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_IPE_MASK" ref="a8fc9a44909fe3572334dd3910718c71f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_IPE_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input port enable Mask </p>

</div>
</div>
<a class="anchor" id="a445ed5a9d8f4de221f17c265e0b89c2b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_IPW_MASK" ref="a445ed5a9d8f4de221f17c265e0b89c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_IPW_MASK&nbsp;&nbsp;&nbsp;0x38000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initialized Port width Mask </p>

</div>
</div>
<a class="anchor" id="a0bc827ab57560c61d8ddb6b4599ae66d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_MCENT_MASK" ref="a0bc827ab57560c61d8ddb6b4599ae66d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_MCENT_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multi-cast Event Participant Mask </p>

</div>
</div>
<a class="anchor" id="afe2d28961f5aa630a30dc2916262d02b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_OFFSET" ref="afe2d28961f5aa630a30dc2916262d02b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x15c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port n Control CSR </p>

</div>
</div>
<a class="anchor" id="a8d36af1fe0f7656ac68e9d9cfdb03749"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_OPE_MASK" ref="a8d36af1fe0f7656ac68e9d9cfdb03749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_OPE_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output port enable Mask </p>

</div>
</div>
<a class="anchor" id="ab12c5ccde74b09b8a85e1d656eaf9135"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PD_MASK" ref="ab12c5ccde74b09b8a85e1d656eaf9135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PD_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output port disable Mask </p>

</div>
</div>
<a class="anchor" id="a402577166192eafac28530c4dc01ca8a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PTYPE_MASK" ref="a402577166192eafac28530c4dc01ca8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PTYPE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Type Mask </p>

</div>
</div>
<a class="anchor" id="a250610669bf930864ff1feb24457cc03"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PW_MASK" ref="a250610669bf930864ff1feb24457cc03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PW_MASK&nbsp;&nbsp;&nbsp;0xc0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port width Mask </p>

</div>
</div>
<a class="anchor" id="a758e575a915495f7a319fd4e89eeae14"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PW_SHIFT" ref="a758e575a915495f7a319fd4e89eeae14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PW_SHIFT&nbsp;&nbsp;&nbsp;30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port width Shift </p>

</div>
</div>
<a class="anchor" id="ada34aa1e1fa5c40f1fa47aadce896ca6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PWO_MASK" ref="ada34aa1e1fa5c40f1fa47aadce896ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PWO_MASK&nbsp;&nbsp;&nbsp;0x07000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port width Override Mask </p>

</div>
</div>
<a class="anchor" id="a55777eb3881e2b939ba8de77a16c62d6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PWO_SHIFT" ref="a55777eb3881e2b939ba8de77a16c62d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PWO_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port width Override Shift </p>

</div>
</div>
<a class="anchor" id="a1e7acaa5c3c152ded875097ff2fdb658"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK" ref="a1e7acaa5c3c152ded875097ff2fdb658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK&nbsp;&nbsp;&nbsp;0xF8FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port width Override Reset Mask </p>

</div>
</div>
<a class="anchor" id="a364330b68240054841422bcc2144ad56"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK" ref="a364330b68240054841422bcc2144ad56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Status All Mask </p>

</div>
</div>
<a class="anchor" id="a72cb3e32c415ed1ad9bf901ed4738c3b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK" ref="a72cb3e32c415ed1ad9bf901ed4738c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x001FFF07</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Errors Mask </p>

</div>
</div>
<a class="anchor" id="a0437a4bd498d1ab8e2986f45e98b5d6b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK" ref="a0437a4bd498d1ab8e2986f45e98b5d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flow Control Mode Mask </p>

</div>
</div>
<a class="anchor" id="ada0f67e25592b9db54601a3b5ff86fd3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK" ref="ada0f67e25592b9db54601a3b5ff86fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Idle sequence Mask </p>

</div>
</div>
<a class="anchor" id="a0cb51ad2cc95cee2fbf35dc3dabd3c6c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK" ref="a0cb51ad2cc95cee2fbf35dc3dabd3c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Idle sequence 2 Enable Mask </p>

</div>
</div>
<a class="anchor" id="a4424028c2a3e2e2ec7efe9a7e7a34d36"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK" ref="a4424028c2a3e2e2ec7efe9a7e7a34d36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Idle sequence 2 support Mask </p>

</div>
</div>
<a class="anchor" id="ac1355c4f2e34002d8aeaaf75e98144db"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK" ref="ac1355c4f2e34002d8aeaaf75e98144db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input Error encountered Mask </p>

</div>
</div>
<a class="anchor" id="ae45a1ba2eeebde57054cf37120fe2237"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK" ref="ae45a1ba2eeebde57054cf37120fe2237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input Error stopped Mask </p>

</div>
</div>
<a class="anchor" id="a34888996e940b1315a2d300b0ebf11bd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK" ref="a34888996e940b1315a2d300b0ebf11bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input Retry Stopped Mask </p>

</div>
</div>
<a class="anchor" id="acb39b8809156c77d761cce5b8a642801"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK" ref="acb39b8809156c77d761cce5b8a642801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output error encountered Mask </p>

</div>
</div>
<a class="anchor" id="a97da464bd6fda540c412e054eaf8c25e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK" ref="a97da464bd6fda540c412e054eaf8c25e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output error Stopped Mask </p>

</div>
</div>
<a class="anchor" id="aa9bc2b856e9b7dcb4cd5781ec1df9681"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OFFSET" ref="aa9bc2b856e9b7dcb4cd5781ec1df9681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x158</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port n Error and Status CSR </p>

</div>
</div>
<a class="anchor" id="af4a4136f5039f2c55eb1040de7cb9104"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OR_MASK" ref="af4a4136f5039f2c55eb1040de7cb9104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OR_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Retried Mask </p>

</div>
</div>
<a class="anchor" id="a31eadac3a28f8c827860ff9789e7d9bb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK" ref="a31eadac3a28f8c827860ff9789e7d9bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Retry Encountered Mask </p>

</div>
</div>
<a class="anchor" id="a1ba6f3445bbb730ed03ecd5497ff7c4a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK" ref="a1ba6f3445bbb730ed03ecd5497ff7c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Retry Stopped Mask </p>

</div>
</div>
<a class="anchor" id="ae032e5dfd92bf02d69d6418fdec726ac"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK" ref="ae032e5dfd92bf02d69d6418fdec726ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Error Mask </p>

</div>
</div>
<a class="anchor" id="adcf7a7ca097eec0183f276bf5c1f4404"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_POK_MASK" ref="adcf7a7ca097eec0183f276bf5c1f4404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_POK_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Ok Mask </p>

</div>
</div>
<a class="anchor" id="a234db9291dc39e328f3ff1bebf917fa2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK" ref="a234db9291dc39e328f3ff1bebf917fa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port un-initialized Mask </p>

</div>
</div>
<a class="anchor" id="a90f9f21f13d053d8d92578cdddfe8027"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK" ref="a90f9f21f13d053d8d92578cdddfe8027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Mask </p>

</div>
</div>
<a class="anchor" id="a98dd1aa546c28e3ad2e5dfa370795346"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_REQ_CSR_OFFSET" ref="a98dd1aa546c28e3ad2e5dfa370795346" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_REQ_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port n Link Maintenance Request CSR </p>

</div>
</div>
<a class="anchor" id="a35d6f6638ce1eb8c47faff00fdbed6b9"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK" ref="a35d6f6638ce1eb8c47faff00fdbed6b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK&nbsp;&nbsp;&nbsp;0x000007E0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ack ID status Mask </p>

</div>
</div>
<a class="anchor" id="aca75fd651b951142907705655e182748"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_LS_MASK" ref="aca75fd651b951142907705655e182748" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_LS_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>link status Mask </p>

</div>
</div>
<a class="anchor" id="a8e71a8e128b15c1b237942a5485c1123"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_OFFSET" ref="a8e71a8e128b15c1b237942a5485c1123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x144</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port n Maintenance Response CSR </p>

</div>
</div>
<a class="anchor" id="a823f5fff998236f34c384e1a6e3450d8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK" ref="a823f5fff998236f34c384e1a6e3450d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Response Valid Mask </p>

</div>
</div>
<a class="anchor" id="aa2f205d7f2f3063e39ce45e6e2712bd8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_OFFSET" ref="aa2f205d7f2f3063e39ce45e6e2712bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x124</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Response Timeout CSR </p>

</div>
</div>
<a class="anchor" id="a14f32634f2bedb6a547b75714ab1300a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK" ref="a14f32634f2bedb6a547b75714ab1300a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Response Timeout Value Mask </p>

</div>
</div>
<a class="anchor" id="acc4dcceafc76cc3725fdcee33bda63e8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT" ref="acc4dcceafc76cc3725fdcee33bda63e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Response Timeout Shift </p>

</div>
</div>
<a class="anchor" id="a88e5d3fa1470e0fef0ae45c4956f1fa3"></a><!-- doxytag: member="xsrio_hw.h::XSrio_ReadReg" ref="a88e5d3fa1470e0fef0ae45c4956f1fa3" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro to read register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the SRIO </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xsrio__hw_8h.html#a88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a3eb2acf6b38897bb09f50f287ede671f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFID_MASK" ref="a3eb2acf6b38897bb09f50f287ede671f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features ID Mask </p>

</div>
</div>
<a class="anchor" id="ad8ff82d1b0be608c51ff0429e823f7a1"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFP_MASK" ref="ad8ff82d1b0be608c51ff0429e823f7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFP_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Pointer Mask </p>

</div>
</div>
<a class="anchor" id="a78b48c1d1df27c224b1c46435a55ba6f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFP_SHIFT" ref="a78b48c1d1df27c224b1c46435a55ba6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFP_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Features Pointer Shift </p>

</div>
</div>
<a class="anchor" id="a4499d2f039a465f34e8f80995c11b144"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_OFFSET" ref="a4499d2f039a465f34e8f80995c11b144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serial Lane Block Header </p>

</div>
</div>
<a class="anchor" id="a735fded4f8506dc560fcce58190e8792"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_DECODING_ERRORS_MASK" ref="a735fded4f8506dc560fcce58190e8792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_DECODING_ERRORS_MASK&nbsp;&nbsp;&nbsp;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8B/10B Decoding errors Mask </p>

</div>
</div>
<a class="anchor" id="aab5ffaf0b2b1dafd570be459fded1e60"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT" ref="aab5ffaf0b2b1dafd570be459fded1e60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bed2867803ea42900f1baf44e308d56"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_LANE_NUM_MASK" ref="a3bed2867803ea42900f1baf44e308d56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_LANE_NUM_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lane Number Mask </p>

</div>
</div>
<a class="anchor" id="acb7c023efc6c842c7271fe4c36557b23"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK" ref="acb7c023efc6c842c7271fe4c36557b23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>lane_sync state change Mask </p>

</div>
</div>
<a class="anchor" id="ac1727fbcfcc856554646e9a8c037242b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_OFFSET" ref="ac1727fbcfcc856554646e9a8c037242b" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_OFFSET</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x10 + n*0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serial Lane N Status 0 CSR </p>

</div>
</div>
<a class="anchor" id="ab68b92bec3fa239036763f436f809a71"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_PORT_NUM_MASK" ref="ab68b92bec3fa239036763f436f809a71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_PORT_NUM_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port Number Mask </p>

</div>
</div>
<a class="anchor" id="ab4fea8f1bf3d1e64b37dc633ce497fe5"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK" ref="ab4fea8f1bf3d1e64b37dc633ce497fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Input Inverted Mask </p>

</div>
</div>
<a class="anchor" id="affe5ce5b2a6b694b3629774b5a5773c6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCV_TRAINED_MASK" ref="affe5ce5b2a6b694b3629774b5a5773c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCV_TRAINED_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Trained Mask </p>

</div>
</div>
<a class="anchor" id="a4b41f9c91392bc40e8d375dcb7288182"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVLANE_RDY_MASK" ref="a4b41f9c91392bc40e8d375dcb7288182" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVLANE_RDY_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Lane Ready Mask </p>

</div>
</div>
<a class="anchor" id="a6dd75e438c1df75651de45b0502c2b29"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK" ref="a6dd75e438c1df75651de45b0502c2b29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Lane Sync Mask </p>

</div>
</div>
<a class="anchor" id="a558fa123f519f32cfaacf33e2855bd6c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK" ref="a558fa123f519f32cfaacf33e2855bd6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>rcvr_train state changed Mask </p>

</div>
</div>
<a class="anchor" id="a2aa0c6a858135dc0b35f7bb54f098525"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_STAT1_IMP_MASK" ref="a2aa0c6a858135dc0b35f7bb54f098525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_STAT1_IMP_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status 1 CSR Implemented Mask </p>

</div>
</div>
<a class="anchor" id="ae8d085c3923b87d929ccdc9ad4eecda8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK" ref="ae8d085c3923b87d929ccdc9ad4eecda8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter Mode Mask </p>

</div>
</div>
<a class="anchor" id="a2690a0fa715e0615bf2be13d20a47f52"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK" ref="a2690a0fa715e0615bf2be13d20a47f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter Type Mask </p>

</div>
</div>
<a class="anchor" id="aff7960a844f78343ca547df971a6854b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPLR_TRAINED_MASK" ref="aff7960a844f78343ca547df971a6854b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPLR_TRAINED_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connected port lane Receiver trained Mask </p>

</div>
</div>
<a class="anchor" id="a1777189a80a15658e80d3a3844ee4c9e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPTEDS_MASK" ref="a1777189a80a15658e80d3a3844ee4c9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPTEDS_MASK&nbsp;&nbsp;&nbsp;0x000C0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connected port transmit Emphasis Tap(-1) Status Mask </p>

</div>
</div>
<a class="anchor" id="a15956fcb93d355ff905546c5d49233f4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPTEIS_MASK" ref="a15956fcb93d355ff905546c5d49233f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPTEIS_MASK&nbsp;&nbsp;&nbsp;0x00030000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connected port transmit Emphasis Tap(+1) Status Mask </p>

</div>
</div>
<a class="anchor" id="a62f404e57a27d90f885acf532301b637"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IDLE2_INFO_MASK" ref="a62f404e57a27d90f885acf532301b637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IDLE2_INFO_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE2 Information Current Mask </p>

</div>
</div>
<a class="anchor" id="a9ed6529eb42c4a517d08cc65cc388d84"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IDLE2_REC_MASK" ref="a9ed6529eb42c4a517d08cc65cc388d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IDLE2_REC_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE2 Received Mask </p>

</div>
</div>
<a class="anchor" id="a390ed21b4c733c1fdf532b2380d4c239"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IMPDEFINED_MASK" ref="a390ed21b4c733c1fdf532b2380d4c239" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IMPDEFINED_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined Mask </p>

</div>
</div>
<a class="anchor" id="a97eaede8cdfe84de3ad7c97bdcb4a7d8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_LANENUM_MASK" ref="a97eaede8cdfe84de3ad7c97bdcb4a7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_LANENUM_MASK&nbsp;&nbsp;&nbsp;0x00F00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lane number within connected port </p>

</div>
</div>
<a class="anchor" id="a29e13ba12fc174bbd8fcdf20f3fe0309"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_OFFSET" ref="a29e13ba12fc174bbd8fcdf20f3fe0309" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_OFFSET</td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(0x14 + n*0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serial Lane N Status 1 CSR </p>

</div>
</div>
<a class="anchor" id="af12499191f757d9080763a9ac15f3b0e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK" ref="af12499191f757d9080763a9ac15f3b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x07000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive port width Mask </p>

</div>
</div>
<a class="anchor" id="a643be9256cb17c9b9ff76e0e01069549"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_SCRDSCR_EN_MASK" ref="a643be9256cb17c9b9ff76e0e01069549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_SCRDSCR_EN_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Connected port Scrambling/Descrambling Enabled Mask </p>

</div>
</div>
<a class="anchor" id="ae975e444f9d169cb0ba11c0b072950ee"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_VALCHANGED_MASK" ref="ae975e444f9d169cb0ba11c0b072950ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_VALCHANGED_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Values Changed Mask </p>

</div>
</div>
<a class="anchor" id="a1ab414d1303bbb5d65e4a22a7361ea55"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRC_OPS_CAR_OFFSET" ref="a1ab414d1303bbb5d65e4a22a7361ea55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRC_OPS_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source operations CAR </p>

</div>
</div>
<a class="anchor" id="adbe14155da68eb261b8358917fbe4b28"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK" ref="adbe14155da68eb261b8358917fbe4b28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic Clear Mask </p>

</div>
</div>
<a class="anchor" id="a8eddbe65450de7f46d151873236ab470"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK" ref="a8eddbe65450de7f46d151873236ab470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic compare and Swap Mask </p>

</div>
</div>
<a class="anchor" id="a9e04947da2ff98cbf2f671b53b0405fb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK" ref="a9e04947da2ff98cbf2f671b53b0405fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic Decrement Mask </p>

</div>
</div>
<a class="anchor" id="ac6664e5a03ee2cd53fd940c7f45f3bbf"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK" ref="ac6664e5a03ee2cd53fd940c7f45f3bbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic Increment Mask </p>

</div>
</div>
<a class="anchor" id="abf5a63a4034d3c3814841ad90a75bfe4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK" ref="abf5a63a4034d3c3814841ad90a75bfe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic Set Mask </p>

</div>
</div>
<a class="anchor" id="a0264576cb706923cec5995efe3099cba"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK" ref="a0264576cb706923cec5995efe3099cba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic Swap Mask </p>

</div>
</div>
<a class="anchor" id="a7b58f817ee4df7f2ce15b7bb8d0d9be4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK" ref="a7b58f817ee4df7f2ce15b7bb8d0d9be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Atomic test and swap Mask </p>

</div>
</div>
<a class="anchor" id="af9a8a2832415e8c971d2041493565717"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK" ref="af9a8a2832415e8c971d2041493565717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Message Mask </p>

</div>
</div>
<a class="anchor" id="ad4b33820d42c378851f2dbdd566d49bd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK" ref="ad4b33820d42c378851f2dbdd566d49bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Doorbell Mask </p>

</div>
</div>
<a class="anchor" id="a8737d4f9b2bbb4967c23db9f9fa6be93"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK" ref="a8737d4f9b2bbb4967c23db9f9fa6be93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Port write operation Mask </p>

</div>
</div>
<a class="anchor" id="a22a5bbcfc74d7e895fc806b26a648a62"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_READ_MASK" ref="a22a5bbcfc74d7e895fc806b26a648a62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_READ_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Mask </p>

</div>
</div>
<a class="anchor" id="a3d9cbc1037e2dd1ab3a902699e12e5a1"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_SWRITE_MASK" ref="a3d9cbc1037e2dd1ab3a902699e12e5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_SWRITE_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Write Mask </p>

</div>
</div>
<a class="anchor" id="a368e473b38c87a7845e43ed0b83c4bb4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_WRITE_MASK" ref="a368e473b38c87a7845e43ed0b83c4bb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Mask </p>

</div>
</div>
<a class="anchor" id="a8a3f3c7eac1bf613ee6357d54c871f18"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK" ref="a8a3f3c7eac1bf613ee6357d54c871f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write with Response Mask </p>

</div>
</div>
<a class="anchor" id="a753b8bd0407c22845baa896f669fb275"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SWP_INFO_CAR_OFFSET" ref="a753b8bd0407c22845baa896f669fb275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SWP_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch Port Information CAR </p>

</div>
</div>
<a class="anchor" id="a7f54b6fbef6410f2c375bde9e7bf09bd"></a><!-- doxytag: member="xsrio_hw.h::XSrio_WriteReg" ref="a7f54b6fbef6410f2c375bde9e7bf09bd" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro to write register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the SRIO. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XSRIO_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
