<stg><name>sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4</name>


<trans_list>

<trans id="444" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i12 0, i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln40 = store i6 1, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln41 = store i6 1, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_5:0 %indvar_flatten6_load = load i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_43_5:1 %icmp_ln40 = icmp_eq  i12 %indvar_flatten6_load, i12 2304

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_43_5:2 %add_ln40 = add i12 %indvar_flatten6_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_5:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc83, void %for.body95.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc83:0 %x_load = load i6 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc83:1 %y_load = load i6 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:4 %icmp_ln41 = icmp_eq  i6 %x_load, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc83:5 %select_ln40 = select i1 %icmp_ln41, i6 1, i6 %x_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:6 %add_ln40_2 = add i6 %y_load, i6 2

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:7 %add_ln4042 = add i6 %y_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln4042"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc83:8 %select_ln40_1 = select i1 %icmp_ln41, i6 %add_ln40_2, i6 %add_ln4042

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc83:9 %select_ln40_2 = select i1 %icmp_ln41, i6 %add_ln4042, i6 %y_load

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:26 %add_ln41 = add i6 %select_ln40, i6 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:173 %zext_ln42_1 = zext i6 %select_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:174 %mul_ln42 = mul i13 %zext_ln42_1, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:175 %tmp_42 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln42, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:289 %store_ln40 = store i12 %add_ln40, i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:290 %store_ln40 = store i6 %select_ln40_2, i6 %y

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc83:291 %store_ln41 = store i6 %add_ln41, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="54" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="56" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="58" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="6">
<![CDATA[
for.inc83:10 %zext_ln51 = zext i6 %select_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:11 %mul_ln51 = mul i12 %zext_ln51, i12 50

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:18 %urem_ln40 = urem i6 %select_ln40_2, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln40"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2">
<![CDATA[
for.inc83:19 %trunc_ln40 = trunc i2 %urem_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:31 %urem_ln41 = urem i6 %select_ln40, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2">
<![CDATA[
for.inc83:32 %trunc_ln41 = trunc i2 %urem_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="66" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:11 %mul_ln51 = mul i12 %zext_ln51, i12 50

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:12 %zext_ln40 = zext i6 %select_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:13 %mul_ln40 = mul i13 %zext_ln40, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:14 %tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln40, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:15 %zext_ln45 = zext i5 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc83:16 %tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_32, i4 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:17 %add_ln45_1 = add i9 %tmp_33, i9 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:20 %add_ln40_1 = add i6 %select_ln40_2, i6 63

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:27 %zext_ln41 = zext i6 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:28 %mul_ln41 = mul i13 %zext_ln41, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:29 %tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln41, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:30 %zext_ln41_1 = zext i5 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83:33 %add_ln41_1 = add i6 %select_ln40, i6 63

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:34 %zext_ln45_1 = zext i6 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:35 %mul_ln45 = mul i13 %zext_ln45_1, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:36 %tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:37 %zext_ln45_4 = zext i5 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc83:38 %tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_35, i4 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:39 %add_ln45_2 = add i9 %tmp_36, i9 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:40 %add_ln45_3 = add i9 %add_ln45_2, i9 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:41 %zext_ln45_5 = zext i9 %add_ln45_3

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:42 %frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_addr"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:43 %frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_1_addr"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:44 %frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_2_addr"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:45 %frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_3_addr"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:46 %frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_4_addr"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:47 %frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_5_addr"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:48 %frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_6_addr"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:49 %frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_7_addr"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:50 %frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="frame_8_addr"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:51 %zext_ln45_7 = zext i6 %add_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln45_7"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:52 %mul_ln45_1 = mul i13 %zext_ln45_7, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln45_1"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:53 %tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45_1, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:54 %zext_ln45_9 = zext i5 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:55 %add_ln45_4 = add i9 %add_ln45_2, i9 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:56 %zext_ln45_10 = zext i9 %add_ln45_4

]]></Node>
<StgValue><ssdm name="zext_ln45_10"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:57 %frame_addr_1 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:58 %add_ln45_5 = add i9 %add_ln45_1, i9 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:59 %zext_ln45_11 = zext i9 %add_ln45_5

]]></Node>
<StgValue><ssdm name="zext_ln45_11"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:60 %frame_addr_2 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_addr_2"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:61 %frame_1_addr_1 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_1_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:62 %frame_1_addr_2 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_1_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:63 %frame_2_addr_1 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_2_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:64 %frame_2_addr_2 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_2_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:65 %frame_3_addr_1 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_3_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:66 %frame_3_addr_2 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_3_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:67 %frame_4_addr_1 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_4_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:68 %frame_4_addr_2 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_4_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:69 %frame_5_addr_1 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_5_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:70 %frame_5_addr_2 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_5_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:71 %frame_6_addr_1 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_6_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:72 %frame_6_addr_2 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_6_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:73 %frame_7_addr_1 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_7_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:74 %frame_7_addr_2 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_7_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:75 %frame_8_addr_1 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="frame_8_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:76 %frame_8_addr_2 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="frame_8_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:77 %frame_load = load i9 %frame_addr_1

]]></Node>
<StgValue><ssdm name="frame_load"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:78 %frame_1_load = load i9 %frame_1_addr_1

]]></Node>
<StgValue><ssdm name="frame_1_load"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:79 %frame_2_load = load i9 %frame_2_addr_1

]]></Node>
<StgValue><ssdm name="frame_2_load"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:81 %frame_3_load = load i9 %frame_3_addr_1

]]></Node>
<StgValue><ssdm name="frame_3_load"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:82 %frame_4_load = load i9 %frame_4_addr_1

]]></Node>
<StgValue><ssdm name="frame_4_load"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:83 %frame_5_load = load i9 %frame_5_addr_1

]]></Node>
<StgValue><ssdm name="frame_5_load"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:85 %frame_6_load = load i9 %frame_6_addr_1

]]></Node>
<StgValue><ssdm name="frame_6_load"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:86 %frame_7_load = load i9 %frame_7_addr_1

]]></Node>
<StgValue><ssdm name="frame_7_load"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:87 %frame_8_load = load i9 %frame_8_addr_1

]]></Node>
<StgValue><ssdm name="frame_8_load"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:91 %frame_load_1 = load i9 %frame_addr

]]></Node>
<StgValue><ssdm name="frame_load_1"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:92 %frame_1_load_1 = load i9 %frame_1_addr

]]></Node>
<StgValue><ssdm name="frame_1_load_1"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:93 %frame_2_load_1 = load i9 %frame_2_addr

]]></Node>
<StgValue><ssdm name="frame_2_load_1"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:95 %frame_3_load_1 = load i9 %frame_3_addr

]]></Node>
<StgValue><ssdm name="frame_3_load_1"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:96 %frame_4_load_1 = load i9 %frame_4_addr

]]></Node>
<StgValue><ssdm name="frame_4_load_1"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:97 %frame_5_load_1 = load i9 %frame_5_addr

]]></Node>
<StgValue><ssdm name="frame_5_load_1"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:99 %frame_6_load_1 = load i9 %frame_6_addr

]]></Node>
<StgValue><ssdm name="frame_6_load_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:100 %frame_7_load_1 = load i9 %frame_7_addr

]]></Node>
<StgValue><ssdm name="frame_7_load_1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:101 %frame_8_load_1 = load i9 %frame_8_addr

]]></Node>
<StgValue><ssdm name="frame_8_load_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="6">
<![CDATA[
for.inc83:105 %zext_ln45_12 = zext i6 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln45_12"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc83:106 %mul_ln45_2 = mul i13 %zext_ln45_12, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln45_2"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:107 %tmp_38 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45_2, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:108 %zext_ln45_13 = zext i5 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln45_13"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:109 %add_ln45_6 = add i9 %add_ln45_2, i9 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:110 %zext_ln45_14 = zext i9 %add_ln45_6

]]></Node>
<StgValue><ssdm name="zext_ln45_14"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:111 %frame_addr_3 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:112 %add_ln45_7 = add i9 %add_ln45_1, i9 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:113 %zext_ln45_15 = zext i9 %add_ln45_7

]]></Node>
<StgValue><ssdm name="zext_ln45_15"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:114 %frame_addr_4 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:115 %frame_1_addr_3 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_1_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:116 %frame_1_addr_4 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_1_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:117 %frame_2_addr_3 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_2_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:118 %frame_2_addr_4 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_2_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:119 %frame_3_addr_3 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_3_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:120 %frame_3_addr_4 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_3_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:121 %frame_4_addr_3 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_4_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:122 %frame_4_addr_4 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_4_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:123 %frame_5_addr_3 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_5_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:124 %frame_5_addr_4 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_5_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:125 %frame_6_addr_3 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_6_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:126 %frame_6_addr_4 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_6_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:127 %frame_7_addr_3 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_7_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:128 %frame_7_addr_4 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_7_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:129 %frame_8_addr_3 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="frame_8_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:130 %frame_8_addr_4 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="frame_8_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:131 %frame_load_2 = load i9 %frame_addr_3

]]></Node>
<StgValue><ssdm name="frame_load_2"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:132 %frame_1_load_2 = load i9 %frame_1_addr_3

]]></Node>
<StgValue><ssdm name="frame_1_load_2"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:133 %frame_2_load_2 = load i9 %frame_2_addr_3

]]></Node>
<StgValue><ssdm name="frame_2_load_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:135 %frame_3_load_2 = load i9 %frame_3_addr_3

]]></Node>
<StgValue><ssdm name="frame_3_load_2"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:136 %frame_4_load_2 = load i9 %frame_4_addr_3

]]></Node>
<StgValue><ssdm name="frame_4_load_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:137 %frame_5_load_2 = load i9 %frame_5_addr_3

]]></Node>
<StgValue><ssdm name="frame_5_load_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:139 %frame_6_load_2 = load i9 %frame_6_addr_3

]]></Node>
<StgValue><ssdm name="frame_6_load_2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:140 %frame_7_load_2 = load i9 %frame_7_addr_3

]]></Node>
<StgValue><ssdm name="frame_7_load_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:141 %frame_8_load_2 = load i9 %frame_8_addr_3

]]></Node>
<StgValue><ssdm name="frame_8_load_2"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:145 %frame_load_3 = load i9 %frame_addr_2

]]></Node>
<StgValue><ssdm name="frame_load_3"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:146 %frame_1_load_3 = load i9 %frame_1_addr_2

]]></Node>
<StgValue><ssdm name="frame_1_load_3"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:147 %frame_2_load_3 = load i9 %frame_2_addr_2

]]></Node>
<StgValue><ssdm name="frame_2_load_3"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:149 %frame_3_load_3 = load i9 %frame_3_addr_2

]]></Node>
<StgValue><ssdm name="frame_3_load_3"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:150 %frame_4_load_3 = load i9 %frame_4_addr_2

]]></Node>
<StgValue><ssdm name="frame_4_load_3"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:151 %frame_5_load_3 = load i9 %frame_5_addr_2

]]></Node>
<StgValue><ssdm name="frame_5_load_3"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:153 %frame_6_load_3 = load i9 %frame_6_addr_2

]]></Node>
<StgValue><ssdm name="frame_6_load_3"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:154 %frame_7_load_3 = load i9 %frame_7_addr_2

]]></Node>
<StgValue><ssdm name="frame_7_load_3"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:155 %frame_8_load_3 = load i9 %frame_8_addr_2

]]></Node>
<StgValue><ssdm name="frame_8_load_3"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:159 %frame_load_4 = load i9 %frame_addr_4

]]></Node>
<StgValue><ssdm name="frame_load_4"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:160 %frame_1_load_4 = load i9 %frame_1_addr_4

]]></Node>
<StgValue><ssdm name="frame_1_load_4"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:161 %frame_2_load_4 = load i9 %frame_2_addr_4

]]></Node>
<StgValue><ssdm name="frame_2_load_4"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:163 %frame_3_load_4 = load i9 %frame_3_addr_4

]]></Node>
<StgValue><ssdm name="frame_3_load_4"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:164 %frame_4_load_4 = load i9 %frame_4_addr_4

]]></Node>
<StgValue><ssdm name="frame_4_load_4"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:165 %frame_5_load_4 = load i9 %frame_5_addr_4

]]></Node>
<StgValue><ssdm name="frame_5_load_4"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:167 %frame_6_load_4 = load i9 %frame_6_addr_4

]]></Node>
<StgValue><ssdm name="frame_6_load_4"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:168 %frame_7_load_4 = load i9 %frame_7_addr_4

]]></Node>
<StgValue><ssdm name="frame_7_load_4"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:169 %frame_8_load_4 = load i9 %frame_8_addr_4

]]></Node>
<StgValue><ssdm name="frame_8_load_4"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="5">
<![CDATA[
for.inc83:176 %zext_ln45_16 = zext i5 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln45_16"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc83:177 %tmp_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_42, i4 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:178 %add_ln45_8 = add i9 %tmp_39, i9 %zext_ln45_16

]]></Node>
<StgValue><ssdm name="add_ln45_8"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:179 %add_ln45_9 = add i9 %add_ln45_8, i9 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="add_ln45_9"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:180 %zext_ln45_17 = zext i9 %add_ln45_9

]]></Node>
<StgValue><ssdm name="zext_ln45_17"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:181 %frame_addr_5 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_addr_5"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:182 %add_ln45_10 = add i9 %add_ln45_8, i9 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln45_10"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:183 %zext_ln45_18 = zext i9 %add_ln45_10

]]></Node>
<StgValue><ssdm name="zext_ln45_18"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:184 %frame_addr_6 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_addr_6"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:185 %add_ln45_11 = add i9 %add_ln45_8, i9 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="add_ln45_11"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
for.inc83:186 %zext_ln45_19 = zext i9 %add_ln45_11

]]></Node>
<StgValue><ssdm name="zext_ln45_19"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:187 %frame_addr_7 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:188 %frame_1_addr_5 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_1_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:189 %frame_1_addr_6 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_1_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:190 %frame_1_addr_7 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_1_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:191 %frame_2_addr_5 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_2_addr_5"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:192 %frame_2_addr_6 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_2_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:193 %frame_2_addr_7 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_2_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:194 %frame_3_addr_5 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_3_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:195 %frame_3_addr_6 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_3_addr_6"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:196 %frame_3_addr_7 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_3_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:197 %frame_4_addr_5 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_4_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:198 %frame_4_addr_6 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_4_addr_6"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:199 %frame_4_addr_7 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_4_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:200 %frame_5_addr_5 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_5_addr_5"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:201 %frame_5_addr_6 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_5_addr_6"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:202 %frame_5_addr_7 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_5_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:203 %frame_6_addr_5 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_6_addr_5"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:204 %frame_6_addr_6 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_6_addr_6"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:205 %frame_6_addr_7 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_6_addr_7"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:206 %frame_7_addr_5 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_7_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:207 %frame_7_addr_6 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_7_addr_6"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:208 %frame_7_addr_7 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_7_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:209 %frame_8_addr_5 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="frame_8_addr_5"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:210 %frame_8_addr_6 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="frame_8_addr_6"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:211 %frame_8_addr_7 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="frame_8_addr_7"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:212 %frame_load_5 = load i9 %frame_addr_5

]]></Node>
<StgValue><ssdm name="frame_load_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:213 %frame_1_load_5 = load i9 %frame_1_addr_5

]]></Node>
<StgValue><ssdm name="frame_1_load_5"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:214 %frame_2_load_5 = load i9 %frame_2_addr_5

]]></Node>
<StgValue><ssdm name="frame_2_load_5"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:216 %frame_3_load_5 = load i9 %frame_3_addr_5

]]></Node>
<StgValue><ssdm name="frame_3_load_5"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:217 %frame_4_load_5 = load i9 %frame_4_addr_5

]]></Node>
<StgValue><ssdm name="frame_4_load_5"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:218 %frame_5_load_5 = load i9 %frame_5_addr_5

]]></Node>
<StgValue><ssdm name="frame_5_load_5"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:220 %frame_6_load_5 = load i9 %frame_6_addr_5

]]></Node>
<StgValue><ssdm name="frame_6_load_5"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:221 %frame_7_load_5 = load i9 %frame_7_addr_5

]]></Node>
<StgValue><ssdm name="frame_7_load_5"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:222 %frame_8_load_5 = load i9 %frame_8_addr_5

]]></Node>
<StgValue><ssdm name="frame_8_load_5"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:232 %frame_load_6 = load i9 %frame_addr_6

]]></Node>
<StgValue><ssdm name="frame_load_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:233 %frame_1_load_6 = load i9 %frame_1_addr_6

]]></Node>
<StgValue><ssdm name="frame_1_load_6"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:234 %frame_2_load_6 = load i9 %frame_2_addr_6

]]></Node>
<StgValue><ssdm name="frame_2_load_6"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:236 %frame_3_load_6 = load i9 %frame_3_addr_6

]]></Node>
<StgValue><ssdm name="frame_3_load_6"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:237 %frame_4_load_6 = load i9 %frame_4_addr_6

]]></Node>
<StgValue><ssdm name="frame_4_load_6"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:238 %frame_5_load_6 = load i9 %frame_5_addr_6

]]></Node>
<StgValue><ssdm name="frame_5_load_6"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:240 %frame_6_load_6 = load i9 %frame_6_addr_6

]]></Node>
<StgValue><ssdm name="frame_6_load_6"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:241 %frame_7_load_6 = load i9 %frame_7_addr_6

]]></Node>
<StgValue><ssdm name="frame_7_load_6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:242 %frame_8_load_6 = load i9 %frame_8_addr_6

]]></Node>
<StgValue><ssdm name="frame_8_load_6"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:253 %frame_load_7 = load i9 %frame_addr_7

]]></Node>
<StgValue><ssdm name="frame_load_7"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:254 %frame_1_load_7 = load i9 %frame_1_addr_7

]]></Node>
<StgValue><ssdm name="frame_1_load_7"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:255 %frame_2_load_7 = load i9 %frame_2_addr_7

]]></Node>
<StgValue><ssdm name="frame_2_load_7"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:257 %frame_3_load_7 = load i9 %frame_3_addr_7

]]></Node>
<StgValue><ssdm name="frame_3_load_7"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:258 %frame_4_load_7 = load i9 %frame_4_addr_7

]]></Node>
<StgValue><ssdm name="frame_4_load_7"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:259 %frame_5_load_7 = load i9 %frame_5_addr_7

]]></Node>
<StgValue><ssdm name="frame_5_load_7"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:261 %frame_6_load_7 = load i9 %frame_6_addr_7

]]></Node>
<StgValue><ssdm name="frame_6_load_7"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:262 %frame_7_load_7 = load i9 %frame_7_addr_7

]]></Node>
<StgValue><ssdm name="frame_7_load_7"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:263 %frame_8_load_7 = load i9 %frame_8_addr_7

]]></Node>
<StgValue><ssdm name="frame_8_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="256" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:11 %mul_ln51 = mul i12 %zext_ln51, i12 50

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="6">
<![CDATA[
for.inc83:21 %zext_ln51_1 = zext i6 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:22 %add_ln51 = add i12 %mul_ln51, i12 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:77 %frame_load = load i9 %frame_addr_1

]]></Node>
<StgValue><ssdm name="frame_load"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:78 %frame_1_load = load i9 %frame_1_addr_1

]]></Node>
<StgValue><ssdm name="frame_1_load"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:79 %frame_2_load = load i9 %frame_2_addr_1

]]></Node>
<StgValue><ssdm name="frame_2_load"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:80 %tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load, i2 2, i8 %frame_1_load, i2 0, i8 %frame_2_load, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:81 %frame_3_load = load i9 %frame_3_addr_1

]]></Node>
<StgValue><ssdm name="frame_3_load"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:82 %frame_4_load = load i9 %frame_4_addr_1

]]></Node>
<StgValue><ssdm name="frame_4_load"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:83 %frame_5_load = load i9 %frame_5_addr_1

]]></Node>
<StgValue><ssdm name="frame_5_load"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:84 %tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load, i2 2, i8 %frame_4_load, i2 0, i8 %frame_5_load, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:85 %frame_6_load = load i9 %frame_6_addr_1

]]></Node>
<StgValue><ssdm name="frame_6_load"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:86 %frame_7_load = load i9 %frame_7_addr_1

]]></Node>
<StgValue><ssdm name="frame_7_load"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:87 %frame_8_load = load i9 %frame_8_addr_1

]]></Node>
<StgValue><ssdm name="frame_8_load"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:88 %tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load, i2 2, i8 %frame_7_load, i2 0, i8 %frame_8_load, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:89 %tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_1, i2 2, i8 %tmp_2, i2 0, i8 %tmp_3, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:90 %zext_ln45_2 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:91 %frame_load_1 = load i9 %frame_addr

]]></Node>
<StgValue><ssdm name="frame_load_1"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:92 %frame_1_load_1 = load i9 %frame_1_addr

]]></Node>
<StgValue><ssdm name="frame_1_load_1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:93 %frame_2_load_1 = load i9 %frame_2_addr

]]></Node>
<StgValue><ssdm name="frame_2_load_1"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:94 %tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_load_1, i2 1, i8 %frame_1_load_1, i2 2, i8 %frame_2_load_1, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:95 %frame_3_load_1 = load i9 %frame_3_addr

]]></Node>
<StgValue><ssdm name="frame_3_load_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:96 %frame_4_load_1 = load i9 %frame_4_addr

]]></Node>
<StgValue><ssdm name="frame_4_load_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:97 %frame_5_load_1 = load i9 %frame_5_addr

]]></Node>
<StgValue><ssdm name="frame_5_load_1"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:98 %tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_3_load_1, i2 1, i8 %frame_4_load_1, i2 2, i8 %frame_5_load_1, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:99 %frame_6_load_1 = load i9 %frame_6_addr

]]></Node>
<StgValue><ssdm name="frame_6_load_1"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:100 %frame_7_load_1 = load i9 %frame_7_addr

]]></Node>
<StgValue><ssdm name="frame_7_load_1"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:101 %frame_8_load_1 = load i9 %frame_8_addr

]]></Node>
<StgValue><ssdm name="frame_8_load_1"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:102 %tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_6_load_1, i2 1, i8 %frame_7_load_1, i2 2, i8 %frame_8_load_1, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:103 %tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_5, i2 2, i8 %tmp_6, i2 0, i8 %tmp_7, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:104 %zext_ln45_3 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:131 %frame_load_2 = load i9 %frame_addr_3

]]></Node>
<StgValue><ssdm name="frame_load_2"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:132 %frame_1_load_2 = load i9 %frame_1_addr_3

]]></Node>
<StgValue><ssdm name="frame_1_load_2"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:133 %frame_2_load_2 = load i9 %frame_2_addr_3

]]></Node>
<StgValue><ssdm name="frame_2_load_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:134 %tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_2, i2 0, i8 %frame_1_load_2, i2 1, i8 %frame_2_load_2, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:135 %frame_3_load_2 = load i9 %frame_3_addr_3

]]></Node>
<StgValue><ssdm name="frame_3_load_2"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:136 %frame_4_load_2 = load i9 %frame_4_addr_3

]]></Node>
<StgValue><ssdm name="frame_4_load_2"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:137 %frame_5_load_2 = load i9 %frame_5_addr_3

]]></Node>
<StgValue><ssdm name="frame_5_load_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:138 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_2, i2 0, i8 %frame_4_load_2, i2 1, i8 %frame_5_load_2, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:139 %frame_6_load_2 = load i9 %frame_6_addr_3

]]></Node>
<StgValue><ssdm name="frame_6_load_2"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:140 %frame_7_load_2 = load i9 %frame_7_addr_3

]]></Node>
<StgValue><ssdm name="frame_7_load_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:141 %frame_8_load_2 = load i9 %frame_8_addr_3

]]></Node>
<StgValue><ssdm name="frame_8_load_2"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:142 %tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_2, i2 0, i8 %frame_7_load_2, i2 1, i8 %frame_8_load_2, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:143 %tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_9, i2 2, i8 %tmp_s, i2 0, i8 %tmp_10, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:144 %zext_ln45_6 = zext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:145 %frame_load_3 = load i9 %frame_addr_2

]]></Node>
<StgValue><ssdm name="frame_load_3"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:146 %frame_1_load_3 = load i9 %frame_1_addr_2

]]></Node>
<StgValue><ssdm name="frame_1_load_3"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:147 %frame_2_load_3 = load i9 %frame_2_addr_2

]]></Node>
<StgValue><ssdm name="frame_2_load_3"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:148 %tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load_3, i2 2, i8 %frame_1_load_3, i2 0, i8 %frame_2_load_3, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:149 %frame_3_load_3 = load i9 %frame_3_addr_2

]]></Node>
<StgValue><ssdm name="frame_3_load_3"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:150 %frame_4_load_3 = load i9 %frame_4_addr_2

]]></Node>
<StgValue><ssdm name="frame_4_load_3"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:151 %frame_5_load_3 = load i9 %frame_5_addr_2

]]></Node>
<StgValue><ssdm name="frame_5_load_3"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:152 %tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load_3, i2 2, i8 %frame_4_load_3, i2 0, i8 %frame_5_load_3, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:153 %frame_6_load_3 = load i9 %frame_6_addr_2

]]></Node>
<StgValue><ssdm name="frame_6_load_3"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:154 %frame_7_load_3 = load i9 %frame_7_addr_2

]]></Node>
<StgValue><ssdm name="frame_7_load_3"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:155 %frame_8_load_3 = load i9 %frame_8_addr_2

]]></Node>
<StgValue><ssdm name="frame_8_load_3"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:156 %tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load_3, i2 2, i8 %frame_7_load_3, i2 0, i8 %frame_8_load_3, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:157 %tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_12, i2 1, i8 %tmp_13, i2 2, i8 %tmp_14, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:158 %zext_ln45_8 = zext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln45_8"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:159 %frame_load_4 = load i9 %frame_addr_4

]]></Node>
<StgValue><ssdm name="frame_load_4"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:160 %frame_1_load_4 = load i9 %frame_1_addr_4

]]></Node>
<StgValue><ssdm name="frame_1_load_4"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:161 %frame_2_load_4 = load i9 %frame_2_addr_4

]]></Node>
<StgValue><ssdm name="frame_2_load_4"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:162 %tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_4, i2 0, i8 %frame_1_load_4, i2 1, i8 %frame_2_load_4, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:163 %frame_3_load_4 = load i9 %frame_3_addr_4

]]></Node>
<StgValue><ssdm name="frame_3_load_4"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:164 %frame_4_load_4 = load i9 %frame_4_addr_4

]]></Node>
<StgValue><ssdm name="frame_4_load_4"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:165 %frame_5_load_4 = load i9 %frame_5_addr_4

]]></Node>
<StgValue><ssdm name="frame_5_load_4"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:166 %tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_4, i2 0, i8 %frame_4_load_4, i2 1, i8 %frame_5_load_4, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:167 %frame_6_load_4 = load i9 %frame_6_addr_4

]]></Node>
<StgValue><ssdm name="frame_6_load_4"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:168 %frame_7_load_4 = load i9 %frame_7_addr_4

]]></Node>
<StgValue><ssdm name="frame_7_load_4"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:169 %frame_8_load_4 = load i9 %frame_8_addr_4

]]></Node>
<StgValue><ssdm name="frame_8_load_4"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:170 %tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_4, i2 0, i8 %frame_7_load_4, i2 1, i8 %frame_8_load_4, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:171 %tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_16, i2 1, i8 %tmp_17, i2 2, i8 %tmp_18, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:172 %zext_ln42 = zext i8 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:212 %frame_load_5 = load i9 %frame_addr_5

]]></Node>
<StgValue><ssdm name="frame_load_5"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:213 %frame_1_load_5 = load i9 %frame_1_addr_5

]]></Node>
<StgValue><ssdm name="frame_1_load_5"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:214 %frame_2_load_5 = load i9 %frame_2_addr_5

]]></Node>
<StgValue><ssdm name="frame_2_load_5"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:215 %tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load_5, i2 2, i8 %frame_1_load_5, i2 0, i8 %frame_2_load_5, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:216 %frame_3_load_5 = load i9 %frame_3_addr_5

]]></Node>
<StgValue><ssdm name="frame_3_load_5"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:217 %frame_4_load_5 = load i9 %frame_4_addr_5

]]></Node>
<StgValue><ssdm name="frame_4_load_5"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:218 %frame_5_load_5 = load i9 %frame_5_addr_5

]]></Node>
<StgValue><ssdm name="frame_5_load_5"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:219 %tmp_21 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load_5, i2 2, i8 %frame_4_load_5, i2 0, i8 %frame_5_load_5, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:220 %frame_6_load_5 = load i9 %frame_6_addr_5

]]></Node>
<StgValue><ssdm name="frame_6_load_5"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:221 %frame_7_load_5 = load i9 %frame_7_addr_5

]]></Node>
<StgValue><ssdm name="frame_7_load_5"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:222 %frame_8_load_5 = load i9 %frame_8_addr_5

]]></Node>
<StgValue><ssdm name="frame_8_load_5"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:223 %tmp_22 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load_5, i2 2, i8 %frame_7_load_5, i2 0, i8 %frame_8_load_5, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:224 %tmp_23 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_20, i2 0, i8 %tmp_21, i2 1, i8 %tmp_22, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="8">
<![CDATA[
for.inc83:225 %tmp_23_cast6 = zext i8 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_23_cast6"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="8">
<![CDATA[
for.inc83:226 %tmp_23_cast = zext i8 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:227 %tmp2 = sub i9 %zext_ln42, i9 %zext_ln45_8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc83:228 %tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="10">
<![CDATA[
for.inc83:229 %sext_ln45 = sext i10 %tmp_40

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:230 %sub_ln45 = sub i9 %zext_ln45_6, i9 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="sub_ln45"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="9">
<![CDATA[
for.inc83:231 %sext_ln42 = sext i9 %sub_ln45

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:232 %frame_load_6 = load i9 %frame_addr_6

]]></Node>
<StgValue><ssdm name="frame_load_6"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:233 %frame_1_load_6 = load i9 %frame_1_addr_6

]]></Node>
<StgValue><ssdm name="frame_1_load_6"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:234 %frame_2_load_6 = load i9 %frame_2_addr_6

]]></Node>
<StgValue><ssdm name="frame_2_load_6"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:235 %tmp_24 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_load_6, i2 1, i8 %frame_1_load_6, i2 2, i8 %frame_2_load_6, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:236 %frame_3_load_6 = load i9 %frame_3_addr_6

]]></Node>
<StgValue><ssdm name="frame_3_load_6"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:237 %frame_4_load_6 = load i9 %frame_4_addr_6

]]></Node>
<StgValue><ssdm name="frame_4_load_6"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:238 %frame_5_load_6 = load i9 %frame_5_addr_6

]]></Node>
<StgValue><ssdm name="frame_5_load_6"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:239 %tmp_25 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_3_load_6, i2 1, i8 %frame_4_load_6, i2 2, i8 %frame_5_load_6, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:240 %frame_6_load_6 = load i9 %frame_6_addr_6

]]></Node>
<StgValue><ssdm name="frame_6_load_6"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:241 %frame_7_load_6 = load i9 %frame_7_addr_6

]]></Node>
<StgValue><ssdm name="frame_7_load_6"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:242 %frame_8_load_6 = load i9 %frame_8_addr_6

]]></Node>
<StgValue><ssdm name="frame_8_load_6"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:243 %tmp_26 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_6_load_6, i2 1, i8 %frame_7_load_6, i2 2, i8 %frame_8_load_6, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:244 %tmp_27 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_24, i2 0, i8 %tmp_25, i2 1, i8 %tmp_26, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8">
<![CDATA[
for.inc83:245 %tmp_27_cast = zext i8 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:246 %tmp = sub i9 %tmp_27_cast, i9 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc83:247 %tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="10">
<![CDATA[
for.inc83:248 %sext_ln46 = sext i10 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc83:249 %add_ln46 = add i9 %zext_ln45_6, i9 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="9">
<![CDATA[
for.inc83:250 %zext_ln46 = zext i9 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc83:251 %sub_ln46 = sub i10 %tmp_23_cast, i10 %zext_ln46

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="10">
<![CDATA[
for.inc83:252 %sext_ln45_1 = sext i10 %sub_ln46

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:253 %frame_load_7 = load i9 %frame_addr_7

]]></Node>
<StgValue><ssdm name="frame_load_7"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:254 %frame_1_load_7 = load i9 %frame_1_addr_7

]]></Node>
<StgValue><ssdm name="frame_1_load_7"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:255 %frame_2_load_7 = load i9 %frame_2_addr_7

]]></Node>
<StgValue><ssdm name="frame_2_load_7"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:256 %tmp_28 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_7, i2 0, i8 %frame_1_load_7, i2 1, i8 %frame_2_load_7, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:257 %frame_3_load_7 = load i9 %frame_3_addr_7

]]></Node>
<StgValue><ssdm name="frame_3_load_7"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:258 %frame_4_load_7 = load i9 %frame_4_addr_7

]]></Node>
<StgValue><ssdm name="frame_4_load_7"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:259 %frame_5_load_7 = load i9 %frame_5_addr_7

]]></Node>
<StgValue><ssdm name="frame_5_load_7"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:260 %tmp_29 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_7, i2 0, i8 %frame_4_load_7, i2 1, i8 %frame_5_load_7, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:261 %frame_6_load_7 = load i9 %frame_6_addr_7

]]></Node>
<StgValue><ssdm name="frame_6_load_7"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:262 %frame_7_load_7 = load i9 %frame_7_addr_7

]]></Node>
<StgValue><ssdm name="frame_7_load_7"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="9">
<![CDATA[
for.inc83:263 %frame_8_load_7 = load i9 %frame_8_addr_7

]]></Node>
<StgValue><ssdm name="frame_8_load_7"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:264 %tmp_30 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_7, i2 0, i8 %frame_7_load_7, i2 1, i8 %frame_8_load_7, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc83:265 %tmp_31 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_28, i2 0, i8 %tmp_29, i2 1, i8 %tmp_30, i8 0, i2 %trunc_ln40

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="8">
<![CDATA[
for.inc83:266 %zext_ln45_20 = zext i8 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln45_20"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:267 %add_ln45 = add i11 %sext_ln42, i11 %sext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:268 %px_2 = sub i11 %add_ln45, i11 %tmp_23_cast6

]]></Node>
<StgValue><ssdm name="px_2"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:269 %px = add i11 %px_2, i11 %zext_ln45_20

]]></Node>
<StgValue><ssdm name="px"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="11">
<![CDATA[
for.inc83:270 %sext_ln46_1 = sext i11 %px

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:271 %add_ln46_1 = add i11 %sext_ln46, i11 %zext_ln45_20

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:272 %py = add i11 %add_ln46_1, i11 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="py"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
for.inc83:273 %sext_ln42_1 = sext i11 %py

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc83:274 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln46_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:275 %sub_ln49 = sub i11 0, i11 %px

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc83:276 %select_ln49 = select i1 %tmp_43, i11 %sub_ln49, i11 %px

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="11">
<![CDATA[
for.inc83:277 %sext_ln49 = sext i11 %select_ln49

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc83:278 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln42_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:279 %sub_ln49_1 = sub i11 0, i11 %py

]]></Node>
<StgValue><ssdm name="sub_ln49_1"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc83:280 %select_ln49_1 = select i1 %tmp_44, i11 %sub_ln49_1, i11 %py

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="11">
<![CDATA[
for.inc83:281 %sext_ln49_1 = sext i11 %select_ln49_1

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:282 %add_ln49 = add i11 %select_ln49, i11 %select_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:283 %magnitude = add i12 %sext_ln49, i12 %sext_ln49_1

]]></Node>
<StgValue><ssdm name="magnitude"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83:284 %tmp_45 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %magnitude, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="11">
<![CDATA[
for.inc83:286 %trunc_ln51 = trunc i11 %add_ln49

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0">
<![CDATA[
for.body95.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_3_VITIS_LOOP_41_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc83:22 %add_ln51 = add i12 %mul_ln51, i12 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
for.inc83:23 %zext_ln51_2 = zext i12 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83:24 %output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83:25 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83:285 %icmp_ln51 = icmp_sgt  i4 %tmp_45, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83:287 %select_ln51 = select i1 %icmp_ln51, i8 255, i8 %trunc_ln51

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc83:288 %store_ln51 = store i8 %select_ln51, i12 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
for.inc83:292 %br_ln41 = br void %VITIS_LOOP_43_5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
