Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3cc4e0117074b2fa379964a5ba9112e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TwoWay3Bit_MUXSim_behav xil_defaultlib.TwoWay3Bit_MUXSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.TwoWay3Bit_MUX [twoway3bit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.twoway3bit_muxsim
Built simulation snapshot TwoWay3Bit_MUXSim_behav
