
Teltail.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00015a60  00002000  00002000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000014c  20000000  00017a60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f1c  20000150  00017bb0  0002014c  2**4
                  ALLOC
  3 .stack        00002004  2000106c  00018acc  0002014c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020174  2**0
                  CONTENTS, READONLY
  6 .debug_info   00053226  00000000  00000000  000201cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004fd1  00000000  00000000  000733f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006313  00000000  00000000  000783c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010e0  00000000  00000000  0007e6d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f80  00000000  00000000  0007f7b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00009c15  00000000  00000000  00080737  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00014b1e  00000000  00000000  0008a34c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009132b  00000000  00000000  0009ee6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004298  00000000  00000000  00130198  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <exception_table>:
    2000:	70 30 00 20 2d 8a 00 00 25 8b 00 00 25 8b 00 00     p0. -...%...%...
	...
    202c:	25 8b 00 00 00 00 00 00 00 00 00 00 25 8b 00 00     %...........%...
    203c:	25 8b 00 00 25 8b 00 00 25 8b 00 00 25 8b 00 00     %...%...%...%...
    204c:	25 8b 00 00 25 8b 00 00 25 8b 00 00 0d 29 00 00     %...%...%....)..
    205c:	25 8b 00 00 25 8b 00 00 4d 71 00 00 65 71 00 00     %...%...Mq..eq..
    206c:	7d 71 00 00 95 71 00 00 ad 71 00 00 c5 71 00 00     }q...q...q...q..
    207c:	5d 30 00 00 71 30 00 00 85 30 00 00 15 31 00 00     ]0..q0...0...1..
    208c:	29 31 00 00 3d 31 00 00 00 00 00 00 00 00 00 00     )1..=1..........
    209c:	25 8b 00 00 25 8b 00 00 25 8b 00 00 25 8b 00 00     %...%...%...%...
    20ac:	25 8b 00 00 00 00 00 00                             %.......

000020b4 <__do_global_dtors_aux>:
    20b4:	b510      	push	{r4, lr}
    20b6:	4c06      	ldr	r4, [pc, #24]	; (20d0 <__do_global_dtors_aux+0x1c>)
    20b8:	7823      	ldrb	r3, [r4, #0]
    20ba:	2b00      	cmp	r3, #0
    20bc:	d107      	bne.n	20ce <__do_global_dtors_aux+0x1a>
    20be:	4b05      	ldr	r3, [pc, #20]	; (20d4 <__do_global_dtors_aux+0x20>)
    20c0:	2b00      	cmp	r3, #0
    20c2:	d002      	beq.n	20ca <__do_global_dtors_aux+0x16>
    20c4:	4804      	ldr	r0, [pc, #16]	; (20d8 <__do_global_dtors_aux+0x24>)
    20c6:	e000      	b.n	20ca <__do_global_dtors_aux+0x16>
    20c8:	bf00      	nop
    20ca:	2301      	movs	r3, #1
    20cc:	7023      	strb	r3, [r4, #0]
    20ce:	bd10      	pop	{r4, pc}
    20d0:	20000150 	.word	0x20000150
    20d4:	00000000 	.word	0x00000000
    20d8:	00017a60 	.word	0x00017a60

000020dc <frame_dummy>:
    20dc:	4b08      	ldr	r3, [pc, #32]	; (2100 <frame_dummy+0x24>)
    20de:	b510      	push	{r4, lr}
    20e0:	2b00      	cmp	r3, #0
    20e2:	d003      	beq.n	20ec <frame_dummy+0x10>
    20e4:	4907      	ldr	r1, [pc, #28]	; (2104 <frame_dummy+0x28>)
    20e6:	4808      	ldr	r0, [pc, #32]	; (2108 <frame_dummy+0x2c>)
    20e8:	e000      	b.n	20ec <frame_dummy+0x10>
    20ea:	bf00      	nop
    20ec:	4807      	ldr	r0, [pc, #28]	; (210c <frame_dummy+0x30>)
    20ee:	6803      	ldr	r3, [r0, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d100      	bne.n	20f6 <frame_dummy+0x1a>
    20f4:	bd10      	pop	{r4, pc}
    20f6:	4b06      	ldr	r3, [pc, #24]	; (2110 <frame_dummy+0x34>)
    20f8:	2b00      	cmp	r3, #0
    20fa:	d0fb      	beq.n	20f4 <frame_dummy+0x18>
    20fc:	4798      	blx	r3
    20fe:	e7f9      	b.n	20f4 <frame_dummy+0x18>
    2100:	00000000 	.word	0x00000000
    2104:	20000154 	.word	0x20000154
    2108:	00017a60 	.word	0x00017a60
    210c:	00017a60 	.word	0x00017a60
    2110:	00000000 	.word	0x00000000

00002114 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    2114:	b580      	push	{r7, lr}
    2116:	b082      	sub	sp, #8
    2118:	af00      	add	r7, sp, #0
    211a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	2200      	movs	r2, #0
    2120:	701a      	strb	r2, [r3, #0]
}
    2122:	46c0      	nop			; (mov r8, r8)
    2124:	46bd      	mov	sp, r7
    2126:	b002      	add	sp, #8
    2128:	bd80      	pop	{r7, pc}
	...

0000212c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    212c:	b580      	push	{r7, lr}
    212e:	b082      	sub	sp, #8
    2130:	af00      	add	r7, sp, #0
    2132:	0002      	movs	r2, r0
    2134:	6039      	str	r1, [r7, #0]
    2136:	1dfb      	adds	r3, r7, #7
    2138:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    213a:	1dfb      	adds	r3, r7, #7
    213c:	781b      	ldrb	r3, [r3, #0]
    213e:	2b01      	cmp	r3, #1
    2140:	d00a      	beq.n	2158 <system_apb_clock_set_mask+0x2c>
    2142:	2b02      	cmp	r3, #2
    2144:	d00f      	beq.n	2166 <system_apb_clock_set_mask+0x3a>
    2146:	2b00      	cmp	r3, #0
    2148:	d114      	bne.n	2174 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    214a:	4b0e      	ldr	r3, [pc, #56]	; (2184 <system_apb_clock_set_mask+0x58>)
    214c:	4a0d      	ldr	r2, [pc, #52]	; (2184 <system_apb_clock_set_mask+0x58>)
    214e:	6991      	ldr	r1, [r2, #24]
    2150:	683a      	ldr	r2, [r7, #0]
    2152:	430a      	orrs	r2, r1
    2154:	619a      	str	r2, [r3, #24]
			break;
    2156:	e00f      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    2158:	4b0a      	ldr	r3, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215a:	4a0a      	ldr	r2, [pc, #40]	; (2184 <system_apb_clock_set_mask+0x58>)
    215c:	69d1      	ldr	r1, [r2, #28]
    215e:	683a      	ldr	r2, [r7, #0]
    2160:	430a      	orrs	r2, r1
    2162:	61da      	str	r2, [r3, #28]
			break;
    2164:	e008      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2166:	4b07      	ldr	r3, [pc, #28]	; (2184 <system_apb_clock_set_mask+0x58>)
    2168:	4a06      	ldr	r2, [pc, #24]	; (2184 <system_apb_clock_set_mask+0x58>)
    216a:	6a11      	ldr	r1, [r2, #32]
    216c:	683a      	ldr	r2, [r7, #0]
    216e:	430a      	orrs	r2, r1
    2170:	621a      	str	r2, [r3, #32]
			break;
    2172:	e001      	b.n	2178 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2174:	2317      	movs	r3, #23
    2176:	e000      	b.n	217a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    2178:	2300      	movs	r3, #0
}
    217a:	0018      	movs	r0, r3
    217c:	46bd      	mov	sp, r7
    217e:	b002      	add	sp, #8
    2180:	bd80      	pop	{r7, pc}
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	40000400 	.word	0x40000400

00002188 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2188:	b580      	push	{r7, lr}
    218a:	b082      	sub	sp, #8
    218c:	af00      	add	r7, sp, #0
    218e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	2280      	movs	r2, #128	; 0x80
    2194:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2196:	687b      	ldr	r3, [r7, #4]
    2198:	2200      	movs	r2, #0
    219a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    219c:	687b      	ldr	r3, [r7, #4]
    219e:	2201      	movs	r2, #1
    21a0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    21a2:	687b      	ldr	r3, [r7, #4]
    21a4:	2200      	movs	r2, #0
    21a6:	70da      	strb	r2, [r3, #3]
}
    21a8:	46c0      	nop			; (mov r8, r8)
    21aa:	46bd      	mov	sp, r7
    21ac:	b002      	add	sp, #8
    21ae:	bd80      	pop	{r7, pc}

000021b0 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    21b0:	b580      	push	{r7, lr}
    21b2:	b082      	sub	sp, #8
    21b4:	af00      	add	r7, sp, #0
    21b6:	0002      	movs	r2, r0
    21b8:	1dfb      	adds	r3, r7, #7
    21ba:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    21bc:	1dfb      	adds	r3, r7, #7
    21be:	781b      	ldrb	r3, [r3, #0]
    21c0:	2b00      	cmp	r3, #0
    21c2:	d002      	beq.n	21ca <system_voltage_reference_enable+0x1a>
    21c4:	2b01      	cmp	r3, #1
    21c6:	d007      	beq.n	21d8 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    21c8:	e00d      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    21ca:	4b08      	ldr	r3, [pc, #32]	; (21ec <system_voltage_reference_enable+0x3c>)
    21cc:	4a07      	ldr	r2, [pc, #28]	; (21ec <system_voltage_reference_enable+0x3c>)
    21ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21d0:	2102      	movs	r1, #2
    21d2:	430a      	orrs	r2, r1
    21d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21d6:	e006      	b.n	21e6 <system_voltage_reference_enable+0x36>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    21d8:	4b04      	ldr	r3, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21da:	4a04      	ldr	r2, [pc, #16]	; (21ec <system_voltage_reference_enable+0x3c>)
    21dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
    21de:	2104      	movs	r1, #4
    21e0:	430a      	orrs	r2, r1
    21e2:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    21e4:	46c0      	nop			; (mov r8, r8)
	}
}
    21e6:	46bd      	mov	sp, r7
    21e8:	b002      	add	sp, #8
    21ea:	bd80      	pop	{r7, pc}
    21ec:	40000800 	.word	0x40000800

000021f0 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    21f0:	b580      	push	{r7, lr}
    21f2:	b084      	sub	sp, #16
    21f4:	af00      	add	r7, sp, #0
    21f6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	681b      	ldr	r3, [r3, #0]
    21fc:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    21fe:	68fb      	ldr	r3, [r7, #12]
    2200:	7e5b      	ldrb	r3, [r3, #25]
    2202:	b2db      	uxtb	r3, r3
    2204:	b25b      	sxtb	r3, r3
    2206:	2b00      	cmp	r3, #0
    2208:	da01      	bge.n	220e <adc_is_syncing+0x1e>
		return true;
    220a:	2301      	movs	r3, #1
    220c:	e000      	b.n	2210 <adc_is_syncing+0x20>
	}

	return false;
    220e:	2300      	movs	r3, #0
}
    2210:	0018      	movs	r0, r3
    2212:	46bd      	mov	sp, r7
    2214:	b004      	add	sp, #16
    2216:	bd80      	pop	{r7, pc}

00002218 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    2218:	b580      	push	{r7, lr}
    221a:	b082      	sub	sp, #8
    221c:	af00      	add	r7, sp, #0
    221e:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    2220:	687b      	ldr	r3, [r7, #4]
    2222:	2200      	movs	r2, #0
    2224:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    2226:	687b      	ldr	r3, [r7, #4]
    2228:	2200      	movs	r2, #0
    222a:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    222c:	687b      	ldr	r3, [r7, #4]
    222e:	2200      	movs	r2, #0
    2230:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    2232:	687b      	ldr	r3, [r7, #4]
    2234:	2200      	movs	r2, #0
    2236:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    2238:	687b      	ldr	r3, [r7, #4]
    223a:	2200      	movs	r2, #0
    223c:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    223e:	687b      	ldr	r3, [r7, #4]
    2240:	2200      	movs	r2, #0
    2242:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    2244:	687b      	ldr	r3, [r7, #4]
    2246:	2200      	movs	r2, #0
    2248:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    224a:	687b      	ldr	r3, [r7, #4]
    224c:	2200      	movs	r2, #0
    224e:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    2250:	687b      	ldr	r3, [r7, #4]
    2252:	2200      	movs	r2, #0
    2254:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    2256:	687b      	ldr	r3, [r7, #4]
    2258:	22c0      	movs	r2, #192	; 0xc0
    225a:	0152      	lsls	r2, r2, #5
    225c:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    225e:	687b      	ldr	r3, [r7, #4]
    2260:	2200      	movs	r2, #0
    2262:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	2200      	movs	r2, #0
    2268:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	2200      	movs	r2, #0
    226e:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    2270:	687b      	ldr	r3, [r7, #4]
    2272:	2200      	movs	r2, #0
    2274:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	2200      	movs	r2, #0
    227a:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	222a      	movs	r2, #42	; 0x2a
    2280:	2100      	movs	r1, #0
    2282:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	2200      	movs	r2, #0
    2288:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	2200      	movs	r2, #0
    228e:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    2290:	687b      	ldr	r3, [r7, #4]
    2292:	2224      	movs	r2, #36	; 0x24
    2294:	2100      	movs	r1, #0
    2296:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    2298:	687b      	ldr	r3, [r7, #4]
    229a:	2200      	movs	r2, #0
    229c:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	2200      	movs	r2, #0
    22a2:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    22a4:	687b      	ldr	r3, [r7, #4]
    22a6:	2200      	movs	r2, #0
    22a8:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    22aa:	687b      	ldr	r3, [r7, #4]
    22ac:	222b      	movs	r2, #43	; 0x2b
    22ae:	2100      	movs	r1, #0
    22b0:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	222c      	movs	r2, #44	; 0x2c
    22b6:	2100      	movs	r1, #0
    22b8:	5499      	strb	r1, [r3, r2]
}
    22ba:	46c0      	nop			; (mov r8, r8)
    22bc:	46bd      	mov	sp, r7
    22be:	b002      	add	sp, #8
    22c0:	bd80      	pop	{r7, pc}
	...

000022c4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    22c4:	b580      	push	{r7, lr}
    22c6:	b098      	sub	sp, #96	; 0x60
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    22cc:	230c      	movs	r3, #12
    22ce:	18fa      	adds	r2, r7, r3
    22d0:	4b15      	ldr	r3, [pc, #84]	; (2328 <_adc_configure_ain_pin+0x64>)
    22d2:	0010      	movs	r0, r2
    22d4:	0019      	movs	r1, r3
    22d6:	2350      	movs	r3, #80	; 0x50
    22d8:	001a      	movs	r2, r3
    22da:	4b14      	ldr	r3, [pc, #80]	; (232c <_adc_configure_ain_pin+0x68>)
    22dc:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    22de:	4b14      	ldr	r3, [pc, #80]	; (2330 <_adc_configure_ain_pin+0x6c>)
    22e0:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	2b13      	cmp	r3, #19
    22e6:	d81a      	bhi.n	231e <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    22e8:	230c      	movs	r3, #12
    22ea:	18fb      	adds	r3, r7, r3
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	0092      	lsls	r2, r2, #2
    22f0:	58d3      	ldr	r3, [r2, r3]
    22f2:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    22f4:	2308      	movs	r3, #8
    22f6:	18fb      	adds	r3, r7, r3
    22f8:	0018      	movs	r0, r3
    22fa:	4b0e      	ldr	r3, [pc, #56]	; (2334 <_adc_configure_ain_pin+0x70>)
    22fc:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    22fe:	2308      	movs	r3, #8
    2300:	18fb      	adds	r3, r7, r3
    2302:	2200      	movs	r2, #0
    2304:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    2306:	2308      	movs	r3, #8
    2308:	18fb      	adds	r3, r7, r3
    230a:	2201      	movs	r2, #1
    230c:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    230e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    2310:	b2db      	uxtb	r3, r3
    2312:	2208      	movs	r2, #8
    2314:	18ba      	adds	r2, r7, r2
    2316:	0011      	movs	r1, r2
    2318:	0018      	movs	r0, r3
    231a:	4b07      	ldr	r3, [pc, #28]	; (2338 <_adc_configure_ain_pin+0x74>)
    231c:	4798      	blx	r3
	}
}
    231e:	46c0      	nop			; (mov r8, r8)
    2320:	46bd      	mov	sp, r7
    2322:	b018      	add	sp, #96	; 0x60
    2324:	bd80      	pop	{r7, pc}
    2326:	46c0      	nop			; (mov r8, r8)
    2328:	000170c8 	.word	0x000170c8
    232c:	000170a5 	.word	0x000170a5
    2330:	0000ffff 	.word	0x0000ffff
    2334:	00002189 	.word	0x00002189
    2338:	00007f11 	.word	0x00007f11

0000233c <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    233c:	b5f0      	push	{r4, r5, r6, r7, lr}
    233e:	b089      	sub	sp, #36	; 0x24
    2340:	af00      	add	r7, sp, #0
    2342:	6078      	str	r0, [r7, #4]
    2344:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    2346:	231f      	movs	r3, #31
    2348:	18fb      	adds	r3, r7, r3
    234a:	2200      	movs	r2, #0
    234c:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    234e:	2310      	movs	r3, #16
    2350:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2352:	2317      	movs	r3, #23
    2354:	18fb      	adds	r3, r7, r3
    2356:	2200      	movs	r2, #0
    2358:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2360:	230c      	movs	r3, #12
    2362:	18fb      	adds	r3, r7, r3
    2364:	0018      	movs	r0, r3
    2366:	4bce      	ldr	r3, [pc, #824]	; (26a0 <_adc_set_config+0x364>)
    2368:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    236a:	683b      	ldr	r3, [r7, #0]
    236c:	781a      	ldrb	r2, [r3, #0]
    236e:	230c      	movs	r3, #12
    2370:	18fb      	adds	r3, r7, r3
    2372:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2374:	230c      	movs	r3, #12
    2376:	18fb      	adds	r3, r7, r3
    2378:	0019      	movs	r1, r3
    237a:	201e      	movs	r0, #30
    237c:	4bc9      	ldr	r3, [pc, #804]	; (26a4 <_adc_set_config+0x368>)
    237e:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    2380:	201e      	movs	r0, #30
    2382:	4bc9      	ldr	r3, [pc, #804]	; (26a8 <_adc_set_config+0x36c>)
    2384:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    2386:	683b      	ldr	r3, [r7, #0]
    2388:	222c      	movs	r2, #44	; 0x2c
    238a:	5c9b      	ldrb	r3, [r3, r2]
    238c:	2b00      	cmp	r3, #0
    238e:	d040      	beq.n	2412 <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    2390:	2316      	movs	r3, #22
    2392:	18fb      	adds	r3, r7, r3
    2394:	683a      	ldr	r2, [r7, #0]
    2396:	212b      	movs	r1, #43	; 0x2b
    2398:	5c52      	ldrb	r2, [r2, r1]
    239a:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    239c:	683b      	ldr	r3, [r7, #0]
    239e:	7b19      	ldrb	r1, [r3, #12]
		uint8_t start_pin =
    23a0:	2315      	movs	r3, #21
    23a2:	18fb      	adds	r3, r7, r3
    23a4:	2216      	movs	r2, #22
    23a6:	18ba      	adds	r2, r7, r2
    23a8:	7812      	ldrb	r2, [r2, #0]
    23aa:	188a      	adds	r2, r1, r2
    23ac:	701a      	strb	r2, [r3, #0]
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    23ae:	683b      	ldr	r3, [r7, #0]
    23b0:	222c      	movs	r2, #44	; 0x2c
    23b2:	5c99      	ldrb	r1, [r3, r2]
		uint8_t end_pin =
    23b4:	230f      	movs	r3, #15
    23b6:	18fb      	adds	r3, r7, r3
    23b8:	2215      	movs	r2, #21
    23ba:	18ba      	adds	r2, r7, r2
    23bc:	7812      	ldrb	r2, [r2, #0]
    23be:	188a      	adds	r2, r1, r2
    23c0:	701a      	strb	r2, [r3, #0]

		while (start_pin < end_pin) {
    23c2:	e018      	b.n	23f6 <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    23c4:	2316      	movs	r3, #22
    23c6:	18fb      	adds	r3, r7, r3
    23c8:	781b      	ldrb	r3, [r3, #0]
    23ca:	220f      	movs	r2, #15
    23cc:	4013      	ands	r3, r2
    23ce:	683a      	ldr	r2, [r7, #0]
    23d0:	7b12      	ldrb	r2, [r2, #12]
    23d2:	189b      	adds	r3, r3, r2
    23d4:	0018      	movs	r0, r3
    23d6:	4bb5      	ldr	r3, [pc, #724]	; (26ac <_adc_set_config+0x370>)
    23d8:	4798      	blx	r3
			start_pin++;
    23da:	2315      	movs	r3, #21
    23dc:	18fb      	adds	r3, r7, r3
    23de:	781a      	ldrb	r2, [r3, #0]
    23e0:	2315      	movs	r3, #21
    23e2:	18fb      	adds	r3, r7, r3
    23e4:	3201      	adds	r2, #1
    23e6:	701a      	strb	r2, [r3, #0]
			offset++;
    23e8:	2316      	movs	r3, #22
    23ea:	18fb      	adds	r3, r7, r3
    23ec:	781a      	ldrb	r2, [r3, #0]
    23ee:	2316      	movs	r3, #22
    23f0:	18fb      	adds	r3, r7, r3
    23f2:	3201      	adds	r2, #1
    23f4:	701a      	strb	r2, [r3, #0]
		while (start_pin < end_pin) {
    23f6:	2315      	movs	r3, #21
    23f8:	18fa      	adds	r2, r7, r3
    23fa:	230f      	movs	r3, #15
    23fc:	18fb      	adds	r3, r7, r3
    23fe:	7812      	ldrb	r2, [r2, #0]
    2400:	781b      	ldrb	r3, [r3, #0]
    2402:	429a      	cmp	r2, r3
    2404:	d3de      	bcc.n	23c4 <_adc_set_config+0x88>
		}
		_adc_configure_ain_pin(config->negative_input);
    2406:	683b      	ldr	r3, [r7, #0]
    2408:	89db      	ldrh	r3, [r3, #14]
    240a:	0018      	movs	r0, r3
    240c:	4ba7      	ldr	r3, [pc, #668]	; (26ac <_adc_set_config+0x370>)
    240e:	4798      	blx	r3
    2410:	e009      	b.n	2426 <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    2412:	683b      	ldr	r3, [r7, #0]
    2414:	7b1b      	ldrb	r3, [r3, #12]
    2416:	0018      	movs	r0, r3
    2418:	4ba4      	ldr	r3, [pc, #656]	; (26ac <_adc_set_config+0x370>)
    241a:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    241c:	683b      	ldr	r3, [r7, #0]
    241e:	89db      	ldrh	r3, [r3, #14]
    2420:	0018      	movs	r0, r3
    2422:	4ba2      	ldr	r3, [pc, #648]	; (26ac <_adc_set_config+0x370>)
    2424:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    2426:	683b      	ldr	r3, [r7, #0]
    2428:	7d5b      	ldrb	r3, [r3, #21]
    242a:	009b      	lsls	r3, r3, #2
    242c:	b2da      	uxtb	r2, r3
    242e:	693b      	ldr	r3, [r7, #16]
    2430:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2432:	683b      	ldr	r3, [r7, #0]
    2434:	7d9b      	ldrb	r3, [r3, #22]
    2436:	01db      	lsls	r3, r3, #7
    2438:	b25a      	sxtb	r2, r3
			(config->reference);
    243a:	683b      	ldr	r3, [r7, #0]
    243c:	785b      	ldrb	r3, [r3, #1]
    243e:	b25b      	sxtb	r3, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    2440:	4313      	orrs	r3, r2
    2442:	b25b      	sxtb	r3, r3
    2444:	b2da      	uxtb	r2, r3
	adc_module->REFCTRL.reg =
    2446:	693b      	ldr	r3, [r7, #16]
    2448:	705a      	strb	r2, [r3, #1]

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    244a:	683b      	ldr	r3, [r7, #0]
    244c:	791b      	ldrb	r3, [r3, #4]
    244e:	2b34      	cmp	r3, #52	; 0x34
    2450:	d846      	bhi.n	24e0 <_adc_set_config+0x1a4>
    2452:	009a      	lsls	r2, r3, #2
    2454:	4b96      	ldr	r3, [pc, #600]	; (26b0 <_adc_set_config+0x374>)
    2456:	18d3      	adds	r3, r2, r3
    2458:	681b      	ldr	r3, [r3, #0]
    245a:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    245c:	231f      	movs	r3, #31
    245e:	18fb      	adds	r3, r7, r3
    2460:	683a      	ldr	r2, [r7, #0]
    2462:	7c52      	ldrb	r2, [r2, #17]
    2464:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    2466:	2317      	movs	r3, #23
    2468:	18fb      	adds	r3, r7, r3
    246a:	683a      	ldr	r2, [r7, #0]
    246c:	7c12      	ldrb	r2, [r2, #16]
    246e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2470:	2310      	movs	r3, #16
    2472:	61bb      	str	r3, [r7, #24]
		break;
    2474:	e036      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    2476:	231f      	movs	r3, #31
    2478:	18fb      	adds	r3, r7, r3
    247a:	2201      	movs	r2, #1
    247c:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    247e:	2317      	movs	r3, #23
    2480:	18fb      	adds	r3, r7, r3
    2482:	2202      	movs	r2, #2
    2484:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2486:	2310      	movs	r3, #16
    2488:	61bb      	str	r3, [r7, #24]
		break;
    248a:	e02b      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    248c:	231f      	movs	r3, #31
    248e:	18fb      	adds	r3, r7, r3
    2490:	2202      	movs	r2, #2
    2492:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    2494:	2317      	movs	r3, #23
    2496:	18fb      	adds	r3, r7, r3
    2498:	2204      	movs	r2, #4
    249a:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    249c:	2310      	movs	r3, #16
    249e:	61bb      	str	r3, [r7, #24]
		break;
    24a0:	e020      	b.n	24e4 <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    24a2:	231f      	movs	r3, #31
    24a4:	18fb      	adds	r3, r7, r3
    24a6:	2201      	movs	r2, #1
    24a8:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    24aa:	2317      	movs	r3, #23
    24ac:	18fb      	adds	r3, r7, r3
    24ae:	2206      	movs	r2, #6
    24b0:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24b2:	2310      	movs	r3, #16
    24b4:	61bb      	str	r3, [r7, #24]
		break;
    24b6:	e015      	b.n	24e4 <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    24b8:	231f      	movs	r3, #31
    24ba:	18fb      	adds	r3, r7, r3
    24bc:	2200      	movs	r2, #0
    24be:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    24c0:	2317      	movs	r3, #23
    24c2:	18fb      	adds	r3, r7, r3
    24c4:	2208      	movs	r2, #8
    24c6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    24c8:	2310      	movs	r3, #16
    24ca:	61bb      	str	r3, [r7, #24]
		break;
    24cc:	e00a      	b.n	24e4 <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    24ce:	2330      	movs	r3, #48	; 0x30
    24d0:	61bb      	str	r3, [r7, #24]
		break;
    24d2:	e007      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    24d4:	2320      	movs	r3, #32
    24d6:	61bb      	str	r3, [r7, #24]
		break;
    24d8:	e004      	b.n	24e4 <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    24da:	2300      	movs	r3, #0
    24dc:	61bb      	str	r3, [r7, #24]
		break;
    24de:	e001      	b.n	24e4 <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    24e0:	2317      	movs	r3, #23
    24e2:	e1ae      	b.n	2842 <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    24e4:	231f      	movs	r3, #31
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	781b      	ldrb	r3, [r3, #0]
    24ea:	011b      	lsls	r3, r3, #4
    24ec:	b2db      	uxtb	r3, r3
    24ee:	2270      	movs	r2, #112	; 0x70
    24f0:	4013      	ands	r3, r2
    24f2:	b2da      	uxtb	r2, r3
    24f4:	2317      	movs	r3, #23
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	781b      	ldrb	r3, [r3, #0]
    24fa:	4313      	orrs	r3, r2
    24fc:	b2da      	uxtb	r2, r3
    24fe:	693b      	ldr	r3, [r7, #16]
    2500:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    2502:	683b      	ldr	r3, [r7, #0]
    2504:	7ddb      	ldrb	r3, [r3, #23]
    2506:	2b3f      	cmp	r3, #63	; 0x3f
    2508:	d901      	bls.n	250e <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    250a:	2317      	movs	r3, #23
    250c:	e199      	b.n	2842 <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    250e:	683b      	ldr	r3, [r7, #0]
    2510:	7dda      	ldrb	r2, [r3, #23]
		adc_module->SAMPCTRL.reg =
    2512:	693b      	ldr	r3, [r7, #16]
    2514:	70da      	strb	r2, [r3, #3]
	}

	while (adc_is_syncing(module_inst)) {
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	687b      	ldr	r3, [r7, #4]
    251a:	0018      	movs	r0, r3
    251c:	4b65      	ldr	r3, [pc, #404]	; (26b4 <_adc_set_config+0x378>)
    251e:	4798      	blx	r3
    2520:	1e03      	subs	r3, r0, #0
    2522:	d1f9      	bne.n	2518 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    2524:	683b      	ldr	r3, [r7, #0]
    2526:	885a      	ldrh	r2, [r3, #2]
    2528:	69bb      	ldr	r3, [r7, #24]
    252a:	b29b      	uxth	r3, r3
    252c:	4313      	orrs	r3, r2
    252e:	b29a      	uxth	r2, r3
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    2530:	683b      	ldr	r3, [r7, #0]
    2532:	2124      	movs	r1, #36	; 0x24
    2534:	5c5b      	ldrb	r3, [r3, r1]
    2536:	b29b      	uxth	r3, r3
    2538:	00db      	lsls	r3, r3, #3
    253a:	b29b      	uxth	r3, r3
			resolution |
    253c:	4313      	orrs	r3, r2
    253e:	b29a      	uxth	r2, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2540:	683b      	ldr	r3, [r7, #0]
    2542:	7d1b      	ldrb	r3, [r3, #20]
    2544:	b29b      	uxth	r3, r3
    2546:	009b      	lsls	r3, r3, #2
    2548:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    254a:	4313      	orrs	r3, r2
    254c:	b29a      	uxth	r2, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    254e:	683b      	ldr	r3, [r7, #0]
    2550:	7c9b      	ldrb	r3, [r3, #18]
    2552:	b29b      	uxth	r3, r3
    2554:	18db      	adds	r3, r3, r3
    2556:	b29b      	uxth	r3, r3
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    2558:	4313      	orrs	r3, r2
    255a:	b29a      	uxth	r2, r3
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    255c:	683b      	ldr	r3, [r7, #0]
    255e:	7cdb      	ldrb	r3, [r3, #19]
    2560:	b29b      	uxth	r3, r3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    2562:	4313      	orrs	r3, r2
    2564:	b29a      	uxth	r2, r3
	adc_module->CTRLB.reg =
    2566:	693b      	ldr	r3, [r7, #16]
    2568:	809a      	strh	r2, [r3, #4]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    256a:	683b      	ldr	r3, [r7, #0]
    256c:	7e1b      	ldrb	r3, [r3, #24]
    256e:	2b00      	cmp	r3, #0
    2570:	d100      	bne.n	2574 <_adc_set_config+0x238>
    2572:	e0c4      	b.n	26fe <_adc_set_config+0x3c2>
		switch (resolution) {
    2574:	69bb      	ldr	r3, [r7, #24]
    2576:	2b10      	cmp	r3, #16
    2578:	d100      	bne.n	257c <_adc_set_config+0x240>
    257a:	e076      	b.n	266a <_adc_set_config+0x32e>
    257c:	d802      	bhi.n	2584 <_adc_set_config+0x248>
    257e:	2b00      	cmp	r3, #0
    2580:	d04d      	beq.n	261e <_adc_set_config+0x2e2>
    2582:	e0bc      	b.n	26fe <_adc_set_config+0x3c2>
    2584:	2b20      	cmp	r3, #32
    2586:	d023      	beq.n	25d0 <_adc_set_config+0x294>
    2588:	2b30      	cmp	r3, #48	; 0x30
    258a:	d000      	beq.n	258e <_adc_set_config+0x252>
    258c:	e0b7      	b.n	26fe <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    258e:	683b      	ldr	r3, [r7, #0]
    2590:	7cdb      	ldrb	r3, [r3, #19]
    2592:	2b00      	cmp	r3, #0
    2594:	d011      	beq.n	25ba <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    2596:	683b      	ldr	r3, [r7, #0]
    2598:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    259a:	2b7f      	cmp	r3, #127	; 0x7f
    259c:	dc0b      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
    259e:	683b      	ldr	r3, [r7, #0]
    25a0:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 127 ||
    25a2:	3380      	adds	r3, #128	; 0x80
    25a4:	db07      	blt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
    25a6:	683b      	ldr	r3, [r7, #0]
    25a8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
    25aa:	2b7f      	cmp	r3, #127	; 0x7f
    25ac:	dc03      	bgt.n	25b6 <_adc_set_config+0x27a>
					config->window.window_upper_value < -128)) {
    25ae:	683b      	ldr	r3, [r7, #0]
    25b0:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 127 ||
    25b2:	3380      	adds	r3, #128	; 0x80
    25b4:	da01      	bge.n	25ba <_adc_set_config+0x27e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25b6:	2317      	movs	r3, #23
    25b8:	e143      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
    25ba:	683b      	ldr	r3, [r7, #0]
    25bc:	69db      	ldr	r3, [r3, #28]
    25be:	2bff      	cmp	r3, #255	; 0xff
    25c0:	dc04      	bgt.n	25cc <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    25c2:	683b      	ldr	r3, [r7, #0]
    25c4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 255 ||
    25c6:	2bff      	cmp	r3, #255	; 0xff
    25c8:	dc00      	bgt.n	25cc <_adc_set_config+0x290>
    25ca:	e091      	b.n	26f0 <_adc_set_config+0x3b4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    25cc:	2317      	movs	r3, #23
    25ce:	e138      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    25d0:	683b      	ldr	r3, [r7, #0]
    25d2:	7cdb      	ldrb	r3, [r3, #19]
    25d4:	2b00      	cmp	r3, #0
    25d6:	d015      	beq.n	2604 <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
    25d8:	683b      	ldr	r3, [r7, #0]
    25da:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    25dc:	4a36      	ldr	r2, [pc, #216]	; (26b8 <_adc_set_config+0x37c>)
    25de:	4293      	cmp	r3, r2
    25e0:	dc0e      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
    25e2:	683b      	ldr	r3, [r7, #0]
    25e4:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 511 ||
    25e6:	4a35      	ldr	r2, [pc, #212]	; (26bc <_adc_set_config+0x380>)
    25e8:	4293      	cmp	r3, r2
    25ea:	db09      	blt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
    25ec:	683b      	ldr	r3, [r7, #0]
    25ee:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
    25f0:	4a31      	ldr	r2, [pc, #196]	; (26b8 <_adc_set_config+0x37c>)
    25f2:	4293      	cmp	r3, r2
    25f4:	dc04      	bgt.n	2600 <_adc_set_config+0x2c4>
					config->window.window_upper_value < -512)) {
    25f6:	683b      	ldr	r3, [r7, #0]
    25f8:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 511 ||
    25fa:	4a30      	ldr	r2, [pc, #192]	; (26bc <_adc_set_config+0x380>)
    25fc:	4293      	cmp	r3, r2
    25fe:	da01      	bge.n	2604 <_adc_set_config+0x2c8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2600:	2317      	movs	r3, #23
    2602:	e11e      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
    2604:	683b      	ldr	r3, [r7, #0]
    2606:	69db      	ldr	r3, [r3, #28]
    2608:	4a2d      	ldr	r2, [pc, #180]	; (26c0 <_adc_set_config+0x384>)
    260a:	4293      	cmp	r3, r2
    260c:	dc05      	bgt.n	261a <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
    260e:	683b      	ldr	r3, [r7, #0]
    2610:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 1023 ||
    2612:	4a2b      	ldr	r2, [pc, #172]	; (26c0 <_adc_set_config+0x384>)
    2614:	4293      	cmp	r3, r2
    2616:	dc00      	bgt.n	261a <_adc_set_config+0x2de>
    2618:	e06c      	b.n	26f4 <_adc_set_config+0x3b8>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    261a:	2317      	movs	r3, #23
    261c:	e111      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    261e:	683b      	ldr	r3, [r7, #0]
    2620:	7cdb      	ldrb	r3, [r3, #19]
    2622:	2b00      	cmp	r3, #0
    2624:	d015      	beq.n	2652 <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
    2626:	683b      	ldr	r3, [r7, #0]
    2628:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    262a:	4a26      	ldr	r2, [pc, #152]	; (26c4 <_adc_set_config+0x388>)
    262c:	4293      	cmp	r3, r2
    262e:	dc0e      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
    2630:	683b      	ldr	r3, [r7, #0]
    2632:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 2047 ||
    2634:	4a24      	ldr	r2, [pc, #144]	; (26c8 <_adc_set_config+0x38c>)
    2636:	4293      	cmp	r3, r2
    2638:	db09      	blt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
    263a:	683b      	ldr	r3, [r7, #0]
    263c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
    263e:	4a21      	ldr	r2, [pc, #132]	; (26c4 <_adc_set_config+0x388>)
    2640:	4293      	cmp	r3, r2
    2642:	dc04      	bgt.n	264e <_adc_set_config+0x312>
					config->window.window_upper_value < -2048)) {
    2644:	683b      	ldr	r3, [r7, #0]
    2646:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 2047 ||
    2648:	4a1f      	ldr	r2, [pc, #124]	; (26c8 <_adc_set_config+0x38c>)
    264a:	4293      	cmp	r3, r2
    264c:	da01      	bge.n	2652 <_adc_set_config+0x316>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    264e:	2317      	movs	r3, #23
    2650:	e0f7      	b.n	2842 <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
    2652:	683b      	ldr	r3, [r7, #0]
    2654:	69db      	ldr	r3, [r3, #28]
    2656:	4a1d      	ldr	r2, [pc, #116]	; (26cc <_adc_set_config+0x390>)
    2658:	4293      	cmp	r3, r2
    265a:	dc04      	bgt.n	2666 <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
    265c:	683b      	ldr	r3, [r7, #0]
    265e:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 4095 ||
    2660:	4a1a      	ldr	r2, [pc, #104]	; (26cc <_adc_set_config+0x390>)
    2662:	4293      	cmp	r3, r2
    2664:	dd48      	ble.n	26f8 <_adc_set_config+0x3bc>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2666:	2317      	movs	r3, #23
    2668:	e0eb      	b.n	2842 <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    266a:	683b      	ldr	r3, [r7, #0]
    266c:	7cdb      	ldrb	r3, [r3, #19]
    266e:	2b00      	cmp	r3, #0
    2670:	d032      	beq.n	26d8 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
    2672:	683b      	ldr	r3, [r7, #0]
    2674:	69db      	ldr	r3, [r3, #28]
			if (config->differential_mode &&
    2676:	4a16      	ldr	r2, [pc, #88]	; (26d0 <_adc_set_config+0x394>)
    2678:	4293      	cmp	r3, r2
    267a:	dc0e      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
    267c:	683b      	ldr	r3, [r7, #0]
    267e:	69db      	ldr	r3, [r3, #28]
					(config->window.window_lower_value > 32767 ||
    2680:	4a14      	ldr	r2, [pc, #80]	; (26d4 <_adc_set_config+0x398>)
    2682:	4293      	cmp	r3, r2
    2684:	db09      	blt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
    2686:	683b      	ldr	r3, [r7, #0]
    2688:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
    268a:	4a11      	ldr	r2, [pc, #68]	; (26d0 <_adc_set_config+0x394>)
    268c:	4293      	cmp	r3, r2
    268e:	dc04      	bgt.n	269a <_adc_set_config+0x35e>
					config->window.window_upper_value < -32768)) {
    2690:	683b      	ldr	r3, [r7, #0]
    2692:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_upper_value > 32767 ||
    2694:	4a0f      	ldr	r2, [pc, #60]	; (26d4 <_adc_set_config+0x398>)
    2696:	4293      	cmp	r3, r2
    2698:	da1e      	bge.n	26d8 <_adc_set_config+0x39c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    269a:	2317      	movs	r3, #23
    269c:	e0d1      	b.n	2842 <_adc_set_config+0x506>
    269e:	46c0      	nop			; (mov r8, r8)
    26a0:	00002115 	.word	0x00002115
    26a4:	00007c25 	.word	0x00007c25
    26a8:	00007c69 	.word	0x00007c69
    26ac:	000022c5 	.word	0x000022c5
    26b0:	00017118 	.word	0x00017118
    26b4:	000021f1 	.word	0x000021f1
    26b8:	000001ff 	.word	0x000001ff
    26bc:	fffffe00 	.word	0xfffffe00
    26c0:	000003ff 	.word	0x000003ff
    26c4:	000007ff 	.word	0x000007ff
    26c8:	fffff800 	.word	0xfffff800
    26cc:	00000fff 	.word	0x00000fff
    26d0:	00007fff 	.word	0x00007fff
    26d4:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    26d8:	683b      	ldr	r3, [r7, #0]
    26da:	69db      	ldr	r3, [r3, #28]
    26dc:	4a5b      	ldr	r2, [pc, #364]	; (284c <_adc_set_config+0x510>)
    26de:	4293      	cmp	r3, r2
    26e0:	dc04      	bgt.n	26ec <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
    26e2:	683b      	ldr	r3, [r7, #0]
    26e4:	6a1b      	ldr	r3, [r3, #32]
			} else if (config->window.window_lower_value > 65535 ||
    26e6:	4a59      	ldr	r2, [pc, #356]	; (284c <_adc_set_config+0x510>)
    26e8:	4293      	cmp	r3, r2
    26ea:	dd07      	ble.n	26fc <_adc_set_config+0x3c0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    26ec:	2317      	movs	r3, #23
    26ee:	e0a8      	b.n	2842 <_adc_set_config+0x506>
			break;
    26f0:	46c0      	nop			; (mov r8, r8)
    26f2:	e004      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f4:	46c0      	nop			; (mov r8, r8)
    26f6:	e002      	b.n	26fe <_adc_set_config+0x3c2>
			break;
    26f8:	46c0      	nop			; (mov r8, r8)
    26fa:	e000      	b.n	26fe <_adc_set_config+0x3c2>
			}
			break;
    26fc:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    26fe:	46c0      	nop			; (mov r8, r8)
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	0018      	movs	r0, r3
    2704:	4b52      	ldr	r3, [pc, #328]	; (2850 <_adc_set_config+0x514>)
    2706:	4798      	blx	r3
    2708:	1e03      	subs	r3, r0, #0
    270a:	d1f9      	bne.n	2700 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    270c:	683b      	ldr	r3, [r7, #0]
    270e:	7e1a      	ldrb	r2, [r3, #24]
    2710:	693b      	ldr	r3, [r7, #16]
    2712:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    2714:	46c0      	nop			; (mov r8, r8)
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	0018      	movs	r0, r3
    271a:	4b4d      	ldr	r3, [pc, #308]	; (2850 <_adc_set_config+0x514>)
    271c:	4798      	blx	r3
    271e:	1e03      	subs	r3, r0, #0
    2720:	d1f9      	bne.n	2716 <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    2722:	683b      	ldr	r3, [r7, #0]
    2724:	69db      	ldr	r3, [r3, #28]
	adc_module->WINLT.reg =
    2726:	b29a      	uxth	r2, r3
    2728:	693b      	ldr	r3, [r7, #16]
    272a:	839a      	strh	r2, [r3, #28]

	while (adc_is_syncing(module_inst)) {
    272c:	46c0      	nop			; (mov r8, r8)
    272e:	687b      	ldr	r3, [r7, #4]
    2730:	0018      	movs	r0, r3
    2732:	4b47      	ldr	r3, [pc, #284]	; (2850 <_adc_set_config+0x514>)
    2734:	4798      	blx	r3
    2736:	1e03      	subs	r3, r0, #0
    2738:	d1f9      	bne.n	272e <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    273a:	683b      	ldr	r3, [r7, #0]
    273c:	6a1b      	ldr	r3, [r3, #32]
    273e:	b29a      	uxth	r2, r3
    2740:	693b      	ldr	r3, [r7, #16]
    2742:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2744:	2314      	movs	r3, #20
    2746:	18fb      	adds	r3, r7, r3
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	212c      	movs	r1, #44	; 0x2c
    274c:	5c52      	ldrb	r2, [r2, r1]
    274e:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    2750:	2314      	movs	r3, #20
    2752:	18fb      	adds	r3, r7, r3
    2754:	781b      	ldrb	r3, [r3, #0]
    2756:	2b00      	cmp	r3, #0
    2758:	d006      	beq.n	2768 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    275a:	2314      	movs	r3, #20
    275c:	18fb      	adds	r3, r7, r3
    275e:	781a      	ldrb	r2, [r3, #0]
    2760:	2314      	movs	r3, #20
    2762:	18fb      	adds	r3, r7, r3
    2764:	3a01      	subs	r2, #1
    2766:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2768:	2314      	movs	r3, #20
    276a:	18fb      	adds	r3, r7, r3
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b0f      	cmp	r3, #15
    2770:	d804      	bhi.n	277c <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2772:	683b      	ldr	r3, [r7, #0]
    2774:	222b      	movs	r2, #43	; 0x2b
    2776:	5c9b      	ldrb	r3, [r3, r2]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2778:	2b0f      	cmp	r3, #15
    277a:	d901      	bls.n	2780 <_adc_set_config+0x444>
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    277c:	2317      	movs	r3, #23
    277e:	e060      	b.n	2842 <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
    2780:	46c0      	nop			; (mov r8, r8)
    2782:	687b      	ldr	r3, [r7, #4]
    2784:	0018      	movs	r0, r3
    2786:	4b32      	ldr	r3, [pc, #200]	; (2850 <_adc_set_config+0x514>)
    2788:	4798      	blx	r3
    278a:	1e03      	subs	r3, r0, #0
    278c:	d1f9      	bne.n	2782 <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    278e:	683b      	ldr	r3, [r7, #0]
    2790:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    2792:	683a      	ldr	r2, [r7, #0]
    2794:	212b      	movs	r1, #43	; 0x2b
    2796:	5c52      	ldrb	r2, [r2, r1]
    2798:	0512      	lsls	r2, r2, #20
			config->gain_factor |
    279a:	4313      	orrs	r3, r2
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    279c:	2214      	movs	r2, #20
    279e:	18ba      	adds	r2, r7, r2
    27a0:	7812      	ldrb	r2, [r2, #0]
    27a2:	0412      	lsls	r2, r2, #16
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    27a4:	4313      	orrs	r3, r2
			config->negative_input |
    27a6:	683a      	ldr	r2, [r7, #0]
    27a8:	89d2      	ldrh	r2, [r2, #14]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    27aa:	4313      	orrs	r3, r2
			config->positive_input;
    27ac:	683a      	ldr	r2, [r7, #0]
    27ae:	7b12      	ldrb	r2, [r2, #12]
			config->negative_input |
    27b0:	431a      	orrs	r2, r3
	adc_module->INPUTCTRL.reg =
    27b2:	693b      	ldr	r3, [r7, #16]
    27b4:	611a      	str	r2, [r3, #16]

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    27b6:	683b      	ldr	r3, [r7, #0]
    27b8:	222a      	movs	r2, #42	; 0x2a
    27ba:	5c9a      	ldrb	r2, [r3, r2]
    27bc:	693b      	ldr	r3, [r7, #16]
    27be:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    27c0:	693b      	ldr	r3, [r7, #16]
    27c2:	220f      	movs	r2, #15
    27c4:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    27c6:	683b      	ldr	r3, [r7, #0]
    27c8:	2224      	movs	r2, #36	; 0x24
    27ca:	5c9b      	ldrb	r3, [r3, r2]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d01e      	beq.n	280e <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    27d0:	683b      	ldr	r3, [r7, #0]
    27d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    27d4:	4a1f      	ldr	r2, [pc, #124]	; (2854 <_adc_set_config+0x518>)
    27d6:	4293      	cmp	r3, r2
    27d8:	d901      	bls.n	27de <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
    27da:	2317      	movs	r3, #23
    27dc:	e031      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    27de:	683b      	ldr	r3, [r7, #0]
    27e0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    27e2:	693b      	ldr	r3, [r7, #16]
    27e4:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    27e6:	683b      	ldr	r3, [r7, #0]
    27e8:	2228      	movs	r2, #40	; 0x28
    27ea:	5e9b      	ldrsh	r3, [r3, r2]
    27ec:	4a1a      	ldr	r2, [pc, #104]	; (2858 <_adc_set_config+0x51c>)
    27ee:	4293      	cmp	r3, r2
    27f0:	dc05      	bgt.n	27fe <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
    27f2:	683b      	ldr	r3, [r7, #0]
    27f4:	2228      	movs	r2, #40	; 0x28
    27f6:	5e9b      	ldrsh	r3, [r3, r2]
		if (config->correction.offset_correction > 2047 ||
    27f8:	4a18      	ldr	r2, [pc, #96]	; (285c <_adc_set_config+0x520>)
    27fa:	4293      	cmp	r3, r2
    27fc:	da01      	bge.n	2802 <_adc_set_config+0x4c6>
			return STATUS_ERR_INVALID_ARG;
    27fe:	2317      	movs	r3, #23
    2800:	e01f      	b.n	2842 <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    2802:	683b      	ldr	r3, [r7, #0]
    2804:	2228      	movs	r2, #40	; 0x28
    2806:	5e9b      	ldrsh	r3, [r3, r2]
    2808:	b29a      	uxth	r2, r3
    280a:	693b      	ldr	r3, [r7, #16]
    280c:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    280e:	4b14      	ldr	r3, [pc, #80]	; (2860 <_adc_set_config+0x524>)
    2810:	681b      	ldr	r3, [r3, #0]
    2812:	08db      	lsrs	r3, r3, #3
    2814:	b29b      	uxth	r3, r3
    2816:	021b      	lsls	r3, r3, #8
    2818:	b29a      	uxth	r2, r3
    281a:	23e0      	movs	r3, #224	; 0xe0
    281c:	00db      	lsls	r3, r3, #3
    281e:	4013      	ands	r3, r2
    2820:	b29a      	uxth	r2, r3
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    2822:	4b10      	ldr	r3, [pc, #64]	; (2864 <_adc_set_config+0x528>)
    2824:	685c      	ldr	r4, [r3, #4]
    2826:	681b      	ldr	r3, [r3, #0]
    2828:	0161      	lsls	r1, r4, #5
    282a:	0edd      	lsrs	r5, r3, #27
    282c:	430d      	orrs	r5, r1
    282e:	0ee6      	lsrs	r6, r4, #27
    2830:	b2ab      	uxth	r3, r5
    2832:	21ff      	movs	r1, #255	; 0xff
    2834:	400b      	ands	r3, r1
    2836:	b29b      	uxth	r3, r3
			) |
    2838:	4313      	orrs	r3, r2
    283a:	b29a      	uxth	r2, r3
	adc_module->CALIB.reg =
    283c:	693b      	ldr	r3, [r7, #16]
    283e:	851a      	strh	r2, [r3, #40]	; 0x28
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    2840:	2300      	movs	r3, #0
}
    2842:	0018      	movs	r0, r3
    2844:	46bd      	mov	sp, r7
    2846:	b009      	add	sp, #36	; 0x24
    2848:	bdf0      	pop	{r4, r5, r6, r7, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	0000ffff 	.word	0x0000ffff
    2850:	000021f1 	.word	0x000021f1
    2854:	00000fff 	.word	0x00000fff
    2858:	000007ff 	.word	0x000007ff
    285c:	fffff800 	.word	0xfffff800
    2860:	00806024 	.word	0x00806024
    2864:	00806020 	.word	0x00806020

00002868 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    2868:	b580      	push	{r7, lr}
    286a:	b084      	sub	sp, #16
    286c:	af00      	add	r7, sp, #0
    286e:	60f8      	str	r0, [r7, #12]
    2870:	60b9      	str	r1, [r7, #8]
    2872:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2874:	68fb      	ldr	r3, [r7, #12]
    2876:	68ba      	ldr	r2, [r7, #8]
    2878:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    287a:	2380      	movs	r3, #128	; 0x80
    287c:	025b      	lsls	r3, r3, #9
    287e:	0019      	movs	r1, r3
    2880:	2002      	movs	r0, #2
    2882:	4b15      	ldr	r3, [pc, #84]	; (28d8 <adc_init+0x70>)
    2884:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2886:	68bb      	ldr	r3, [r7, #8]
    2888:	781b      	ldrb	r3, [r3, #0]
    288a:	b2db      	uxtb	r3, r3
    288c:	001a      	movs	r2, r3
    288e:	2301      	movs	r3, #1
    2890:	4013      	ands	r3, r2
    2892:	d001      	beq.n	2898 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2894:	2305      	movs	r3, #5
    2896:	e01a      	b.n	28ce <adc_init+0x66>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    2898:	68bb      	ldr	r3, [r7, #8]
    289a:	781b      	ldrb	r3, [r3, #0]
    289c:	b2db      	uxtb	r3, r3
    289e:	001a      	movs	r2, r3
    28a0:	2302      	movs	r3, #2
    28a2:	4013      	ands	r3, r2
    28a4:	d001      	beq.n	28aa <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    28a6:	231c      	movs	r3, #28
    28a8:	e011      	b.n	28ce <adc_init+0x66>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    28aa:	687b      	ldr	r3, [r7, #4]
    28ac:	785a      	ldrb	r2, [r3, #1]
    28ae:	68fb      	ldr	r3, [r7, #12]
    28b0:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    28b2:	68fb      	ldr	r3, [r7, #12]
    28b4:	791b      	ldrb	r3, [r3, #4]
    28b6:	2b00      	cmp	r3, #0
    28b8:	d102      	bne.n	28c0 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    28ba:	2001      	movs	r0, #1
    28bc:	4b07      	ldr	r3, [pc, #28]	; (28dc <adc_init+0x74>)
    28be:	4798      	blx	r3
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    28c0:	687a      	ldr	r2, [r7, #4]
    28c2:	68fb      	ldr	r3, [r7, #12]
    28c4:	0011      	movs	r1, r2
    28c6:	0018      	movs	r0, r3
    28c8:	4b05      	ldr	r3, [pc, #20]	; (28e0 <adc_init+0x78>)
    28ca:	4798      	blx	r3
    28cc:	0003      	movs	r3, r0
}
    28ce:	0018      	movs	r0, r3
    28d0:	46bd      	mov	sp, r7
    28d2:	b004      	add	sp, #16
    28d4:	bd80      	pop	{r7, pc}
    28d6:	46c0      	nop			; (mov r8, r8)
    28d8:	0000212d 	.word	0x0000212d
    28dc:	000021b1 	.word	0x000021b1
    28e0:	0000233d 	.word	0x0000233d

000028e4 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    28e4:	b580      	push	{r7, lr}
    28e6:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    28e8:	4b02      	ldr	r3, [pc, #8]	; (28f4 <system_interrupt_enter_critical_section+0x10>)
    28ea:	4798      	blx	r3
}
    28ec:	46c0      	nop			; (mov r8, r8)
    28ee:	46bd      	mov	sp, r7
    28f0:	bd80      	pop	{r7, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	00007271 	.word	0x00007271

000028f8 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    28f8:	b580      	push	{r7, lr}
    28fa:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    28fc:	4b02      	ldr	r3, [pc, #8]	; (2908 <system_interrupt_leave_critical_section+0x10>)
    28fe:	4798      	blx	r3
}
    2900:	46c0      	nop			; (mov r8, r8)
    2902:	46bd      	mov	sp, r7
    2904:	bd80      	pop	{r7, pc}
    2906:	46c0      	nop			; (mov r8, r8)
    2908:	000072c5 	.word	0x000072c5

0000290c <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
    290c:	b580      	push	{r7, lr}
    290e:	b086      	sub	sp, #24
    2910:	af00      	add	r7, sp, #0
	struct dma_resource *resource;
	uint8_t isr;
	uint32_t write_size;
	uint32_t total_size;

	system_interrupt_enter_critical_section();
    2912:	4b49      	ldr	r3, [pc, #292]	; (2a38 <DMAC_Handler+0x12c>)
    2914:	4798      	blx	r3

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
    2916:	4b49      	ldr	r3, [pc, #292]	; (2a3c <DMAC_Handler+0x130>)
    2918:	8c1b      	ldrh	r3, [r3, #32]
    291a:	b29b      	uxth	r3, r3
    291c:	b2da      	uxtb	r2, r3
    291e:	2317      	movs	r3, #23
    2920:	18fb      	adds	r3, r7, r3
    2922:	210f      	movs	r1, #15
    2924:	400a      	ands	r2, r1
    2926:	701a      	strb	r2, [r3, #0]

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
    2928:	2317      	movs	r3, #23
    292a:	18fb      	adds	r3, r7, r3
    292c:	781a      	ldrb	r2, [r3, #0]
    292e:	4b44      	ldr	r3, [pc, #272]	; (2a40 <DMAC_Handler+0x134>)
    2930:	0092      	lsls	r2, r2, #2
    2932:	58d3      	ldr	r3, [r2, r3]
    2934:	613b      	str	r3, [r7, #16]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
    2936:	4a41      	ldr	r2, [pc, #260]	; (2a3c <DMAC_Handler+0x130>)
    2938:	693b      	ldr	r3, [r7, #16]
    293a:	781b      	ldrb	r3, [r3, #0]
    293c:	210f      	movs	r1, #15
    293e:	400b      	ands	r3, r1
    2940:	b2d9      	uxtb	r1, r3
    2942:	233f      	movs	r3, #63	; 0x3f
    2944:	54d1      	strb	r1, [r2, r3]
	isr = DMAC->CHINTFLAG.reg;
    2946:	493d      	ldr	r1, [pc, #244]	; (2a3c <DMAC_Handler+0x130>)
    2948:	230f      	movs	r3, #15
    294a:	18fb      	adds	r3, r7, r3
    294c:	224e      	movs	r2, #78	; 0x4e
    294e:	5c8a      	ldrb	r2, [r1, r2]
    2950:	701a      	strb	r2, [r3, #0]

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
    2952:	693b      	ldr	r3, [r7, #16]
    2954:	781b      	ldrb	r3, [r3, #0]
    2956:	4a3b      	ldr	r2, [pc, #236]	; (2a44 <DMAC_Handler+0x138>)
    2958:	011b      	lsls	r3, r3, #4
    295a:	18d3      	adds	r3, r2, r3
    295c:	3302      	adds	r3, #2
    295e:	881b      	ldrh	r3, [r3, #0]
    2960:	b29b      	uxth	r3, r3
    2962:	60bb      	str	r3, [r7, #8]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
    2964:	693b      	ldr	r3, [r7, #16]
    2966:	781b      	ldrb	r3, [r3, #0]
    2968:	4a37      	ldr	r2, [pc, #220]	; (2a48 <DMAC_Handler+0x13c>)
    296a:	011b      	lsls	r3, r3, #4
    296c:	18d3      	adds	r3, r2, r3
    296e:	3302      	adds	r3, #2
    2970:	881b      	ldrh	r3, [r3, #0]
    2972:	b29b      	uxth	r3, r3
    2974:	607b      	str	r3, [r7, #4]
	resource->transfered_size = total_size - write_size;
    2976:	68ba      	ldr	r2, [r7, #8]
    2978:	687b      	ldr	r3, [r7, #4]
    297a:	1ad2      	subs	r2, r2, r3
    297c:	693b      	ldr	r3, [r7, #16]
    297e:	615a      	str	r2, [r3, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
    2980:	230f      	movs	r3, #15
    2982:	18fb      	adds	r3, r7, r3
    2984:	781b      	ldrb	r3, [r3, #0]
    2986:	2201      	movs	r2, #1
    2988:	4013      	ands	r3, r2
    298a:	d016      	beq.n	29ba <DMAC_Handler+0xae>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
    298c:	4a2b      	ldr	r2, [pc, #172]	; (2a3c <DMAC_Handler+0x130>)
    298e:	234e      	movs	r3, #78	; 0x4e
    2990:	2101      	movs	r1, #1
    2992:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
    2994:	693b      	ldr	r3, [r7, #16]
    2996:	2210      	movs	r2, #16
    2998:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    299a:	693b      	ldr	r3, [r7, #16]
    299c:	7c1b      	ldrb	r3, [r3, #16]
    299e:	001a      	movs	r2, r3
    29a0:	2301      	movs	r3, #1
    29a2:	4013      	ands	r3, r2
    29a4:	d042      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
    29a6:	693b      	ldr	r3, [r7, #16]
    29a8:	685b      	ldr	r3, [r3, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    29aa:	2b00      	cmp	r3, #0
    29ac:	d03e      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
    29ae:	693b      	ldr	r3, [r7, #16]
    29b0:	685b      	ldr	r3, [r3, #4]
    29b2:	693a      	ldr	r2, [r7, #16]
    29b4:	0010      	movs	r0, r2
    29b6:	4798      	blx	r3
    29b8:	e038      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
    29ba:	230f      	movs	r3, #15
    29bc:	18fb      	adds	r3, r7, r3
    29be:	781b      	ldrb	r3, [r3, #0]
    29c0:	2202      	movs	r2, #2
    29c2:	4013      	ands	r3, r2
    29c4:	d016      	beq.n	29f4 <DMAC_Handler+0xe8>
		/* Clear the transfer complete flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
    29c6:	4a1d      	ldr	r2, [pc, #116]	; (2a3c <DMAC_Handler+0x130>)
    29c8:	234e      	movs	r3, #78	; 0x4e
    29ca:	2102      	movs	r1, #2
    29cc:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_OK;
    29ce:	693b      	ldr	r3, [r7, #16]
    29d0:	2200      	movs	r2, #0
    29d2:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29d4:	693b      	ldr	r3, [r7, #16]
    29d6:	7c1b      	ldrb	r3, [r3, #16]
    29d8:	001a      	movs	r2, r3
    29da:	2302      	movs	r3, #2
    29dc:	4013      	ands	r3, r2
    29de:	d025      	beq.n	2a2c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
    29e0:	693b      	ldr	r3, [r7, #16]
    29e2:	689b      	ldr	r3, [r3, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    29e4:	2b00      	cmp	r3, #0
    29e6:	d021      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
    29e8:	693b      	ldr	r3, [r7, #16]
    29ea:	689b      	ldr	r3, [r3, #8]
    29ec:	693a      	ldr	r2, [r7, #16]
    29ee:	0010      	movs	r0, r2
    29f0:	4798      	blx	r3
    29f2:	e01b      	b.n	2a2c <DMAC_Handler+0x120>
		}
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
    29f4:	230f      	movs	r3, #15
    29f6:	18fb      	adds	r3, r7, r3
    29f8:	781b      	ldrb	r3, [r3, #0]
    29fa:	2204      	movs	r2, #4
    29fc:	4013      	ands	r3, r2
    29fe:	d015      	beq.n	2a2c <DMAC_Handler+0x120>
		/* Clear channel suspend flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
    2a00:	4a0e      	ldr	r2, [pc, #56]	; (2a3c <DMAC_Handler+0x130>)
    2a02:	234e      	movs	r3, #78	; 0x4e
    2a04:	2104      	movs	r1, #4
    2a06:	54d1      	strb	r1, [r2, r3]

		/* Set job status */
		resource->job_status = STATUS_SUSPEND;
    2a08:	693b      	ldr	r3, [r7, #16]
    2a0a:	2206      	movs	r2, #6
    2a0c:	745a      	strb	r2, [r3, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a0e:	693b      	ldr	r3, [r7, #16]
    2a10:	7c1b      	ldrb	r3, [r3, #16]
    2a12:	001a      	movs	r2, r3
    2a14:	2304      	movs	r3, #4
    2a16:	4013      	ands	r3, r2
    2a18:	d008      	beq.n	2a2c <DMAC_Handler+0x120>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
    2a1a:	693b      	ldr	r3, [r7, #16]
    2a1c:	68db      	ldr	r3, [r3, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    2a1e:	2b00      	cmp	r3, #0
    2a20:	d004      	beq.n	2a2c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
    2a22:	693b      	ldr	r3, [r7, #16]
    2a24:	68db      	ldr	r3, [r3, #12]
    2a26:	693a      	ldr	r2, [r7, #16]
    2a28:	0010      	movs	r0, r2
    2a2a:	4798      	blx	r3
		}
	}

	system_interrupt_leave_critical_section();
    2a2c:	4b07      	ldr	r3, [pc, #28]	; (2a4c <DMAC_Handler+0x140>)
    2a2e:	4798      	blx	r3
}
    2a30:	46c0      	nop			; (mov r8, r8)
    2a32:	46bd      	mov	sp, r7
    2a34:	b006      	add	sp, #24
    2a36:	bd80      	pop	{r7, pc}
    2a38:	000028e5 	.word	0x000028e5
    2a3c:	41004800 	.word	0x41004800
    2a40:	200001c0 	.word	0x200001c0
    2a44:	20000400 	.word	0x20000400
    2a48:	20000170 	.word	0x20000170
    2a4c:	000028f9 	.word	0x000028f9

00002a50 <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
    2a50:	b580      	push	{r7, lr}
    2a52:	b082      	sub	sp, #8
    2a54:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2a56:	4b07      	ldr	r3, [pc, #28]	; (2a74 <nvm_is_ready+0x24>)
    2a58:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    2a5a:	687b      	ldr	r3, [r7, #4]
    2a5c:	7d1b      	ldrb	r3, [r3, #20]
    2a5e:	b2db      	uxtb	r3, r3
    2a60:	001a      	movs	r2, r3
    2a62:	2301      	movs	r3, #1
    2a64:	4013      	ands	r3, r2
    2a66:	1e5a      	subs	r2, r3, #1
    2a68:	4193      	sbcs	r3, r2
    2a6a:	b2db      	uxtb	r3, r3
}
    2a6c:	0018      	movs	r0, r3
    2a6e:	46bd      	mov	sp, r7
    2a70:	b002      	add	sp, #8
    2a72:	bd80      	pop	{r7, pc}
    2a74:	41004000 	.word	0x41004000

00002a78 <system_apb_clock_set_mask>:
{
    2a78:	b580      	push	{r7, lr}
    2a7a:	b082      	sub	sp, #8
    2a7c:	af00      	add	r7, sp, #0
    2a7e:	0002      	movs	r2, r0
    2a80:	6039      	str	r1, [r7, #0]
    2a82:	1dfb      	adds	r3, r7, #7
    2a84:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2a86:	1dfb      	adds	r3, r7, #7
    2a88:	781b      	ldrb	r3, [r3, #0]
    2a8a:	2b01      	cmp	r3, #1
    2a8c:	d00a      	beq.n	2aa4 <system_apb_clock_set_mask+0x2c>
    2a8e:	2b02      	cmp	r3, #2
    2a90:	d00f      	beq.n	2ab2 <system_apb_clock_set_mask+0x3a>
    2a92:	2b00      	cmp	r3, #0
    2a94:	d114      	bne.n	2ac0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2a96:	4b0e      	ldr	r3, [pc, #56]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a98:	4a0d      	ldr	r2, [pc, #52]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2a9a:	6991      	ldr	r1, [r2, #24]
    2a9c:	683a      	ldr	r2, [r7, #0]
    2a9e:	430a      	orrs	r2, r1
    2aa0:	619a      	str	r2, [r3, #24]
			break;
    2aa2:	e00f      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2aa4:	4b0a      	ldr	r3, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa6:	4a0a      	ldr	r2, [pc, #40]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2aa8:	69d1      	ldr	r1, [r2, #28]
    2aaa:	683a      	ldr	r2, [r7, #0]
    2aac:	430a      	orrs	r2, r1
    2aae:	61da      	str	r2, [r3, #28]
			break;
    2ab0:	e008      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2ab2:	4b07      	ldr	r3, [pc, #28]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab4:	4a06      	ldr	r2, [pc, #24]	; (2ad0 <system_apb_clock_set_mask+0x58>)
    2ab6:	6a11      	ldr	r1, [r2, #32]
    2ab8:	683a      	ldr	r2, [r7, #0]
    2aba:	430a      	orrs	r2, r1
    2abc:	621a      	str	r2, [r3, #32]
			break;
    2abe:	e001      	b.n	2ac4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2ac0:	2317      	movs	r3, #23
    2ac2:	e000      	b.n	2ac6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2ac4:	2300      	movs	r3, #0
}
    2ac6:	0018      	movs	r0, r3
    2ac8:	46bd      	mov	sp, r7
    2aca:	b002      	add	sp, #8
    2acc:	bd80      	pop	{r7, pc}
    2ace:	46c0      	nop			; (mov r8, r8)
    2ad0:	40000400 	.word	0x40000400

00002ad4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    2ad4:	b580      	push	{r7, lr}
    2ad6:	b084      	sub	sp, #16
    2ad8:	af00      	add	r7, sp, #0
    2ada:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2adc:	4b2f      	ldr	r3, [pc, #188]	; (2b9c <nvm_set_config+0xc8>)
    2ade:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
    2ae0:	2104      	movs	r1, #4
    2ae2:	2001      	movs	r0, #1
    2ae4:	4b2e      	ldr	r3, [pc, #184]	; (2ba0 <nvm_set_config+0xcc>)
    2ae6:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2ae8:	68fb      	ldr	r3, [r7, #12]
    2aea:	2220      	movs	r2, #32
    2aec:	32ff      	adds	r2, #255	; 0xff
    2aee:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2af0:	4b2c      	ldr	r3, [pc, #176]	; (2ba4 <nvm_set_config+0xd0>)
    2af2:	4798      	blx	r3
    2af4:	0003      	movs	r3, r0
    2af6:	001a      	movs	r2, r3
    2af8:	2301      	movs	r3, #1
    2afa:	4053      	eors	r3, r2
    2afc:	b2db      	uxtb	r3, r3
    2afe:	2b00      	cmp	r3, #0
    2b00:	d001      	beq.n	2b06 <nvm_set_config+0x32>
		return STATUS_BUSY;
    2b02:	2305      	movs	r3, #5
    2b04:	e045      	b.n	2b92 <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b06:	687b      	ldr	r3, [r7, #4]
    2b08:	781b      	ldrb	r3, [r3, #0]
    2b0a:	021b      	lsls	r3, r3, #8
    2b0c:	001a      	movs	r2, r3
    2b0e:	23c0      	movs	r3, #192	; 0xc0
    2b10:	009b      	lsls	r3, r3, #2
    2b12:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b14:	687b      	ldr	r3, [r7, #4]
    2b16:	785b      	ldrb	r3, [r3, #1]
    2b18:	01db      	lsls	r3, r3, #7
    2b1a:	0019      	movs	r1, r3
    2b1c:	23ff      	movs	r3, #255	; 0xff
    2b1e:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2b20:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	789b      	ldrb	r3, [r3, #2]
    2b26:	005b      	lsls	r3, r3, #1
    2b28:	0019      	movs	r1, r3
    2b2a:	231e      	movs	r3, #30
    2b2c:	400b      	ands	r3, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2b2e:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	78db      	ldrb	r3, [r3, #3]
    2b34:	049b      	lsls	r3, r3, #18
    2b36:	0019      	movs	r1, r3
    2b38:	2380      	movs	r3, #128	; 0x80
    2b3a:	02db      	lsls	r3, r3, #11
    2b3c:	400b      	ands	r3, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2b3e:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	791b      	ldrb	r3, [r3, #4]
    2b44:	041b      	lsls	r3, r3, #16
    2b46:	0019      	movs	r1, r3
    2b48:	23c0      	movs	r3, #192	; 0xc0
    2b4a:	029b      	lsls	r3, r3, #10
    2b4c:	400b      	ands	r3, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2b4e:	431a      	orrs	r2, r3
	nvm_module->CTRLB.reg =
    2b50:	68fb      	ldr	r3, [r7, #12]
    2b52:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    2b54:	68fb      	ldr	r3, [r7, #12]
    2b56:	689b      	ldr	r3, [r3, #8]
    2b58:	035b      	lsls	r3, r3, #13
    2b5a:	0f5b      	lsrs	r3, r3, #29
    2b5c:	b2db      	uxtb	r3, r3
    2b5e:	001a      	movs	r2, r3
    2b60:	2308      	movs	r3, #8
    2b62:	4093      	lsls	r3, r2
    2b64:	b29a      	uxth	r2, r3
    2b66:	4b10      	ldr	r3, [pc, #64]	; (2ba8 <nvm_set_config+0xd4>)
    2b68:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    2b6a:	68fb      	ldr	r3, [r7, #12]
    2b6c:	689b      	ldr	r3, [r3, #8]
    2b6e:	b29a      	uxth	r2, r3
    2b70:	4b0d      	ldr	r3, [pc, #52]	; (2ba8 <nvm_set_config+0xd4>)
    2b72:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	785a      	ldrb	r2, [r3, #1]
    2b78:	4b0b      	ldr	r3, [pc, #44]	; (2ba8 <nvm_set_config+0xd4>)
    2b7a:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2b7c:	68fb      	ldr	r3, [r7, #12]
    2b7e:	8b1b      	ldrh	r3, [r3, #24]
    2b80:	b29b      	uxth	r3, r3
    2b82:	001a      	movs	r2, r3
    2b84:	2380      	movs	r3, #128	; 0x80
    2b86:	005b      	lsls	r3, r3, #1
    2b88:	4013      	ands	r3, r2
    2b8a:	d001      	beq.n	2b90 <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
    2b8c:	2310      	movs	r3, #16
    2b8e:	e000      	b.n	2b92 <nvm_set_config+0xbe>
	}

	return STATUS_OK;
    2b90:	2300      	movs	r3, #0
}
    2b92:	0018      	movs	r0, r3
    2b94:	46bd      	mov	sp, r7
    2b96:	b004      	add	sp, #16
    2b98:	bd80      	pop	{r7, pc}
    2b9a:	46c0      	nop			; (mov r8, r8)
    2b9c:	41004000 	.word	0x41004000
    2ba0:	00002a79 	.word	0x00002a79
    2ba4:	00002a51 	.word	0x00002a51
    2ba8:	200001d4 	.word	0x200001d4

00002bac <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    2bac:	b580      	push	{r7, lr}
    2bae:	b086      	sub	sp, #24
    2bb0:	af00      	add	r7, sp, #0
    2bb2:	60b9      	str	r1, [r7, #8]
    2bb4:	607a      	str	r2, [r7, #4]
    2bb6:	230f      	movs	r3, #15
    2bb8:	18fb      	adds	r3, r7, r3
    2bba:	1c02      	adds	r2, r0, #0
    2bbc:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    2bbe:	4b3a      	ldr	r3, [pc, #232]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc0:	881b      	ldrh	r3, [r3, #0]
    2bc2:	001a      	movs	r2, r3
    2bc4:	4b38      	ldr	r3, [pc, #224]	; (2ca8 <nvm_execute_command+0xfc>)
    2bc6:	885b      	ldrh	r3, [r3, #2]
    2bc8:	435a      	muls	r2, r3
    2bca:	68bb      	ldr	r3, [r7, #8]
    2bcc:	429a      	cmp	r2, r3
    2bce:	d209      	bcs.n	2be4 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    2bd0:	68bb      	ldr	r3, [r7, #8]
    2bd2:	4a36      	ldr	r2, [pc, #216]	; (2cac <nvm_execute_command+0x100>)
    2bd4:	4293      	cmp	r3, r2
    2bd6:	d903      	bls.n	2be0 <nvm_execute_command+0x34>
    2bd8:	68bb      	ldr	r3, [r7, #8]
    2bda:	4a35      	ldr	r2, [pc, #212]	; (2cb0 <nvm_execute_command+0x104>)
    2bdc:	4293      	cmp	r3, r2
    2bde:	d901      	bls.n	2be4 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2be0:	2318      	movs	r3, #24
    2be2:	e05c      	b.n	2c9e <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2be4:	4b33      	ldr	r3, [pc, #204]	; (2cb4 <nvm_execute_command+0x108>)
    2be6:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    2be8:	697b      	ldr	r3, [r7, #20]
    2bea:	685b      	ldr	r3, [r3, #4]
    2bec:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    2bee:	693b      	ldr	r3, [r7, #16]
    2bf0:	2280      	movs	r2, #128	; 0x80
    2bf2:	02d2      	lsls	r2, r2, #11
    2bf4:	431a      	orrs	r2, r3
    2bf6:	697b      	ldr	r3, [r7, #20]
    2bf8:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2bfa:	697b      	ldr	r3, [r7, #20]
    2bfc:	2220      	movs	r2, #32
    2bfe:	32ff      	adds	r2, #255	; 0xff
    2c00:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2c02:	4b2d      	ldr	r3, [pc, #180]	; (2cb8 <nvm_execute_command+0x10c>)
    2c04:	4798      	blx	r3
    2c06:	0003      	movs	r3, r0
    2c08:	001a      	movs	r2, r3
    2c0a:	2301      	movs	r3, #1
    2c0c:	4053      	eors	r3, r2
    2c0e:	b2db      	uxtb	r3, r3
    2c10:	2b00      	cmp	r3, #0
    2c12:	d004      	beq.n	2c1e <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    2c14:	697b      	ldr	r3, [r7, #20]
    2c16:	693a      	ldr	r2, [r7, #16]
    2c18:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
    2c1a:	2305      	movs	r3, #5
    2c1c:	e03f      	b.n	2c9e <nvm_execute_command+0xf2>
	}

	switch (command) {
    2c1e:	230f      	movs	r3, #15
    2c20:	18fb      	adds	r3, r7, r3
    2c22:	781b      	ldrb	r3, [r3, #0]
    2c24:	2b45      	cmp	r3, #69	; 0x45
    2c26:	d81d      	bhi.n	2c64 <nvm_execute_command+0xb8>
    2c28:	009a      	lsls	r2, r3, #2
    2c2a:	4b24      	ldr	r3, [pc, #144]	; (2cbc <nvm_execute_command+0x110>)
    2c2c:	18d3      	adds	r3, r2, r3
    2c2e:	681b      	ldr	r3, [r3, #0]
    2c30:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2c32:	697b      	ldr	r3, [r7, #20]
    2c34:	8b1b      	ldrh	r3, [r3, #24]
    2c36:	b29b      	uxth	r3, r3
    2c38:	001a      	movs	r2, r3
    2c3a:	2380      	movs	r3, #128	; 0x80
    2c3c:	005b      	lsls	r3, r3, #1
    2c3e:	4013      	ands	r3, r2
    2c40:	d004      	beq.n	2c4c <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    2c42:	697b      	ldr	r3, [r7, #20]
    2c44:	693a      	ldr	r2, [r7, #16]
    2c46:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
    2c48:	2310      	movs	r3, #16
    2c4a:	e028      	b.n	2c9e <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c4c:	68bb      	ldr	r3, [r7, #8]
    2c4e:	089b      	lsrs	r3, r3, #2
    2c50:	005a      	lsls	r2, r3, #1
    2c52:	697b      	ldr	r3, [r7, #20]
    2c54:	61da      	str	r2, [r3, #28]
			break;
    2c56:	e00b      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2c58:	68bb      	ldr	r3, [r7, #8]
    2c5a:	089b      	lsrs	r3, r3, #2
    2c5c:	005a      	lsls	r2, r3, #1
    2c5e:	697b      	ldr	r3, [r7, #20]
    2c60:	61da      	str	r2, [r3, #28]
			break;
    2c62:	e005      	b.n	2c70 <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    2c64:	697b      	ldr	r3, [r7, #20]
    2c66:	693a      	ldr	r2, [r7, #16]
    2c68:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    2c6a:	2317      	movs	r3, #23
    2c6c:	e017      	b.n	2c9e <nvm_execute_command+0xf2>
			break;
    2c6e:	46c0      	nop			; (mov r8, r8)
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    2c70:	230f      	movs	r3, #15
    2c72:	18fb      	adds	r3, r7, r3
    2c74:	781b      	ldrb	r3, [r3, #0]
    2c76:	b29b      	uxth	r3, r3
    2c78:	4a11      	ldr	r2, [pc, #68]	; (2cc0 <nvm_execute_command+0x114>)
    2c7a:	4313      	orrs	r3, r2
    2c7c:	b29a      	uxth	r2, r3
    2c7e:	697b      	ldr	r3, [r7, #20]
    2c80:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    2c82:	46c0      	nop			; (mov r8, r8)
    2c84:	4b0c      	ldr	r3, [pc, #48]	; (2cb8 <nvm_execute_command+0x10c>)
    2c86:	4798      	blx	r3
    2c88:	0003      	movs	r3, r0
    2c8a:	001a      	movs	r2, r3
    2c8c:	2301      	movs	r3, #1
    2c8e:	4053      	eors	r3, r2
    2c90:	b2db      	uxtb	r3, r3
    2c92:	2b00      	cmp	r3, #0
    2c94:	d1f6      	bne.n	2c84 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    2c96:	697b      	ldr	r3, [r7, #20]
    2c98:	693a      	ldr	r2, [r7, #16]
    2c9a:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    2c9c:	2300      	movs	r3, #0
}
    2c9e:	0018      	movs	r0, r3
    2ca0:	46bd      	mov	sp, r7
    2ca2:	b006      	add	sp, #24
    2ca4:	bd80      	pop	{r7, pc}
    2ca6:	46c0      	nop			; (mov r8, r8)
    2ca8:	200001d4 	.word	0x200001d4
    2cac:	00803fff 	.word	0x00803fff
    2cb0:	00806000 	.word	0x00806000
    2cb4:	41004000 	.word	0x41004000
    2cb8:	00002a51 	.word	0x00002a51
    2cbc:	000171ec 	.word	0x000171ec
    2cc0:	ffffa500 	.word	0xffffa500

00002cc4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b088      	sub	sp, #32
    2cc8:	af00      	add	r7, sp, #0
    2cca:	60f8      	str	r0, [r7, #12]
    2ccc:	60b9      	str	r1, [r7, #8]
    2cce:	1dbb      	adds	r3, r7, #6
    2cd0:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2cd2:	4b4a      	ldr	r3, [pc, #296]	; (2dfc <nvm_write_buffer+0x138>)
    2cd4:	881b      	ldrh	r3, [r3, #0]
    2cd6:	001a      	movs	r2, r3
    2cd8:	4b48      	ldr	r3, [pc, #288]	; (2dfc <nvm_write_buffer+0x138>)
    2cda:	885b      	ldrh	r3, [r3, #2]
    2cdc:	435a      	muls	r2, r3
	if (destination_address >
    2cde:	68fb      	ldr	r3, [r7, #12]
    2ce0:	429a      	cmp	r2, r3
    2ce2:	d201      	bcs.n	2ce8 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2ce4:	2318      	movs	r3, #24
    2ce6:	e084      	b.n	2df2 <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2ce8:	4b44      	ldr	r3, [pc, #272]	; (2dfc <nvm_write_buffer+0x138>)
    2cea:	881b      	ldrh	r3, [r3, #0]
    2cec:	3b01      	subs	r3, #1
    2cee:	001a      	movs	r2, r3
    2cf0:	68fb      	ldr	r3, [r7, #12]
    2cf2:	4013      	ands	r3, r2
    2cf4:	d001      	beq.n	2cfa <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2cf6:	2318      	movs	r3, #24
    2cf8:	e07b      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2cfa:	4b40      	ldr	r3, [pc, #256]	; (2dfc <nvm_write_buffer+0x138>)
    2cfc:	881b      	ldrh	r3, [r3, #0]
    2cfe:	1dba      	adds	r2, r7, #6
    2d00:	8812      	ldrh	r2, [r2, #0]
    2d02:	429a      	cmp	r2, r3
    2d04:	d901      	bls.n	2d0a <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2d06:	2317      	movs	r3, #23
    2d08:	e073      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2d0a:	4b3d      	ldr	r3, [pc, #244]	; (2e00 <nvm_write_buffer+0x13c>)
    2d0c:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2d0e:	4b3d      	ldr	r3, [pc, #244]	; (2e04 <nvm_write_buffer+0x140>)
    2d10:	4798      	blx	r3
    2d12:	0003      	movs	r3, r0
    2d14:	001a      	movs	r2, r3
    2d16:	2301      	movs	r3, #1
    2d18:	4053      	eors	r3, r2
    2d1a:	b2db      	uxtb	r3, r3
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d001      	beq.n	2d24 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
    2d20:	2305      	movs	r3, #5
    2d22:	e066      	b.n	2df2 <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2d24:	697b      	ldr	r3, [r7, #20]
    2d26:	4a38      	ldr	r2, [pc, #224]	; (2e08 <nvm_write_buffer+0x144>)
    2d28:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	4b35      	ldr	r3, [pc, #212]	; (2e04 <nvm_write_buffer+0x140>)
    2d2e:	4798      	blx	r3
    2d30:	0003      	movs	r3, r0
    2d32:	001a      	movs	r2, r3
    2d34:	2301      	movs	r3, #1
    2d36:	4053      	eors	r3, r2
    2d38:	b2db      	uxtb	r3, r3
    2d3a:	2b00      	cmp	r3, #0
    2d3c:	d1f6      	bne.n	2d2c <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2d3e:	697b      	ldr	r3, [r7, #20]
    2d40:	2220      	movs	r2, #32
    2d42:	32ff      	adds	r2, #255	; 0xff
    2d44:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    2d46:	68fb      	ldr	r3, [r7, #12]
    2d48:	085b      	lsrs	r3, r3, #1
    2d4a:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2d4c:	231a      	movs	r3, #26
    2d4e:	18fb      	adds	r3, r7, r3
    2d50:	2200      	movs	r2, #0
    2d52:	801a      	strh	r2, [r3, #0]
    2d54:	e032      	b.n	2dbc <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2d56:	231a      	movs	r3, #26
    2d58:	18fb      	adds	r3, r7, r3
    2d5a:	881b      	ldrh	r3, [r3, #0]
    2d5c:	68ba      	ldr	r2, [r7, #8]
    2d5e:	18d3      	adds	r3, r2, r3
    2d60:	781a      	ldrb	r2, [r3, #0]
    2d62:	2318      	movs	r3, #24
    2d64:	18fb      	adds	r3, r7, r3
    2d66:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2d68:	231a      	movs	r3, #26
    2d6a:	18fb      	adds	r3, r7, r3
    2d6c:	881a      	ldrh	r2, [r3, #0]
    2d6e:	1dbb      	adds	r3, r7, #6
    2d70:	881b      	ldrh	r3, [r3, #0]
    2d72:	3b01      	subs	r3, #1
    2d74:	429a      	cmp	r2, r3
    2d76:	da11      	bge.n	2d9c <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
    2d78:	231a      	movs	r3, #26
    2d7a:	18fb      	adds	r3, r7, r3
    2d7c:	881b      	ldrh	r3, [r3, #0]
    2d7e:	3301      	adds	r3, #1
    2d80:	68ba      	ldr	r2, [r7, #8]
    2d82:	18d3      	adds	r3, r2, r3
    2d84:	781b      	ldrb	r3, [r3, #0]
    2d86:	021b      	lsls	r3, r3, #8
    2d88:	b21a      	sxth	r2, r3
    2d8a:	2318      	movs	r3, #24
    2d8c:	18fb      	adds	r3, r7, r3
    2d8e:	2100      	movs	r1, #0
    2d90:	5e5b      	ldrsh	r3, [r3, r1]
    2d92:	4313      	orrs	r3, r2
    2d94:	b21a      	sxth	r2, r3
    2d96:	2318      	movs	r3, #24
    2d98:	18fb      	adds	r3, r7, r3
    2d9a:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    2d9c:	69fb      	ldr	r3, [r7, #28]
    2d9e:	1c5a      	adds	r2, r3, #1
    2da0:	61fa      	str	r2, [r7, #28]
    2da2:	005b      	lsls	r3, r3, #1
    2da4:	001a      	movs	r2, r3
    2da6:	2318      	movs	r3, #24
    2da8:	18fb      	adds	r3, r7, r3
    2daa:	881b      	ldrh	r3, [r3, #0]
    2dac:	8013      	strh	r3, [r2, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2dae:	231a      	movs	r3, #26
    2db0:	18fb      	adds	r3, r7, r3
    2db2:	221a      	movs	r2, #26
    2db4:	18ba      	adds	r2, r7, r2
    2db6:	8812      	ldrh	r2, [r2, #0]
    2db8:	3202      	adds	r2, #2
    2dba:	801a      	strh	r2, [r3, #0]
    2dbc:	231a      	movs	r3, #26
    2dbe:	18fa      	adds	r2, r7, r3
    2dc0:	1dbb      	adds	r3, r7, #6
    2dc2:	8812      	ldrh	r2, [r2, #0]
    2dc4:	881b      	ldrh	r3, [r3, #0]
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d3c5      	bcc.n	2d56 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2dca:	4b0c      	ldr	r3, [pc, #48]	; (2dfc <nvm_write_buffer+0x138>)
    2dcc:	791b      	ldrb	r3, [r3, #4]
    2dce:	2201      	movs	r2, #1
    2dd0:	4053      	eors	r3, r2
    2dd2:	b2db      	uxtb	r3, r3
    2dd4:	2b00      	cmp	r3, #0
    2dd6:	d00b      	beq.n	2df0 <nvm_write_buffer+0x12c>
    2dd8:	1dbb      	adds	r3, r7, #6
    2dda:	881b      	ldrh	r3, [r3, #0]
    2ddc:	2b3f      	cmp	r3, #63	; 0x3f
    2dde:	d807      	bhi.n	2df0 <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    2de0:	68fb      	ldr	r3, [r7, #12]
    2de2:	2200      	movs	r2, #0
    2de4:	0019      	movs	r1, r3
    2de6:	2004      	movs	r0, #4
    2de8:	4b08      	ldr	r3, [pc, #32]	; (2e0c <nvm_write_buffer+0x148>)
    2dea:	4798      	blx	r3
    2dec:	0003      	movs	r3, r0
    2dee:	e000      	b.n	2df2 <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    2df0:	2300      	movs	r3, #0
}
    2df2:	0018      	movs	r0, r3
    2df4:	46bd      	mov	sp, r7
    2df6:	b008      	add	sp, #32
    2df8:	bd80      	pop	{r7, pc}
    2dfa:	46c0      	nop			; (mov r8, r8)
    2dfc:	200001d4 	.word	0x200001d4
    2e00:	41004000 	.word	0x41004000
    2e04:	00002a51 	.word	0x00002a51
    2e08:	ffffa544 	.word	0xffffa544
    2e0c:	00002bad 	.word	0x00002bad

00002e10 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2e10:	b580      	push	{r7, lr}
    2e12:	b088      	sub	sp, #32
    2e14:	af00      	add	r7, sp, #0
    2e16:	60f8      	str	r0, [r7, #12]
    2e18:	60b9      	str	r1, [r7, #8]
    2e1a:	1dbb      	adds	r3, r7, #6
    2e1c:	801a      	strh	r2, [r3, #0]
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2e1e:	4b38      	ldr	r3, [pc, #224]	; (2f00 <nvm_read_buffer+0xf0>)
    2e20:	881b      	ldrh	r3, [r3, #0]
    2e22:	001a      	movs	r2, r3
    2e24:	4b36      	ldr	r3, [pc, #216]	; (2f00 <nvm_read_buffer+0xf0>)
    2e26:	885b      	ldrh	r3, [r3, #2]
    2e28:	435a      	muls	r2, r3
	if (source_address >
    2e2a:	68fb      	ldr	r3, [r7, #12]
    2e2c:	429a      	cmp	r2, r3
    2e2e:	d201      	bcs.n	2e34 <nvm_read_buffer+0x24>
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    2e30:	2318      	movs	r3, #24
    2e32:	e060      	b.n	2ef6 <nvm_read_buffer+0xe6>
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    2e34:	4b32      	ldr	r3, [pc, #200]	; (2f00 <nvm_read_buffer+0xf0>)
    2e36:	881b      	ldrh	r3, [r3, #0]
    2e38:	3b01      	subs	r3, #1
    2e3a:	001a      	movs	r2, r3
    2e3c:	68fb      	ldr	r3, [r7, #12]
    2e3e:	4013      	ands	r3, r2
    2e40:	d001      	beq.n	2e46 <nvm_read_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    2e42:	2318      	movs	r3, #24
    2e44:	e057      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2e46:	4b2e      	ldr	r3, [pc, #184]	; (2f00 <nvm_read_buffer+0xf0>)
    2e48:	881b      	ldrh	r3, [r3, #0]
    2e4a:	1dba      	adds	r2, r7, #6
    2e4c:	8812      	ldrh	r2, [r2, #0]
    2e4e:	429a      	cmp	r2, r3
    2e50:	d901      	bls.n	2e56 <nvm_read_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    2e52:	2317      	movs	r3, #23
    2e54:	e04f      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2e56:	4b2b      	ldr	r3, [pc, #172]	; (2f04 <nvm_read_buffer+0xf4>)
    2e58:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2e5a:	4b2b      	ldr	r3, [pc, #172]	; (2f08 <nvm_read_buffer+0xf8>)
    2e5c:	4798      	blx	r3
    2e5e:	0003      	movs	r3, r0
    2e60:	001a      	movs	r2, r3
    2e62:	2301      	movs	r3, #1
    2e64:	4053      	eors	r3, r2
    2e66:	b2db      	uxtb	r3, r3
    2e68:	2b00      	cmp	r3, #0
    2e6a:	d001      	beq.n	2e70 <nvm_read_buffer+0x60>
		return STATUS_BUSY;
    2e6c:	2305      	movs	r3, #5
    2e6e:	e042      	b.n	2ef6 <nvm_read_buffer+0xe6>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2e70:	697b      	ldr	r3, [r7, #20]
    2e72:	2220      	movs	r2, #32
    2e74:	32ff      	adds	r2, #255	; 0xff
    2e76:	831a      	strh	r2, [r3, #24]

	uint32_t page_address = source_address / 2;
    2e78:	68fb      	ldr	r3, [r7, #12]
    2e7a:	085b      	lsrs	r3, r3, #1
    2e7c:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2e7e:	231a      	movs	r3, #26
    2e80:	18fb      	adds	r3, r7, r3
    2e82:	2200      	movs	r2, #0
    2e84:	801a      	strh	r2, [r3, #0]
    2e86:	e02e      	b.n	2ee6 <nvm_read_buffer+0xd6>
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2e88:	69fb      	ldr	r3, [r7, #28]
    2e8a:	1c5a      	adds	r2, r3, #1
    2e8c:	61fa      	str	r2, [r7, #28]
    2e8e:	005b      	lsls	r3, r3, #1
    2e90:	001a      	movs	r2, r3
    2e92:	2312      	movs	r3, #18
    2e94:	18fb      	adds	r3, r7, r3
    2e96:	8812      	ldrh	r2, [r2, #0]
    2e98:	801a      	strh	r2, [r3, #0]

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    2e9a:	231a      	movs	r3, #26
    2e9c:	18fb      	adds	r3, r7, r3
    2e9e:	881b      	ldrh	r3, [r3, #0]
    2ea0:	68ba      	ldr	r2, [r7, #8]
    2ea2:	18d3      	adds	r3, r2, r3
    2ea4:	2212      	movs	r2, #18
    2ea6:	18ba      	adds	r2, r7, r2
    2ea8:	8812      	ldrh	r2, [r2, #0]
    2eaa:	b2d2      	uxtb	r2, r2
    2eac:	701a      	strb	r2, [r3, #0]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2eae:	231a      	movs	r3, #26
    2eb0:	18fb      	adds	r3, r7, r3
    2eb2:	881a      	ldrh	r2, [r3, #0]
    2eb4:	1dbb      	adds	r3, r7, #6
    2eb6:	881b      	ldrh	r3, [r3, #0]
    2eb8:	3b01      	subs	r3, #1
    2eba:	429a      	cmp	r2, r3
    2ebc:	da0c      	bge.n	2ed8 <nvm_read_buffer+0xc8>
			buffer[i + 1] = (data >> 8);
    2ebe:	231a      	movs	r3, #26
    2ec0:	18fb      	adds	r3, r7, r3
    2ec2:	881b      	ldrh	r3, [r3, #0]
    2ec4:	3301      	adds	r3, #1
    2ec6:	68ba      	ldr	r2, [r7, #8]
    2ec8:	18d3      	adds	r3, r2, r3
    2eca:	2212      	movs	r2, #18
    2ecc:	18ba      	adds	r2, r7, r2
    2ece:	8812      	ldrh	r2, [r2, #0]
    2ed0:	0a12      	lsrs	r2, r2, #8
    2ed2:	b292      	uxth	r2, r2
    2ed4:	b2d2      	uxtb	r2, r2
    2ed6:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    2ed8:	231a      	movs	r3, #26
    2eda:	18fb      	adds	r3, r7, r3
    2edc:	221a      	movs	r2, #26
    2ede:	18ba      	adds	r2, r7, r2
    2ee0:	8812      	ldrh	r2, [r2, #0]
    2ee2:	3202      	adds	r2, #2
    2ee4:	801a      	strh	r2, [r3, #0]
    2ee6:	231a      	movs	r3, #26
    2ee8:	18fa      	adds	r2, r7, r3
    2eea:	1dbb      	adds	r3, r7, #6
    2eec:	8812      	ldrh	r2, [r2, #0]
    2eee:	881b      	ldrh	r3, [r3, #0]
    2ef0:	429a      	cmp	r2, r3
    2ef2:	d3c9      	bcc.n	2e88 <nvm_read_buffer+0x78>
		}
	}

	return STATUS_OK;
    2ef4:	2300      	movs	r3, #0
}
    2ef6:	0018      	movs	r0, r3
    2ef8:	46bd      	mov	sp, r7
    2efa:	b008      	add	sp, #32
    2efc:	bd80      	pop	{r7, pc}
    2efe:	46c0      	nop			; (mov r8, r8)
    2f00:	200001d4 	.word	0x200001d4
    2f04:	41004000 	.word	0x41004000
    2f08:	00002a51 	.word	0x00002a51

00002f0c <nvm_erase_row>:
 *                                 acceptable range of the NVM memory region or
 *                                 not aligned to the start of a row
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2f0c:	b580      	push	{r7, lr}
    2f0e:	b084      	sub	sp, #16
    2f10:	af00      	add	r7, sp, #0
    2f12:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2f14:	4b1e      	ldr	r3, [pc, #120]	; (2f90 <nvm_erase_row+0x84>)
    2f16:	881b      	ldrh	r3, [r3, #0]
    2f18:	001a      	movs	r2, r3
    2f1a:	4b1d      	ldr	r3, [pc, #116]	; (2f90 <nvm_erase_row+0x84>)
    2f1c:	885b      	ldrh	r3, [r3, #2]
    2f1e:	435a      	muls	r2, r3
	if (row_address >
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	429a      	cmp	r2, r3
    2f24:	d201      	bcs.n	2f2a <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    2f26:	2318      	movs	r3, #24
    2f28:	e02d      	b.n	2f86 <nvm_erase_row+0x7a>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2f2a:	4b19      	ldr	r3, [pc, #100]	; (2f90 <nvm_erase_row+0x84>)
    2f2c:	881b      	ldrh	r3, [r3, #0]
    2f2e:	009b      	lsls	r3, r3, #2
    2f30:	3b01      	subs	r3, #1
    2f32:	001a      	movs	r2, r3
    2f34:	687b      	ldr	r3, [r7, #4]
    2f36:	4013      	ands	r3, r2
    2f38:	d001      	beq.n	2f3e <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
    2f3a:	2318      	movs	r3, #24
    2f3c:	e023      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2f3e:	4b15      	ldr	r3, [pc, #84]	; (2f94 <nvm_erase_row+0x88>)
    2f40:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2f42:	4b15      	ldr	r3, [pc, #84]	; (2f98 <nvm_erase_row+0x8c>)
    2f44:	4798      	blx	r3
    2f46:	0003      	movs	r3, r0
    2f48:	001a      	movs	r2, r3
    2f4a:	2301      	movs	r3, #1
    2f4c:	4053      	eors	r3, r2
    2f4e:	b2db      	uxtb	r3, r3
    2f50:	2b00      	cmp	r3, #0
    2f52:	d001      	beq.n	2f58 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
    2f54:	2305      	movs	r3, #5
    2f56:	e016      	b.n	2f86 <nvm_erase_row+0x7a>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2f58:	68fb      	ldr	r3, [r7, #12]
    2f5a:	2220      	movs	r2, #32
    2f5c:	32ff      	adds	r2, #255	; 0xff
    2f5e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2f60:	687b      	ldr	r3, [r7, #4]
    2f62:	089b      	lsrs	r3, r3, #2
    2f64:	005a      	lsls	r2, r3, #1
    2f66:	68fb      	ldr	r3, [r7, #12]
    2f68:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2f6a:	68fb      	ldr	r3, [r7, #12]
    2f6c:	4a0b      	ldr	r2, [pc, #44]	; (2f9c <nvm_erase_row+0x90>)
    2f6e:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
    2f70:	46c0      	nop			; (mov r8, r8)
    2f72:	4b09      	ldr	r3, [pc, #36]	; (2f98 <nvm_erase_row+0x8c>)
    2f74:	4798      	blx	r3
    2f76:	0003      	movs	r3, r0
    2f78:	001a      	movs	r2, r3
    2f7a:	2301      	movs	r3, #1
    2f7c:	4053      	eors	r3, r2
    2f7e:	b2db      	uxtb	r3, r3
    2f80:	2b00      	cmp	r3, #0
    2f82:	d1f6      	bne.n	2f72 <nvm_erase_row+0x66>
	}

	return STATUS_OK;
    2f84:	2300      	movs	r3, #0
}
    2f86:	0018      	movs	r0, r3
    2f88:	46bd      	mov	sp, r7
    2f8a:	b004      	add	sp, #16
    2f8c:	bd80      	pop	{r7, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)
    2f90:	200001d4 	.word	0x200001d4
    2f94:	41004000 	.word	0x41004000
    2f98:	00002a51 	.word	0x00002a51
    2f9c:	ffffa502 	.word	0xffffa502

00002fa0 <nvm_get_parameters>:
 * \param[out] parameters    Parameter structure, which holds page size and
 *                           number of pages in the NVM memory
 */
void nvm_get_parameters(
		struct nvm_parameters *const parameters)
{
    2fa0:	b580      	push	{r7, lr}
    2fa2:	b086      	sub	sp, #24
    2fa4:	af00      	add	r7, sp, #0
    2fa6:	6078      	str	r0, [r7, #4]
	/* Sanity check parameters */
	Assert(parameters);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    2fa8:	4b2a      	ldr	r3, [pc, #168]	; (3054 <nvm_get_parameters+0xb4>)
    2faa:	617b      	str	r3, [r7, #20]

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2fac:	697b      	ldr	r3, [r7, #20]
    2fae:	2220      	movs	r2, #32
    2fb0:	32ff      	adds	r2, #255	; 0xff
    2fb2:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    2fb4:	697b      	ldr	r3, [r7, #20]
    2fb6:	689b      	ldr	r3, [r3, #8]
    2fb8:	613b      	str	r3, [r7, #16]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    2fba:	693b      	ldr	r3, [r7, #16]
    2fbc:	0c1b      	lsrs	r3, r3, #16
    2fbe:	2207      	movs	r2, #7
    2fc0:	4013      	ands	r3, r2
    2fc2:	2208      	movs	r2, #8
    2fc4:	409a      	lsls	r2, r3
    2fc6:	0013      	movs	r3, r2
	parameters->page_size =
    2fc8:	b2da      	uxtb	r2, r3
    2fca:	687b      	ldr	r3, [r7, #4]
    2fcc:	701a      	strb	r2, [r3, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    2fce:	693b      	ldr	r3, [r7, #16]
    2fd0:	b29a      	uxth	r2, r3
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	805a      	strh	r2, [r3, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    2fd6:	4b20      	ldr	r3, [pc, #128]	; (3058 <nvm_get_parameters+0xb8>)
    2fd8:	881b      	ldrh	r3, [r3, #0]
    2fda:	b29b      	uxth	r3, r3
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    2fdc:	091b      	lsrs	r3, r3, #4
    2fde:	b29a      	uxth	r2, r3
	uint16_t eeprom_fuse_value =
    2fe0:	230e      	movs	r3, #14
    2fe2:	18fb      	adds	r3, r7, r3
    2fe4:	2107      	movs	r1, #7
    2fe6:	400a      	ands	r2, r1
    2fe8:	801a      	strh	r2, [r3, #0]

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    2fea:	230e      	movs	r3, #14
    2fec:	18fb      	adds	r3, r7, r3
    2fee:	881b      	ldrh	r3, [r3, #0]
    2ff0:	2b07      	cmp	r3, #7
    2ff2:	d103      	bne.n	2ffc <nvm_get_parameters+0x5c>
		parameters->eeprom_number_of_pages = 0;
    2ff4:	687b      	ldr	r3, [r7, #4]
    2ff6:	2200      	movs	r2, #0
    2ff8:	605a      	str	r2, [r3, #4]
    2ffa:	e00a      	b.n	3012 <nvm_get_parameters+0x72>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    2ffc:	230e      	movs	r3, #14
    2ffe:	18fb      	adds	r3, r7, r3
    3000:	881b      	ldrh	r3, [r3, #0]
    3002:	2206      	movs	r2, #6
    3004:	1ad3      	subs	r3, r2, r3
    3006:	2204      	movs	r2, #4
    3008:	409a      	lsls	r2, r3
    300a:	0013      	movs	r3, r2
    300c:	001a      	movs	r2, r3
		parameters->eeprom_number_of_pages =
    300e:	687b      	ldr	r3, [r7, #4]
    3010:	605a      	str	r2, [r3, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    3012:	4b11      	ldr	r3, [pc, #68]	; (3058 <nvm_get_parameters+0xb8>)
    3014:	881b      	ldrh	r3, [r3, #0]
    3016:	b29a      	uxth	r2, r3
	uint16_t boot_fuse_value =
    3018:	230c      	movs	r3, #12
    301a:	18fb      	adds	r3, r7, r3
    301c:	2107      	movs	r1, #7
    301e:	400a      	ands	r2, r1
    3020:	801a      	strh	r2, [r3, #0]
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    3022:	230c      	movs	r3, #12
    3024:	18fb      	adds	r3, r7, r3
    3026:	881b      	ldrh	r3, [r3, #0]
    3028:	2b07      	cmp	r3, #7
    302a:	d103      	bne.n	3034 <nvm_get_parameters+0x94>
		parameters->bootloader_number_of_pages = 0;
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	2200      	movs	r2, #0
    3030:	609a      	str	r2, [r3, #8]
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    3032:	e00a      	b.n	304a <nvm_get_parameters+0xaa>
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    3034:	230c      	movs	r3, #12
    3036:	18fb      	adds	r3, r7, r3
    3038:	881b      	ldrh	r3, [r3, #0]
    303a:	2207      	movs	r2, #7
    303c:	1ad3      	subs	r3, r2, r3
    303e:	2204      	movs	r2, #4
    3040:	409a      	lsls	r2, r3
    3042:	0013      	movs	r3, r2
    3044:	001a      	movs	r2, r3
		parameters->bootloader_number_of_pages =
    3046:	687b      	ldr	r3, [r7, #4]
    3048:	609a      	str	r2, [r3, #8]
}
    304a:	46c0      	nop			; (mov r8, r8)
    304c:	46bd      	mov	sp, r7
    304e:	b006      	add	sp, #24
    3050:	bd80      	pop	{r7, pc}
    3052:	46c0      	nop			; (mov r8, r8)
    3054:	41004000 	.word	0x41004000
    3058:	00804000 	.word	0x00804000

0000305c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    305c:	b580      	push	{r7, lr}
    305e:	af00      	add	r7, sp, #0
    3060:	2000      	movs	r0, #0
    3062:	4b02      	ldr	r3, [pc, #8]	; (306c <TCC0_Handler+0x10>)
    3064:	4798      	blx	r3
    3066:	46c0      	nop			; (mov r8, r8)
    3068:	46bd      	mov	sp, r7
    306a:	bd80      	pop	{r7, pc}
    306c:	00003099 	.word	0x00003099

00003070 <TCC1_Handler>:
    3070:	b580      	push	{r7, lr}
    3072:	af00      	add	r7, sp, #0
    3074:	2001      	movs	r0, #1
    3076:	4b02      	ldr	r3, [pc, #8]	; (3080 <TCC1_Handler+0x10>)
    3078:	4798      	blx	r3
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	46bd      	mov	sp, r7
    307e:	bd80      	pop	{r7, pc}
    3080:	00003099 	.word	0x00003099

00003084 <TCC2_Handler>:
    3084:	b580      	push	{r7, lr}
    3086:	af00      	add	r7, sp, #0
    3088:	2002      	movs	r0, #2
    308a:	4b02      	ldr	r3, [pc, #8]	; (3094 <TCC2_Handler+0x10>)
    308c:	4798      	blx	r3
    308e:	46c0      	nop			; (mov r8, r8)
    3090:	46bd      	mov	sp, r7
    3092:	bd80      	pop	{r7, pc}
    3094:	00003099 	.word	0x00003099

00003098 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    3098:	b580      	push	{r7, lr}
    309a:	b086      	sub	sp, #24
    309c:	af00      	add	r7, sp, #0
    309e:	0002      	movs	r2, r0
    30a0:	1dfb      	adds	r3, r7, #7
    30a2:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    30a4:	1dfb      	adds	r3, r7, #7
    30a6:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    30a8:	4b18      	ldr	r3, [pc, #96]	; (310c <_tcc_interrupt_handler+0x74>)
    30aa:	0092      	lsls	r2, r2, #2
    30ac:	58d3      	ldr	r3, [r2, r3]
    30ae:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30b0:	693b      	ldr	r3, [r7, #16]
    30b2:	681b      	ldr	r3, [r3, #0]
    30b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    30b6:	693b      	ldr	r3, [r7, #16]
    30b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30ba:	401a      	ands	r2, r3
			module->enable_callback_mask);
    30bc:	693b      	ldr	r3, [r7, #16]
    30be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    30c0:	4013      	ands	r3, r2
    30c2:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30c4:	2300      	movs	r3, #0
    30c6:	617b      	str	r3, [r7, #20]
    30c8:	e019      	b.n	30fe <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    30ca:	4b11      	ldr	r3, [pc, #68]	; (3110 <_tcc_interrupt_handler+0x78>)
    30cc:	697a      	ldr	r2, [r7, #20]
    30ce:	0092      	lsls	r2, r2, #2
    30d0:	58d3      	ldr	r3, [r2, r3]
    30d2:	68fa      	ldr	r2, [r7, #12]
    30d4:	4013      	ands	r3, r2
    30d6:	d00f      	beq.n	30f8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    30d8:	693a      	ldr	r2, [r7, #16]
    30da:	697b      	ldr	r3, [r7, #20]
    30dc:	009b      	lsls	r3, r3, #2
    30de:	18d3      	adds	r3, r2, r3
    30e0:	3304      	adds	r3, #4
    30e2:	681b      	ldr	r3, [r3, #0]
    30e4:	693a      	ldr	r2, [r7, #16]
    30e6:	0010      	movs	r0, r2
    30e8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    30ea:	693b      	ldr	r3, [r7, #16]
    30ec:	681b      	ldr	r3, [r3, #0]
    30ee:	4a08      	ldr	r2, [pc, #32]	; (3110 <_tcc_interrupt_handler+0x78>)
    30f0:	6979      	ldr	r1, [r7, #20]
    30f2:	0089      	lsls	r1, r1, #2
    30f4:	588a      	ldr	r2, [r1, r2]
    30f6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    30f8:	697b      	ldr	r3, [r7, #20]
    30fa:	3301      	adds	r3, #1
    30fc:	617b      	str	r3, [r7, #20]
    30fe:	697b      	ldr	r3, [r7, #20]
    3100:	2b0b      	cmp	r3, #11
    3102:	dde2      	ble.n	30ca <_tcc_interrupt_handler+0x32>
		}
	}
}
    3104:	46c0      	nop			; (mov r8, r8)
    3106:	46bd      	mov	sp, r7
    3108:	b006      	add	sp, #24
    310a:	bd80      	pop	{r7, pc}
    310c:	20000450 	.word	0x20000450
    3110:	00017304 	.word	0x00017304

00003114 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    3114:	b580      	push	{r7, lr}
    3116:	af00      	add	r7, sp, #0
    3118:	2000      	movs	r0, #0
    311a:	4b02      	ldr	r3, [pc, #8]	; (3124 <TC3_Handler+0x10>)
    311c:	4798      	blx	r3
    311e:	46c0      	nop			; (mov r8, r8)
    3120:	46bd      	mov	sp, r7
    3122:	bd80      	pop	{r7, pc}
    3124:	00003151 	.word	0x00003151

00003128 <TC4_Handler>:
    3128:	b580      	push	{r7, lr}
    312a:	af00      	add	r7, sp, #0
    312c:	2001      	movs	r0, #1
    312e:	4b02      	ldr	r3, [pc, #8]	; (3138 <TC4_Handler+0x10>)
    3130:	4798      	blx	r3
    3132:	46c0      	nop			; (mov r8, r8)
    3134:	46bd      	mov	sp, r7
    3136:	bd80      	pop	{r7, pc}
    3138:	00003151 	.word	0x00003151

0000313c <TC5_Handler>:
    313c:	b580      	push	{r7, lr}
    313e:	af00      	add	r7, sp, #0
    3140:	2002      	movs	r0, #2
    3142:	4b02      	ldr	r3, [pc, #8]	; (314c <TC5_Handler+0x10>)
    3144:	4798      	blx	r3
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	46bd      	mov	sp, r7
    314a:	bd80      	pop	{r7, pc}
    314c:	00003151 	.word	0x00003151

00003150 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3150:	b580      	push	{r7, lr}
    3152:	b084      	sub	sp, #16
    3154:	af00      	add	r7, sp, #0
    3156:	0002      	movs	r2, r0
    3158:	1dfb      	adds	r3, r7, #7
    315a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    315c:	1dfb      	adds	r3, r7, #7
    315e:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    3160:	4b28      	ldr	r3, [pc, #160]	; (3204 <_tc_interrupt_handler+0xb4>)
    3162:	0092      	lsls	r2, r2, #2
    3164:	58d3      	ldr	r3, [r2, r3]
    3166:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3168:	68fb      	ldr	r3, [r7, #12]
    316a:	681b      	ldr	r3, [r3, #0]
    316c:	7b9b      	ldrb	r3, [r3, #14]
    316e:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    3170:	68fa      	ldr	r2, [r7, #12]
    3172:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3174:	4013      	ands	r3, r2
    3176:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    3178:	68fb      	ldr	r3, [r7, #12]
    317a:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    317c:	230b      	movs	r3, #11
    317e:	18fb      	adds	r3, r7, r3
    3180:	400a      	ands	r2, r1
    3182:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3184:	230b      	movs	r3, #11
    3186:	18fb      	adds	r3, r7, r3
    3188:	781b      	ldrb	r3, [r3, #0]
    318a:	2201      	movs	r2, #1
    318c:	4013      	ands	r3, r2
    318e:	d008      	beq.n	31a2 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3190:	68fb      	ldr	r3, [r7, #12]
    3192:	689b      	ldr	r3, [r3, #8]
    3194:	68fa      	ldr	r2, [r7, #12]
    3196:	0010      	movs	r0, r2
    3198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    319a:	68fb      	ldr	r3, [r7, #12]
    319c:	681b      	ldr	r3, [r3, #0]
    319e:	2201      	movs	r2, #1
    31a0:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    31a2:	230b      	movs	r3, #11
    31a4:	18fb      	adds	r3, r7, r3
    31a6:	781b      	ldrb	r3, [r3, #0]
    31a8:	2202      	movs	r2, #2
    31aa:	4013      	ands	r3, r2
    31ac:	d008      	beq.n	31c0 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    31ae:	68fb      	ldr	r3, [r7, #12]
    31b0:	68db      	ldr	r3, [r3, #12]
    31b2:	68fa      	ldr	r2, [r7, #12]
    31b4:	0010      	movs	r0, r2
    31b6:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    31b8:	68fb      	ldr	r3, [r7, #12]
    31ba:	681b      	ldr	r3, [r3, #0]
    31bc:	2202      	movs	r2, #2
    31be:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    31c0:	230b      	movs	r3, #11
    31c2:	18fb      	adds	r3, r7, r3
    31c4:	781b      	ldrb	r3, [r3, #0]
    31c6:	2210      	movs	r2, #16
    31c8:	4013      	ands	r3, r2
    31ca:	d008      	beq.n	31de <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    31cc:	68fb      	ldr	r3, [r7, #12]
    31ce:	691b      	ldr	r3, [r3, #16]
    31d0:	68fa      	ldr	r2, [r7, #12]
    31d2:	0010      	movs	r0, r2
    31d4:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	681b      	ldr	r3, [r3, #0]
    31da:	2210      	movs	r2, #16
    31dc:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    31de:	230b      	movs	r3, #11
    31e0:	18fb      	adds	r3, r7, r3
    31e2:	781b      	ldrb	r3, [r3, #0]
    31e4:	2220      	movs	r2, #32
    31e6:	4013      	ands	r3, r2
    31e8:	d008      	beq.n	31fc <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    31ea:	68fb      	ldr	r3, [r7, #12]
    31ec:	695b      	ldr	r3, [r3, #20]
    31ee:	68fa      	ldr	r2, [r7, #12]
    31f0:	0010      	movs	r0, r2
    31f2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    31f4:	68fb      	ldr	r3, [r7, #12]
    31f6:	681b      	ldr	r3, [r3, #0]
    31f8:	2220      	movs	r2, #32
    31fa:	739a      	strb	r2, [r3, #14]
	}
}
    31fc:	46c0      	nop			; (mov r8, r8)
    31fe:	46bd      	mov	sp, r7
    3200:	b004      	add	sp, #16
    3202:	bd80      	pop	{r7, pc}
    3204:	2000045c 	.word	0x2000045c

00003208 <system_gclk_chan_get_config_defaults>:
{
    3208:	b580      	push	{r7, lr}
    320a:	b082      	sub	sp, #8
    320c:	af00      	add	r7, sp, #0
    320e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    3210:	687b      	ldr	r3, [r7, #4]
    3212:	2200      	movs	r2, #0
    3214:	701a      	strb	r2, [r3, #0]
}
    3216:	46c0      	nop			; (mov r8, r8)
    3218:	46bd      	mov	sp, r7
    321a:	b002      	add	sp, #8
    321c:	bd80      	pop	{r7, pc}
	...

00003220 <system_apb_clock_set_mask>:
{
    3220:	b580      	push	{r7, lr}
    3222:	b082      	sub	sp, #8
    3224:	af00      	add	r7, sp, #0
    3226:	0002      	movs	r2, r0
    3228:	6039      	str	r1, [r7, #0]
    322a:	1dfb      	adds	r3, r7, #7
    322c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    322e:	1dfb      	adds	r3, r7, #7
    3230:	781b      	ldrb	r3, [r3, #0]
    3232:	2b01      	cmp	r3, #1
    3234:	d00a      	beq.n	324c <system_apb_clock_set_mask+0x2c>
    3236:	2b02      	cmp	r3, #2
    3238:	d00f      	beq.n	325a <system_apb_clock_set_mask+0x3a>
    323a:	2b00      	cmp	r3, #0
    323c:	d114      	bne.n	3268 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    323e:	4b0e      	ldr	r3, [pc, #56]	; (3278 <system_apb_clock_set_mask+0x58>)
    3240:	4a0d      	ldr	r2, [pc, #52]	; (3278 <system_apb_clock_set_mask+0x58>)
    3242:	6991      	ldr	r1, [r2, #24]
    3244:	683a      	ldr	r2, [r7, #0]
    3246:	430a      	orrs	r2, r1
    3248:	619a      	str	r2, [r3, #24]
			break;
    324a:	e00f      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    324c:	4b0a      	ldr	r3, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    324e:	4a0a      	ldr	r2, [pc, #40]	; (3278 <system_apb_clock_set_mask+0x58>)
    3250:	69d1      	ldr	r1, [r2, #28]
    3252:	683a      	ldr	r2, [r7, #0]
    3254:	430a      	orrs	r2, r1
    3256:	61da      	str	r2, [r3, #28]
			break;
    3258:	e008      	b.n	326c <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    325a:	4b07      	ldr	r3, [pc, #28]	; (3278 <system_apb_clock_set_mask+0x58>)
    325c:	4a06      	ldr	r2, [pc, #24]	; (3278 <system_apb_clock_set_mask+0x58>)
    325e:	6a11      	ldr	r1, [r2, #32]
    3260:	683a      	ldr	r2, [r7, #0]
    3262:	430a      	orrs	r2, r1
    3264:	621a      	str	r2, [r3, #32]
			break;
    3266:	e001      	b.n	326c <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    3268:	2317      	movs	r3, #23
    326a:	e000      	b.n	326e <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    326c:	2300      	movs	r3, #0
}
    326e:	0018      	movs	r0, r3
    3270:	46bd      	mov	sp, r7
    3272:	b002      	add	sp, #8
    3274:	bd80      	pop	{r7, pc}
    3276:	46c0      	nop			; (mov r8, r8)
    3278:	40000400 	.word	0x40000400

0000327c <system_pinmux_get_config_defaults>:
{
    327c:	b580      	push	{r7, lr}
    327e:	b082      	sub	sp, #8
    3280:	af00      	add	r7, sp, #0
    3282:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	2280      	movs	r2, #128	; 0x80
    3288:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	2200      	movs	r2, #0
    328e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	2201      	movs	r2, #1
    3294:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	2200      	movs	r2, #0
    329a:	70da      	strb	r2, [r3, #3]
}
    329c:	46c0      	nop			; (mov r8, r8)
    329e:	46bd      	mov	sp, r7
    32a0:	b002      	add	sp, #8
    32a2:	bd80      	pop	{r7, pc}

000032a4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    32a4:	b580      	push	{r7, lr}
    32a6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    32a8:	4b05      	ldr	r3, [pc, #20]	; (32c0 <system_is_debugger_present+0x1c>)
    32aa:	789b      	ldrb	r3, [r3, #2]
    32ac:	b2db      	uxtb	r3, r3
    32ae:	001a      	movs	r2, r3
    32b0:	2302      	movs	r3, #2
    32b2:	4013      	ands	r3, r2
    32b4:	1e5a      	subs	r2, r3, #1
    32b6:	4193      	sbcs	r3, r2
    32b8:	b2db      	uxtb	r3, r3
}
    32ba:	0018      	movs	r0, r3
    32bc:	46bd      	mov	sp, r7
    32be:	bd80      	pop	{r7, pc}
    32c0:	41002000 	.word	0x41002000

000032c4 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b084      	sub	sp, #16
    32c8:	af00      	add	r7, sp, #0
    32ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	681b      	ldr	r3, [r3, #0]
    32d0:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    32d2:	68fb      	ldr	r3, [r7, #12]
    32d4:	69db      	ldr	r3, [r3, #28]
    32d6:	2207      	movs	r2, #7
    32d8:	4013      	ands	r3, r2
    32da:	1e5a      	subs	r2, r3, #1
    32dc:	4193      	sbcs	r3, r2
    32de:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    32e0:	0018      	movs	r0, r3
    32e2:	46bd      	mov	sp, r7
    32e4:	b004      	add	sp, #16
    32e6:	bd80      	pop	{r7, pc}

000032e8 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    32e8:	b580      	push	{r7, lr}
    32ea:	b082      	sub	sp, #8
    32ec:	af00      	add	r7, sp, #0
    32ee:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    32f0:	46c0      	nop			; (mov r8, r8)
    32f2:	687b      	ldr	r3, [r7, #4]
    32f4:	0018      	movs	r0, r3
    32f6:	4b04      	ldr	r3, [pc, #16]	; (3308 <_i2c_master_wait_for_sync+0x20>)
    32f8:	4798      	blx	r3
    32fa:	1e03      	subs	r3, r0, #0
    32fc:	d1f9      	bne.n	32f2 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	46bd      	mov	sp, r7
    3302:	b002      	add	sp, #8
    3304:	bd80      	pop	{r7, pc}
    3306:	46c0      	nop			; (mov r8, r8)
    3308:	000032c5 	.word	0x000032c5

0000330c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
    330c:	b5f0      	push	{r4, r5, r6, r7, lr}
    330e:	b095      	sub	sp, #84	; 0x54
    3310:	af00      	add	r7, sp, #0
    3312:	60f8      	str	r0, [r7, #12]
    3314:	60b9      	str	r1, [r7, #8]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
    3316:	2300      	movs	r3, #0
    3318:	637b      	str	r3, [r7, #52]	; 0x34
	int32_t tmp_baud_hs = 0;
    331a:	2300      	movs	r3, #0
    331c:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t tmp_baudlow_hs = 0;
    331e:	2300      	movs	r3, #0
    3320:	647b      	str	r3, [r7, #68]	; 0x44
	enum status_code tmp_status_code = STATUS_OK;
    3322:	233b      	movs	r3, #59	; 0x3b
    3324:	2208      	movs	r2, #8
    3326:	4694      	mov	ip, r2
    3328:	44bc      	add	ip, r7
    332a:	4463      	add	r3, ip
    332c:	2200      	movs	r2, #0
    332e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3330:	68fb      	ldr	r3, [r7, #12]
    3332:	681b      	ldr	r3, [r3, #0]
    3334:	633b      	str	r3, [r7, #48]	; 0x30
	Sercom *const sercom_hw = module->hw;
    3336:	68fb      	ldr	r3, [r7, #12]
    3338:	681b      	ldr	r3, [r3, #0]
    333a:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    333c:	2323      	movs	r3, #35	; 0x23
    333e:	2208      	movs	r2, #8
    3340:	18ba      	adds	r2, r7, r2
    3342:	18d4      	adds	r4, r2, r3
    3344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3346:	0018      	movs	r0, r3
    3348:	4bdb      	ldr	r3, [pc, #876]	; (36b8 <_i2c_master_set_config+0x3ac>)
    334a:	4798      	blx	r3
    334c:	0003      	movs	r3, r0
    334e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    3350:	230c      	movs	r3, #12
    3352:	2208      	movs	r2, #8
    3354:	4694      	mov	ip, r2
    3356:	44bc      	add	ip, r7
    3358:	4463      	add	r3, ip
    335a:	0018      	movs	r0, r3
    335c:	4bd7      	ldr	r3, [pc, #860]	; (36bc <_i2c_master_set_config+0x3b0>)
    335e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    3360:	68bb      	ldr	r3, [r7, #8]
    3362:	69db      	ldr	r3, [r3, #28]
    3364:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pad1 = config->pinmux_pad1;
    3366:	68bb      	ldr	r3, [r7, #8]
    3368:	6a1b      	ldr	r3, [r3, #32]
    336a:	63bb      	str	r3, [r7, #56]	; 0x38

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    336c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    336e:	2b00      	cmp	r3, #0
    3370:	d106      	bne.n	3380 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    3372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3374:	2100      	movs	r1, #0
    3376:	0018      	movs	r0, r3
    3378:	4bd1      	ldr	r3, [pc, #836]	; (36c0 <_i2c_master_set_config+0x3b4>)
    337a:	4798      	blx	r3
    337c:	0003      	movs	r3, r0
    337e:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    3380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3382:	b2da      	uxtb	r2, r3
    3384:	230c      	movs	r3, #12
    3386:	2108      	movs	r1, #8
    3388:	468c      	mov	ip, r1
    338a:	44bc      	add	ip, r7
    338c:	4463      	add	r3, ip
    338e:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    3390:	230c      	movs	r3, #12
    3392:	2208      	movs	r2, #8
    3394:	4694      	mov	ip, r2
    3396:	44bc      	add	ip, r7
    3398:	4463      	add	r3, ip
    339a:	2202      	movs	r2, #2
    339c:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    339e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    33a0:	0c1b      	lsrs	r3, r3, #16
    33a2:	b2db      	uxtb	r3, r3
    33a4:	220c      	movs	r2, #12
    33a6:	2108      	movs	r1, #8
    33a8:	468c      	mov	ip, r1
    33aa:	44bc      	add	ip, r7
    33ac:	4462      	add	r2, ip
    33ae:	0011      	movs	r1, r2
    33b0:	0018      	movs	r0, r3
    33b2:	4bc4      	ldr	r3, [pc, #784]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33b4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    33b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33b8:	2b00      	cmp	r3, #0
    33ba:	d106      	bne.n	33ca <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    33bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    33be:	2101      	movs	r1, #1
    33c0:	0018      	movs	r0, r3
    33c2:	4bbf      	ldr	r3, [pc, #764]	; (36c0 <_i2c_master_set_config+0x3b4>)
    33c4:	4798      	blx	r3
    33c6:	0003      	movs	r3, r0
    33c8:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    33ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33cc:	b2da      	uxtb	r2, r3
    33ce:	230c      	movs	r3, #12
    33d0:	2108      	movs	r1, #8
    33d2:	468c      	mov	ip, r1
    33d4:	44bc      	add	ip, r7
    33d6:	4463      	add	r3, ip
    33d8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    33da:	230c      	movs	r3, #12
    33dc:	2208      	movs	r2, #8
    33de:	4694      	mov	ip, r2
    33e0:	44bc      	add	ip, r7
    33e2:	4463      	add	r3, ip
    33e4:	2202      	movs	r2, #2
    33e6:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    33e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    33ea:	0c1b      	lsrs	r3, r3, #16
    33ec:	b2db      	uxtb	r3, r3
    33ee:	220c      	movs	r2, #12
    33f0:	2108      	movs	r1, #8
    33f2:	468c      	mov	ip, r1
    33f4:	44bc      	add	ip, r7
    33f6:	4462      	add	r2, ip
    33f8:	0011      	movs	r1, r2
    33fa:	0018      	movs	r0, r3
    33fc:	4bb1      	ldr	r3, [pc, #708]	; (36c4 <_i2c_master_set_config+0x3b8>)
    33fe:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    3400:	68bb      	ldr	r3, [r7, #8]
    3402:	8a9a      	ldrh	r2, [r3, #20]
    3404:	68fb      	ldr	r3, [r7, #12]
    3406:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    3408:	68bb      	ldr	r3, [r7, #8]
    340a:	8ada      	ldrh	r2, [r3, #22]
    340c:	68fb      	ldr	r3, [r7, #12]
    340e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3410:	68bb      	ldr	r3, [r7, #8]
    3412:	7e1b      	ldrb	r3, [r3, #24]
    3414:	2b00      	cmp	r3, #0
    3416:	d103      	bne.n	3420 <_i2c_master_set_config+0x114>
    3418:	4bab      	ldr	r3, [pc, #684]	; (36c8 <_i2c_master_set_config+0x3bc>)
    341a:	4798      	blx	r3
    341c:	1e03      	subs	r3, r0, #0
    341e:	d002      	beq.n	3426 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    3420:	2380      	movs	r3, #128	; 0x80
    3422:	64fb      	str	r3, [r7, #76]	; 0x4c
    3424:	e001      	b.n	342a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
    3426:	2300      	movs	r3, #0
    3428:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
    342a:	68bb      	ldr	r3, [r7, #8]
    342c:	691b      	ldr	r3, [r3, #16]
    342e:	2b00      	cmp	r3, #0
    3430:	d004      	beq.n	343c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
    3432:	68bb      	ldr	r3, [r7, #8]
    3434:	691b      	ldr	r3, [r3, #16]
    3436:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3438:	4313      	orrs	r3, r2
    343a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    343c:	68bb      	ldr	r3, [r7, #8]
    343e:	689b      	ldr	r3, [r3, #8]
    3440:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3442:	4313      	orrs	r3, r2
    3444:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    3446:	68bb      	ldr	r3, [r7, #8]
    3448:	2224      	movs	r2, #36	; 0x24
    344a:	5c9b      	ldrb	r3, [r3, r2]
    344c:	2b00      	cmp	r3, #0
    344e:	d004      	beq.n	345a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    3450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3452:	2280      	movs	r2, #128	; 0x80
    3454:	05d2      	lsls	r2, r2, #23
    3456:	4313      	orrs	r3, r2
    3458:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
    345a:	68bb      	ldr	r3, [r7, #8]
    345c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    345e:	2b00      	cmp	r3, #0
    3460:	d004      	beq.n	346c <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
    3462:	68bb      	ldr	r3, [r7, #8]
    3464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3466:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    3468:	4313      	orrs	r3, r2
    346a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    346c:	68bb      	ldr	r3, [r7, #8]
    346e:	222c      	movs	r2, #44	; 0x2c
    3470:	5c9b      	ldrb	r3, [r3, r2]
    3472:	2b00      	cmp	r3, #0
    3474:	d105      	bne.n	3482 <_i2c_master_set_config+0x176>
    3476:	68bb      	ldr	r3, [r7, #8]
    3478:	689a      	ldr	r2, [r3, #8]
    347a:	2380      	movs	r3, #128	; 0x80
    347c:	049b      	lsls	r3, r3, #18
    347e:	429a      	cmp	r2, r3
    3480:	d104      	bne.n	348c <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    3482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3484:	2280      	movs	r2, #128	; 0x80
    3486:	0512      	lsls	r2, r2, #20
    3488:	4313      	orrs	r3, r2
    348a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    348c:	68bb      	ldr	r3, [r7, #8]
    348e:	222d      	movs	r2, #45	; 0x2d
    3490:	5c9b      	ldrb	r3, [r3, r2]
    3492:	2b00      	cmp	r3, #0
    3494:	d004      	beq.n	34a0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    3496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    3498:	2280      	movs	r2, #128	; 0x80
    349a:	0412      	lsls	r2, r2, #16
    349c:	4313      	orrs	r3, r2
    349e:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    34a0:	68bb      	ldr	r3, [r7, #8]
    34a2:	222e      	movs	r2, #46	; 0x2e
    34a4:	5c9b      	ldrb	r3, [r3, r2]
    34a6:	2b00      	cmp	r3, #0
    34a8:	d004      	beq.n	34b4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    34aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ac:	2280      	movs	r2, #128	; 0x80
    34ae:	03d2      	lsls	r2, r2, #15
    34b0:	4313      	orrs	r3, r2
    34b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    34b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34b6:	681a      	ldr	r2, [r3, #0]
    34b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    34ba:	431a      	orrs	r2, r3
    34bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34be:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    34c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    34c2:	2280      	movs	r2, #128	; 0x80
    34c4:	0052      	lsls	r2, r2, #1
    34c6:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    34c8:	2323      	movs	r3, #35	; 0x23
    34ca:	2208      	movs	r2, #8
    34cc:	4694      	mov	ip, r2
    34ce:	44bc      	add	ip, r7
    34d0:	4463      	add	r3, ip
    34d2:	781b      	ldrb	r3, [r3, #0]
    34d4:	3314      	adds	r3, #20
    34d6:	b2db      	uxtb	r3, r3
    34d8:	0018      	movs	r0, r3
    34da:	4b7c      	ldr	r3, [pc, #496]	; (36cc <_i2c_master_set_config+0x3c0>)
    34dc:	4798      	blx	r3
    34de:	0003      	movs	r3, r0
    34e0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fscl        = 1000 * config->baud_rate;
    34e2:	68bb      	ldr	r3, [r7, #8]
    34e4:	681b      	ldr	r3, [r3, #0]
    34e6:	22fa      	movs	r2, #250	; 0xfa
    34e8:	0092      	lsls	r2, r2, #2
    34ea:	4353      	muls	r3, r2
    34ec:	623b      	str	r3, [r7, #32]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    34ee:	68bb      	ldr	r3, [r7, #8]
    34f0:	685b      	ldr	r3, [r3, #4]
    34f2:	22fa      	movs	r2, #250	; 0xfa
    34f4:	0092      	lsls	r2, r2, #2
    34f6:	4353      	muls	r3, r2
    34f8:	61fb      	str	r3, [r7, #28]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    34fa:	68bb      	ldr	r3, [r7, #8]
    34fc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    34fe:	61bb      	str	r3, [r7, #24]
	
	tmp_baud = (int32_t)(div_ceil(
    3500:	4b73      	ldr	r3, [pc, #460]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3502:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3504:	4798      	blx	r3
    3506:	0005      	movs	r5, r0
    3508:	000e      	movs	r6, r1
    350a:	4b71      	ldr	r3, [pc, #452]	; (36d0 <_i2c_master_set_config+0x3c4>)
    350c:	6a38      	ldr	r0, [r7, #32]
    350e:	4798      	blx	r3
    3510:	6038      	str	r0, [r7, #0]
    3512:	6079      	str	r1, [r7, #4]
    3514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3516:	69ba      	ldr	r2, [r7, #24]
    3518:	435a      	muls	r2, r3
    351a:	4b6d      	ldr	r3, [pc, #436]	; (36d0 <_i2c_master_set_config+0x3c4>)
    351c:	0010      	movs	r0, r2
    351e:	4798      	blx	r3
    3520:	4c6c      	ldr	r4, [pc, #432]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3522:	4a6d      	ldr	r2, [pc, #436]	; (36d8 <_i2c_master_set_config+0x3cc>)
    3524:	4b6d      	ldr	r3, [pc, #436]	; (36dc <_i2c_master_set_config+0x3d0>)
    3526:	47a0      	blx	r4
    3528:	0003      	movs	r3, r0
    352a:	000c      	movs	r4, r1
    352c:	0018      	movs	r0, r3
    352e:	0021      	movs	r1, r4
    3530:	4c6b      	ldr	r4, [pc, #428]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3532:	2200      	movs	r2, #0
    3534:	4b6b      	ldr	r3, [pc, #428]	; (36e4 <_i2c_master_set_config+0x3d8>)
    3536:	47a0      	blx	r4
    3538:	0003      	movs	r3, r0
    353a:	000c      	movs	r4, r1
    353c:	001a      	movs	r2, r3
    353e:	0023      	movs	r3, r4
    3540:	4c64      	ldr	r4, [pc, #400]	; (36d4 <_i2c_master_set_config+0x3c8>)
    3542:	6838      	ldr	r0, [r7, #0]
    3544:	6879      	ldr	r1, [r7, #4]
    3546:	47a0      	blx	r4
    3548:	0003      	movs	r3, r0
    354a:	000c      	movs	r4, r1
    354c:	001a      	movs	r2, r3
    354e:	0023      	movs	r3, r4
    3550:	4c65      	ldr	r4, [pc, #404]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3552:	0028      	movs	r0, r5
    3554:	0031      	movs	r1, r6
    3556:	47a0      	blx	r4
    3558:	0003      	movs	r3, r0
    355a:	000c      	movs	r4, r1
    355c:	001d      	movs	r5, r3
    355e:	0026      	movs	r6, r4
    3560:	6a3b      	ldr	r3, [r7, #32]
    3562:	005a      	lsls	r2, r3, #1
    3564:	4b5a      	ldr	r3, [pc, #360]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3566:	0010      	movs	r0, r2
    3568:	4798      	blx	r3
    356a:	0002      	movs	r2, r0
    356c:	000b      	movs	r3, r1
    356e:	4c5c      	ldr	r4, [pc, #368]	; (36e0 <_i2c_master_set_config+0x3d4>)
    3570:	0028      	movs	r0, r5
    3572:	0031      	movs	r1, r6
    3574:	47a0      	blx	r4
    3576:	0003      	movs	r3, r0
    3578:	000c      	movs	r4, r1
    357a:	0018      	movs	r0, r3
    357c:	0021      	movs	r1, r4
    357e:	4c5a      	ldr	r4, [pc, #360]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3580:	2200      	movs	r2, #0
    3582:	4b5a      	ldr	r3, [pc, #360]	; (36ec <_i2c_master_set_config+0x3e0>)
    3584:	47a0      	blx	r4
    3586:	0003      	movs	r3, r0
    3588:	000c      	movs	r4, r1
    358a:	001d      	movs	r5, r3
    358c:	0026      	movs	r6, r4
    358e:	6a3b      	ldr	r3, [r7, #32]
    3590:	005a      	lsls	r2, r3, #1
    3592:	4b4f      	ldr	r3, [pc, #316]	; (36d0 <_i2c_master_set_config+0x3c4>)
    3594:	0010      	movs	r0, r2
    3596:	4798      	blx	r3
    3598:	0002      	movs	r2, r0
    359a:	000b      	movs	r3, r1
    359c:	4c54      	ldr	r4, [pc, #336]	; (36f0 <_i2c_master_set_config+0x3e4>)
    359e:	0028      	movs	r0, r5
    35a0:	0031      	movs	r1, r6
    35a2:	47a0      	blx	r4
    35a4:	0003      	movs	r3, r0
    35a6:	000c      	movs	r4, r1
    35a8:	0019      	movs	r1, r3
    35aa:	0022      	movs	r2, r4
    35ac:	4b51      	ldr	r3, [pc, #324]	; (36f4 <_i2c_master_set_config+0x3e8>)
    35ae:	0008      	movs	r0, r1
    35b0:	0011      	movs	r1, r2
    35b2:	4798      	blx	r3
    35b4:	0003      	movs	r3, r0
    35b6:	637b      	str	r3, [r7, #52]	; 0x34
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    35b8:	68bb      	ldr	r3, [r7, #8]
    35ba:	689a      	ldr	r2, [r3, #8]
    35bc:	2380      	movs	r3, #128	; 0x80
    35be:	049b      	lsls	r3, r3, #18
    35c0:	429a      	cmp	r2, r3
    35c2:	d145      	bne.n	3650 <_i2c_master_set_config+0x344>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    35c4:	4b42      	ldr	r3, [pc, #264]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    35c8:	4798      	blx	r3
    35ca:	4c45      	ldr	r4, [pc, #276]	; (36e0 <_i2c_master_set_config+0x3d4>)
    35cc:	0002      	movs	r2, r0
    35ce:	000b      	movs	r3, r1
    35d0:	47a0      	blx	r4
    35d2:	0003      	movs	r3, r0
    35d4:	000c      	movs	r4, r1
    35d6:	001d      	movs	r5, r3
    35d8:	0026      	movs	r6, r4
    35da:	4b3d      	ldr	r3, [pc, #244]	; (36d0 <_i2c_master_set_config+0x3c4>)
    35dc:	69f8      	ldr	r0, [r7, #28]
    35de:	4798      	blx	r3
    35e0:	4c3c      	ldr	r4, [pc, #240]	; (36d4 <_i2c_master_set_config+0x3c8>)
    35e2:	2200      	movs	r2, #0
    35e4:	4b44      	ldr	r3, [pc, #272]	; (36f8 <_i2c_master_set_config+0x3ec>)
    35e6:	47a0      	blx	r4
    35e8:	0003      	movs	r3, r0
    35ea:	000c      	movs	r4, r1
    35ec:	001a      	movs	r2, r3
    35ee:	0023      	movs	r3, r4
    35f0:	4c3f      	ldr	r4, [pc, #252]	; (36f0 <_i2c_master_set_config+0x3e4>)
    35f2:	0028      	movs	r0, r5
    35f4:	0031      	movs	r1, r6
    35f6:	47a0      	blx	r4
    35f8:	0003      	movs	r3, r0
    35fa:	000c      	movs	r4, r1
    35fc:	0018      	movs	r0, r3
    35fe:	0021      	movs	r1, r4
    3600:	4c39      	ldr	r4, [pc, #228]	; (36e8 <_i2c_master_set_config+0x3dc>)
    3602:	2200      	movs	r2, #0
    3604:	4b39      	ldr	r3, [pc, #228]	; (36ec <_i2c_master_set_config+0x3e0>)
    3606:	47a0      	blx	r4
    3608:	0003      	movs	r3, r0
    360a:	000c      	movs	r4, r1
    360c:	0019      	movs	r1, r3
    360e:	0022      	movs	r2, r4
    3610:	4b38      	ldr	r3, [pc, #224]	; (36f4 <_i2c_master_set_config+0x3e8>)
    3612:	0008      	movs	r0, r1
    3614:	0011      	movs	r1, r2
    3616:	4798      	blx	r3
    3618:	0003      	movs	r3, r0
    361a:	647b      	str	r3, [r7, #68]	; 0x44
		if (tmp_baudlow_hs) {
    361c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    361e:	2b00      	cmp	r3, #0
    3620:	d009      	beq.n	3636 <_i2c_master_set_config+0x32a>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    3622:	4b36      	ldr	r3, [pc, #216]	; (36fc <_i2c_master_set_config+0x3f0>)
    3624:	69f9      	ldr	r1, [r7, #28]
    3626:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3628:	4798      	blx	r3
    362a:	0003      	movs	r3, r0
    362c:	1e9a      	subs	r2, r3, #2
    362e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    3630:	1ad3      	subs	r3, r2, r3
    3632:	64bb      	str	r3, [r7, #72]	; 0x48
    3634:	e00c      	b.n	3650 <_i2c_master_set_config+0x344>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    3636:	69fb      	ldr	r3, [r7, #28]
    3638:	005a      	lsls	r2, r3, #1
    363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    363c:	18d3      	adds	r3, r2, r3
    363e:	1e5a      	subs	r2, r3, #1
    3640:	69fb      	ldr	r3, [r7, #28]
    3642:	0059      	lsls	r1, r3, #1
    3644:	4b2d      	ldr	r3, [pc, #180]	; (36fc <_i2c_master_set_config+0x3f0>)
    3646:	0010      	movs	r0, r2
    3648:	4798      	blx	r3
    364a:	0003      	movs	r3, r0
    364c:	3b01      	subs	r3, #1
    364e:	64bb      	str	r3, [r7, #72]	; 0x48
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    3650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3652:	2bff      	cmp	r3, #255	; 0xff
    3654:	dc08      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3658:	2b00      	cmp	r3, #0
    365a:	db05      	blt.n	3668 <_i2c_master_set_config+0x35c>
    365c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    365e:	2bff      	cmp	r3, #255	; 0xff
    3660:	dc02      	bgt.n	3668 <_i2c_master_set_config+0x35c>
    3662:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    3664:	2b00      	cmp	r3, #0
    3666:	da06      	bge.n	3676 <_i2c_master_set_config+0x36a>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3668:	233b      	movs	r3, #59	; 0x3b
    366a:	2208      	movs	r2, #8
    366c:	4694      	mov	ip, r2
    366e:	44bc      	add	ip, r7
    3670:	4463      	add	r3, ip
    3672:	2240      	movs	r2, #64	; 0x40
    3674:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    3676:	233b      	movs	r3, #59	; 0x3b
    3678:	2208      	movs	r2, #8
    367a:	4694      	mov	ip, r2
    367c:	44bc      	add	ip, r7
    367e:	4463      	add	r3, ip
    3680:	781b      	ldrb	r3, [r3, #0]
    3682:	2b40      	cmp	r3, #64	; 0x40
    3684:	d00e      	beq.n	36a4 <_i2c_master_set_config+0x398>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3688:	22ff      	movs	r2, #255	; 0xff
    368a:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    368c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    368e:	041b      	lsls	r3, r3, #16
    3690:	0019      	movs	r1, r3
    3692:	23ff      	movs	r3, #255	; 0xff
    3694:	041b      	lsls	r3, r3, #16
    3696:	400b      	ands	r3, r1
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    3698:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    369a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    369c:	0612      	lsls	r2, r2, #24
    369e:	431a      	orrs	r2, r3
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    36a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    36a2:	60da      	str	r2, [r3, #12]
	}

	return tmp_status_code;
    36a4:	233b      	movs	r3, #59	; 0x3b
    36a6:	2208      	movs	r2, #8
    36a8:	4694      	mov	ip, r2
    36aa:	44bc      	add	ip, r7
    36ac:	4463      	add	r3, ip
    36ae:	781b      	ldrb	r3, [r3, #0]
}
    36b0:	0018      	movs	r0, r3
    36b2:	46bd      	mov	sp, r7
    36b4:	b015      	add	sp, #84	; 0x54
    36b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b8:	00007039 	.word	0x00007039
    36bc:	0000327d 	.word	0x0000327d
    36c0:	00006e7d 	.word	0x00006e7d
    36c4:	00007f11 	.word	0x00007f11
    36c8:	000032a5 	.word	0x000032a5
    36cc:	00007d49 	.word	0x00007d49
    36d0:	00016ded 	.word	0x00016ded
    36d4:	000161d5 	.word	0x000161d5
    36d8:	e826d695 	.word	0xe826d695
    36dc:	3e112e0b 	.word	0x3e112e0b
    36e0:	0001534d 	.word	0x0001534d
    36e4:	40240000 	.word	0x40240000
    36e8:	000166d5 	.word	0x000166d5
    36ec:	3ff00000 	.word	0x3ff00000
    36f0:	0001596d 	.word	0x0001596d
    36f4:	00016d01 	.word	0x00016d01
    36f8:	40080000 	.word	0x40080000
    36fc:	000140c9 	.word	0x000140c9

00003700 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    3700:	b590      	push	{r4, r7, lr}
    3702:	b08b      	sub	sp, #44	; 0x2c
    3704:	af00      	add	r7, sp, #0
    3706:	60f8      	str	r0, [r7, #12]
    3708:	60b9      	str	r1, [r7, #8]
    370a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    370c:	68fb      	ldr	r3, [r7, #12]
    370e:	68ba      	ldr	r2, [r7, #8]
    3710:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3712:	68fb      	ldr	r3, [r7, #12]
    3714:	681b      	ldr	r3, [r3, #0]
    3716:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3718:	68fb      	ldr	r3, [r7, #12]
    371a:	681b      	ldr	r3, [r3, #0]
    371c:	0018      	movs	r0, r3
    371e:	4b3b      	ldr	r3, [pc, #236]	; (380c <i2c_master_init+0x10c>)
    3720:	4798      	blx	r3
    3722:	0003      	movs	r3, r0
    3724:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3726:	6a3b      	ldr	r3, [r7, #32]
    3728:	3302      	adds	r3, #2
    372a:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    372c:	6a3b      	ldr	r3, [r7, #32]
    372e:	3314      	adds	r3, #20
    3730:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3732:	2201      	movs	r2, #1
    3734:	69fb      	ldr	r3, [r7, #28]
    3736:	409a      	lsls	r2, r3
    3738:	0013      	movs	r3, r2
    373a:	0019      	movs	r1, r3
    373c:	2002      	movs	r0, #2
    373e:	4b34      	ldr	r3, [pc, #208]	; (3810 <i2c_master_init+0x110>)
    3740:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    3742:	2314      	movs	r3, #20
    3744:	18fb      	adds	r3, r7, r3
    3746:	0018      	movs	r0, r3
    3748:	4b32      	ldr	r3, [pc, #200]	; (3814 <i2c_master_init+0x114>)
    374a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	7b1a      	ldrb	r2, [r3, #12]
    3750:	2314      	movs	r3, #20
    3752:	18fb      	adds	r3, r7, r3
    3754:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3756:	69bb      	ldr	r3, [r7, #24]
    3758:	b2db      	uxtb	r3, r3
    375a:	2214      	movs	r2, #20
    375c:	18ba      	adds	r2, r7, r2
    375e:	0011      	movs	r1, r2
    3760:	0018      	movs	r0, r3
    3762:	4b2d      	ldr	r3, [pc, #180]	; (3818 <i2c_master_init+0x118>)
    3764:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3766:	69bb      	ldr	r3, [r7, #24]
    3768:	b2db      	uxtb	r3, r3
    376a:	0018      	movs	r0, r3
    376c:	4b2b      	ldr	r3, [pc, #172]	; (381c <i2c_master_init+0x11c>)
    376e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3770:	687b      	ldr	r3, [r7, #4]
    3772:	7b1b      	ldrb	r3, [r3, #12]
    3774:	2100      	movs	r1, #0
    3776:	0018      	movs	r0, r3
    3778:	4b29      	ldr	r3, [pc, #164]	; (3820 <i2c_master_init+0x120>)
    377a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    377e:	681b      	ldr	r3, [r3, #0]
    3780:	2202      	movs	r2, #2
    3782:	4013      	ands	r3, r2
    3784:	d001      	beq.n	378a <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    3786:	231c      	movs	r3, #28
    3788:	e03b      	b.n	3802 <i2c_master_init+0x102>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    378c:	681b      	ldr	r3, [r3, #0]
    378e:	2201      	movs	r2, #1
    3790:	4013      	ands	r3, r2
    3792:	d001      	beq.n	3798 <i2c_master_init+0x98>
		return STATUS_BUSY;
    3794:	2305      	movs	r3, #5
    3796:	e034      	b.n	3802 <i2c_master_init+0x102>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3798:	68fb      	ldr	r3, [r7, #12]
    379a:	681b      	ldr	r3, [r3, #0]
    379c:	2217      	movs	r2, #23
    379e:	18bc      	adds	r4, r7, r2
    37a0:	0018      	movs	r0, r3
    37a2:	4b1a      	ldr	r3, [pc, #104]	; (380c <i2c_master_init+0x10c>)
    37a4:	4798      	blx	r3
    37a6:	0003      	movs	r3, r0
    37a8:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    37aa:	4a1e      	ldr	r2, [pc, #120]	; (3824 <i2c_master_init+0x124>)
    37ac:	2317      	movs	r3, #23
    37ae:	18fb      	adds	r3, r7, r3
    37b0:	781b      	ldrb	r3, [r3, #0]
    37b2:	0011      	movs	r1, r2
    37b4:	0018      	movs	r0, r3
    37b6:	4b1c      	ldr	r3, [pc, #112]	; (3828 <i2c_master_init+0x128>)
    37b8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    37ba:	2317      	movs	r3, #23
    37bc:	18fb      	adds	r3, r7, r3
    37be:	781a      	ldrb	r2, [r3, #0]
    37c0:	4b1a      	ldr	r3, [pc, #104]	; (382c <i2c_master_init+0x12c>)
    37c2:	0092      	lsls	r2, r2, #2
    37c4:	68f9      	ldr	r1, [r7, #12]
    37c6:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    37c8:	68fb      	ldr	r3, [r7, #12]
    37ca:	2200      	movs	r2, #0
    37cc:	761a      	strb	r2, [r3, #24]
	module->enabled_callback = 0;
    37ce:	68fb      	ldr	r3, [r7, #12]
    37d0:	2200      	movs	r2, #0
    37d2:	765a      	strb	r2, [r3, #25]
	module->buffer_length = 0;
    37d4:	68fb      	ldr	r3, [r7, #12]
    37d6:	2200      	movs	r2, #0
    37d8:	835a      	strh	r2, [r3, #26]
	module->buffer_remaining = 0;
    37da:	68fb      	ldr	r3, [r7, #12]
    37dc:	2200      	movs	r2, #0
    37de:	839a      	strh	r2, [r3, #28]

	module->status = STATUS_OK;
    37e0:	68fb      	ldr	r3, [r7, #12]
    37e2:	2225      	movs	r2, #37	; 0x25
    37e4:	2100      	movs	r1, #0
    37e6:	5499      	strb	r1, [r3, r2]
	module->buffer = NULL;
    37e8:	68fb      	ldr	r3, [r7, #12]
    37ea:	2200      	movs	r2, #0
    37ec:	621a      	str	r2, [r3, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    37ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    37f0:	2214      	movs	r2, #20
    37f2:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    37f4:	687a      	ldr	r2, [r7, #4]
    37f6:	68fb      	ldr	r3, [r7, #12]
    37f8:	0011      	movs	r1, r2
    37fa:	0018      	movs	r0, r3
    37fc:	4b0c      	ldr	r3, [pc, #48]	; (3830 <i2c_master_init+0x130>)
    37fe:	4798      	blx	r3
    3800:	0003      	movs	r3, r0
}
    3802:	0018      	movs	r0, r3
    3804:	46bd      	mov	sp, r7
    3806:	b00b      	add	sp, #44	; 0x2c
    3808:	bd90      	pop	{r4, r7, pc}
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	00007039 	.word	0x00007039
    3810:	00003221 	.word	0x00003221
    3814:	00003209 	.word	0x00003209
    3818:	00007c25 	.word	0x00007c25
    381c:	00007c69 	.word	0x00007c69
    3820:	00006df1 	.word	0x00006df1
    3824:	00004021 	.word	0x00004021
    3828:	0000709d 	.word	0x0000709d
    382c:	20000468 	.word	0x20000468
    3830:	0000330d 	.word	0x0000330d

00003834 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    3834:	b580      	push	{r7, lr}
    3836:	b084      	sub	sp, #16
    3838:	af00      	add	r7, sp, #0
    383a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    383c:	687b      	ldr	r3, [r7, #4]
    383e:	681b      	ldr	r3, [r3, #0]
    3840:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    3842:	68fb      	ldr	r3, [r7, #12]
    3844:	7e1b      	ldrb	r3, [r3, #24]
    3846:	b2db      	uxtb	r3, r3
    3848:	001a      	movs	r2, r3
    384a:	2302      	movs	r3, #2
    384c:	4013      	ands	r3, r2
    384e:	d00b      	beq.n	3868 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3850:	68fb      	ldr	r3, [r7, #12]
    3852:	2202      	movs	r2, #2
    3854:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3856:	68fb      	ldr	r3, [r7, #12]
    3858:	8b5b      	ldrh	r3, [r3, #26]
    385a:	b29b      	uxth	r3, r3
    385c:	001a      	movs	r2, r3
    385e:	2302      	movs	r3, #2
    3860:	4013      	ands	r3, r2
    3862:	d011      	beq.n	3888 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    3864:	2341      	movs	r3, #65	; 0x41
    3866:	e010      	b.n	388a <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3868:	68fb      	ldr	r3, [r7, #12]
    386a:	8b5b      	ldrh	r3, [r3, #26]
    386c:	b29b      	uxth	r3, r3
    386e:	001a      	movs	r2, r3
    3870:	2304      	movs	r3, #4
    3872:	4013      	ands	r3, r2
    3874:	d008      	beq.n	3888 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3876:	68fb      	ldr	r3, [r7, #12]
    3878:	685b      	ldr	r3, [r3, #4]
    387a:	22c0      	movs	r2, #192	; 0xc0
    387c:	0292      	lsls	r2, r2, #10
    387e:	431a      	orrs	r2, r3
    3880:	68fb      	ldr	r3, [r7, #12]
    3882:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    3884:	2318      	movs	r3, #24
    3886:	e000      	b.n	388a <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    3888:	2300      	movs	r3, #0
}
    388a:	0018      	movs	r0, r3
    388c:	46bd      	mov	sp, r7
    388e:	b004      	add	sp, #16
    3890:	bd80      	pop	{r7, pc}

00003892 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    3892:	b580      	push	{r7, lr}
    3894:	b084      	sub	sp, #16
    3896:	af00      	add	r7, sp, #0
    3898:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	681b      	ldr	r3, [r3, #0]
    389e:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    38a0:	230e      	movs	r3, #14
    38a2:	18fb      	adds	r3, r7, r3
    38a4:	2200      	movs	r2, #0
    38a6:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38a8:	e00f      	b.n	38ca <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    38aa:	230e      	movs	r3, #14
    38ac:	18fb      	adds	r3, r7, r3
    38ae:	220e      	movs	r2, #14
    38b0:	18ba      	adds	r2, r7, r2
    38b2:	8812      	ldrh	r2, [r2, #0]
    38b4:	3201      	adds	r2, #1
    38b6:	801a      	strh	r2, [r3, #0]
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	891b      	ldrh	r3, [r3, #8]
    38bc:	220e      	movs	r2, #14
    38be:	18ba      	adds	r2, r7, r2
    38c0:	8812      	ldrh	r2, [r2, #0]
    38c2:	429a      	cmp	r2, r3
    38c4:	d301      	bcc.n	38ca <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    38c6:	2312      	movs	r3, #18
    38c8:	e00e      	b.n	38e8 <_i2c_master_wait_for_bus+0x56>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38ca:	68bb      	ldr	r3, [r7, #8]
    38cc:	7e1b      	ldrb	r3, [r3, #24]
    38ce:	b2db      	uxtb	r3, r3
    38d0:	001a      	movs	r2, r3
    38d2:	2301      	movs	r3, #1
    38d4:	4013      	ands	r3, r2
    38d6:	d106      	bne.n	38e6 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    38d8:	68bb      	ldr	r3, [r7, #8]
    38da:	7e1b      	ldrb	r3, [r3, #24]
    38dc:	b2db      	uxtb	r3, r3
    38de:	001a      	movs	r2, r3
    38e0:	2302      	movs	r3, #2
    38e2:	4013      	ands	r3, r2
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    38e4:	d0e1      	beq.n	38aa <_i2c_master_wait_for_bus+0x18>
		}
	}
	return STATUS_OK;
    38e6:	2300      	movs	r3, #0
}
    38e8:	0018      	movs	r0, r3
    38ea:	46bd      	mov	sp, r7
    38ec:	b004      	add	sp, #16
    38ee:	bd80      	pop	{r7, pc}

000038f0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    38f0:	b590      	push	{r4, r7, lr}
    38f2:	b085      	sub	sp, #20
    38f4:	af00      	add	r7, sp, #0
    38f6:	6078      	str	r0, [r7, #4]
    38f8:	000a      	movs	r2, r1
    38fa:	1cfb      	adds	r3, r7, #3
    38fc:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    38fe:	687b      	ldr	r3, [r7, #4]
    3900:	681b      	ldr	r3, [r3, #0]
    3902:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3904:	68fb      	ldr	r3, [r7, #12]
    3906:	685b      	ldr	r3, [r3, #4]
    3908:	2280      	movs	r2, #128	; 0x80
    390a:	02d2      	lsls	r2, r2, #11
    390c:	431a      	orrs	r2, r3
    390e:	68fb      	ldr	r3, [r7, #12]
    3910:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    3912:	1cfb      	adds	r3, r7, #3
    3914:	781a      	ldrb	r2, [r3, #0]
    3916:	68fb      	ldr	r3, [r7, #12]
    3918:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    391a:	230b      	movs	r3, #11
    391c:	18fc      	adds	r4, r7, r3
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	0018      	movs	r0, r3
    3922:	4b07      	ldr	r3, [pc, #28]	; (3940 <_i2c_master_send_hs_master_code+0x50>)
    3924:	4798      	blx	r3
    3926:	0003      	movs	r3, r0
    3928:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    392a:	68fb      	ldr	r3, [r7, #12]
    392c:	2201      	movs	r2, #1
    392e:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    3930:	230b      	movs	r3, #11
    3932:	18fb      	adds	r3, r7, r3
    3934:	781b      	ldrb	r3, [r3, #0]
}
    3936:	0018      	movs	r0, r3
    3938:	46bd      	mov	sp, r7
    393a:	b005      	add	sp, #20
    393c:	bd90      	pop	{r4, r7, pc}
    393e:	46c0      	nop			; (mov r8, r8)
    3940:	00003893 	.word	0x00003893

00003944 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3944:	b590      	push	{r4, r7, lr}
    3946:	b087      	sub	sp, #28
    3948:	af00      	add	r7, sp, #0
    394a:	6078      	str	r0, [r7, #4]
    394c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	681b      	ldr	r3, [r3, #0]
    3952:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3954:	2314      	movs	r3, #20
    3956:	18fb      	adds	r3, r7, r3
    3958:	683a      	ldr	r2, [r7, #0]
    395a:	8852      	ldrh	r2, [r2, #2]
    395c:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    395e:	2312      	movs	r3, #18
    3960:	18fb      	adds	r3, r7, r3
    3962:	2200      	movs	r2, #0
    3964:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3966:	68fb      	ldr	r3, [r7, #12]
    3968:	681b      	ldr	r3, [r3, #0]
    396a:	011b      	lsls	r3, r3, #4
    396c:	0fdb      	lsrs	r3, r3, #31
    396e:	b2db      	uxtb	r3, r3
    3970:	001a      	movs	r2, r3
    3972:	230b      	movs	r3, #11
    3974:	18fb      	adds	r3, r7, r3
    3976:	1e51      	subs	r1, r2, #1
    3978:	418a      	sbcs	r2, r1
    397a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    397c:	683b      	ldr	r3, [r7, #0]
    397e:	7a5b      	ldrb	r3, [r3, #9]
    3980:	2b00      	cmp	r3, #0
    3982:	d006      	beq.n	3992 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3984:	683b      	ldr	r3, [r7, #0]
    3986:	7a9a      	ldrb	r2, [r3, #10]
    3988:	687b      	ldr	r3, [r7, #4]
    398a:	0011      	movs	r1, r2
    398c:	0018      	movs	r0, r3
    398e:	4b85      	ldr	r3, [pc, #532]	; (3ba4 <_i2c_master_read_packet+0x260>)
    3990:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3992:	68fb      	ldr	r3, [r7, #12]
    3994:	685b      	ldr	r3, [r3, #4]
    3996:	4a84      	ldr	r2, [pc, #528]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3998:	401a      	ands	r2, r3
    399a:	68fb      	ldr	r3, [r7, #12]
    399c:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    399e:	683b      	ldr	r3, [r7, #0]
    39a0:	7a1b      	ldrb	r3, [r3, #8]
    39a2:	2b00      	cmp	r3, #0
    39a4:	d042      	beq.n	3a2c <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    39a6:	683b      	ldr	r3, [r7, #0]
    39a8:	881b      	ldrh	r3, [r3, #0]
    39aa:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39ac:	683b      	ldr	r3, [r7, #0]
    39ae:	7a5b      	ldrb	r3, [r3, #9]
    39b0:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    39b2:	4313      	orrs	r3, r2
    39b4:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    39b6:	2380      	movs	r3, #128	; 0x80
    39b8:	021b      	lsls	r3, r3, #8
    39ba:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) |
    39bc:	68fb      	ldr	r3, [r7, #12]
    39be:	625a      	str	r2, [r3, #36]	; 0x24
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    39c0:	2317      	movs	r3, #23
    39c2:	18fc      	adds	r4, r7, r3
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	0018      	movs	r0, r3
    39c8:	4b78      	ldr	r3, [pc, #480]	; (3bac <_i2c_master_read_packet+0x268>)
    39ca:	4798      	blx	r3
    39cc:	0003      	movs	r3, r0
    39ce:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    39d0:	68fb      	ldr	r3, [r7, #12]
    39d2:	685b      	ldr	r3, [r3, #4]
    39d4:	4a74      	ldr	r2, [pc, #464]	; (3ba8 <_i2c_master_read_packet+0x264>)
    39d6:	401a      	ands	r2, r3
    39d8:	68fb      	ldr	r3, [r7, #12]
    39da:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    39dc:	2317      	movs	r3, #23
    39de:	18fb      	adds	r3, r7, r3
    39e0:	781b      	ldrb	r3, [r3, #0]
    39e2:	2b00      	cmp	r3, #0
    39e4:	d107      	bne.n	39f6 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    39e6:	2317      	movs	r3, #23
    39e8:	18fc      	adds	r4, r7, r3
    39ea:	687b      	ldr	r3, [r7, #4]
    39ec:	0018      	movs	r0, r3
    39ee:	4b70      	ldr	r3, [pc, #448]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    39f0:	4798      	blx	r3
    39f2:	0003      	movs	r3, r0
    39f4:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    39f6:	2317      	movs	r3, #23
    39f8:	18fb      	adds	r3, r7, r3
    39fa:	781b      	ldrb	r3, [r3, #0]
    39fc:	2b00      	cmp	r3, #0
    39fe:	d111      	bne.n	3a24 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a00:	683b      	ldr	r3, [r7, #0]
    3a02:	881b      	ldrh	r3, [r3, #0]
    3a04:	0a1b      	lsrs	r3, r3, #8
    3a06:	b29b      	uxth	r3, r3
    3a08:	2278      	movs	r2, #120	; 0x78
    3a0a:	4313      	orrs	r3, r2
    3a0c:	b29b      	uxth	r3, r3
    3a0e:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a10:	683b      	ldr	r3, [r7, #0]
    3a12:	7a5b      	ldrb	r3, [r3, #9]
    3a14:	039b      	lsls	r3, r3, #14
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a16:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3a18:	2201      	movs	r2, #1
    3a1a:	4313      	orrs	r3, r2
    3a1c:	001a      	movs	r2, r3
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    3a1e:	68fb      	ldr	r3, [r7, #12]
    3a20:	625a      	str	r2, [r3, #36]	; 0x24
    3a22:	e00f      	b.n	3a44 <_i2c_master_read_packet+0x100>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    3a24:	2317      	movs	r3, #23
    3a26:	18fb      	adds	r3, r7, r3
    3a28:	781b      	ldrb	r3, [r3, #0]
    3a2a:	e0b6      	b.n	3b9a <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a2c:	683b      	ldr	r3, [r7, #0]
    3a2e:	881b      	ldrh	r3, [r3, #0]
    3a30:	005b      	lsls	r3, r3, #1
    3a32:	2201      	movs	r2, #1
    3a34:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3a36:	683b      	ldr	r3, [r7, #0]
    3a38:	7a5b      	ldrb	r3, [r3, #9]
    3a3a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    3a3c:	4313      	orrs	r3, r2
    3a3e:	001a      	movs	r2, r3
    3a40:	68fb      	ldr	r3, [r7, #12]
    3a42:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3a44:	2317      	movs	r3, #23
    3a46:	18fc      	adds	r4, r7, r3
    3a48:	687b      	ldr	r3, [r7, #4]
    3a4a:	0018      	movs	r0, r3
    3a4c:	4b57      	ldr	r3, [pc, #348]	; (3bac <_i2c_master_read_packet+0x268>)
    3a4e:	4798      	blx	r3
    3a50:	0003      	movs	r3, r0
    3a52:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    3a54:	230b      	movs	r3, #11
    3a56:	18fb      	adds	r3, r7, r3
    3a58:	781b      	ldrb	r3, [r3, #0]
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	d00b      	beq.n	3a76 <_i2c_master_read_packet+0x132>
    3a5e:	683b      	ldr	r3, [r7, #0]
    3a60:	885b      	ldrh	r3, [r3, #2]
    3a62:	2b01      	cmp	r3, #1
    3a64:	d107      	bne.n	3a76 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3a66:	68fb      	ldr	r3, [r7, #12]
    3a68:	685b      	ldr	r3, [r3, #4]
    3a6a:	2280      	movs	r2, #128	; 0x80
    3a6c:	02d2      	lsls	r2, r2, #11
    3a6e:	431a      	orrs	r2, r3
    3a70:	68fb      	ldr	r3, [r7, #12]
    3a72:	605a      	str	r2, [r3, #4]
    3a74:	e005      	b.n	3a82 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    3a76:	68fb      	ldr	r3, [r7, #12]
    3a78:	685b      	ldr	r3, [r3, #4]
    3a7a:	4a4b      	ldr	r2, [pc, #300]	; (3ba8 <_i2c_master_read_packet+0x264>)
    3a7c:	401a      	ands	r2, r3
    3a7e:	68fb      	ldr	r3, [r7, #12]
    3a80:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3a82:	2317      	movs	r3, #23
    3a84:	18fb      	adds	r3, r7, r3
    3a86:	781b      	ldrb	r3, [r3, #0]
    3a88:	2b00      	cmp	r3, #0
    3a8a:	d107      	bne.n	3a9c <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    3a8c:	2317      	movs	r3, #23
    3a8e:	18fc      	adds	r4, r7, r3
    3a90:	687b      	ldr	r3, [r7, #4]
    3a92:	0018      	movs	r0, r3
    3a94:	4b46      	ldr	r3, [pc, #280]	; (3bb0 <_i2c_master_read_packet+0x26c>)
    3a96:	4798      	blx	r3
    3a98:	0003      	movs	r3, r0
    3a9a:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3a9c:	2317      	movs	r3, #23
    3a9e:	18fb      	adds	r3, r7, r3
    3aa0:	781b      	ldrb	r3, [r3, #0]
    3aa2:	2b00      	cmp	r3, #0
    3aa4:	d000      	beq.n	3aa8 <_i2c_master_read_packet+0x164>
    3aa6:	e075      	b.n	3b94 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    3aa8:	e04b      	b.n	3b42 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3aaa:	68fb      	ldr	r3, [r7, #12]
    3aac:	8b5b      	ldrh	r3, [r3, #26]
    3aae:	b29b      	uxth	r3, r3
    3ab0:	001a      	movs	r2, r3
    3ab2:	2320      	movs	r3, #32
    3ab4:	4013      	ands	r3, r2
    3ab6:	d101      	bne.n	3abc <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    3ab8:	2341      	movs	r3, #65	; 0x41
    3aba:	e06e      	b.n	3b9a <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    3abc:	687b      	ldr	r3, [r7, #4]
    3abe:	7adb      	ldrb	r3, [r3, #11]
    3ac0:	2b00      	cmp	r3, #0
    3ac2:	d01e      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
    3ac4:	230b      	movs	r3, #11
    3ac6:	18fb      	adds	r3, r7, r3
    3ac8:	781b      	ldrb	r3, [r3, #0]
    3aca:	2201      	movs	r2, #1
    3acc:	4053      	eors	r3, r2
    3ace:	b2db      	uxtb	r3, r3
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d004      	beq.n	3ade <_i2c_master_read_packet+0x19a>
    3ad4:	2314      	movs	r3, #20
    3ad6:	18fb      	adds	r3, r7, r3
    3ad8:	881b      	ldrh	r3, [r3, #0]
    3ada:	2b00      	cmp	r3, #0
    3adc:	d009      	beq.n	3af2 <_i2c_master_read_packet+0x1ae>
    3ade:	230b      	movs	r3, #11
    3ae0:	18fb      	adds	r3, r7, r3
    3ae2:	781b      	ldrb	r3, [r3, #0]
    3ae4:	2b00      	cmp	r3, #0
    3ae6:	d00c      	beq.n	3b02 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    3ae8:	2314      	movs	r3, #20
    3aea:	18fb      	adds	r3, r7, r3
    3aec:	881b      	ldrh	r3, [r3, #0]
    3aee:	2b01      	cmp	r3, #1
    3af0:	d107      	bne.n	3b02 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3af2:	68fb      	ldr	r3, [r7, #12]
    3af4:	685b      	ldr	r3, [r3, #4]
    3af6:	2280      	movs	r2, #128	; 0x80
    3af8:	02d2      	lsls	r2, r2, #11
    3afa:	431a      	orrs	r2, r3
    3afc:	68fb      	ldr	r3, [r7, #12]
    3afe:	605a      	str	r2, [r3, #4]
    3b00:	e01a      	b.n	3b38 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    3b02:	687b      	ldr	r3, [r7, #4]
    3b04:	0018      	movs	r0, r3
    3b06:	4b2b      	ldr	r3, [pc, #172]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b08:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    3b0a:	683b      	ldr	r3, [r7, #0]
    3b0c:	685a      	ldr	r2, [r3, #4]
    3b0e:	2312      	movs	r3, #18
    3b10:	18fb      	adds	r3, r7, r3
    3b12:	881b      	ldrh	r3, [r3, #0]
    3b14:	2112      	movs	r1, #18
    3b16:	1879      	adds	r1, r7, r1
    3b18:	1c58      	adds	r0, r3, #1
    3b1a:	8008      	strh	r0, [r1, #0]
    3b1c:	18d3      	adds	r3, r2, r3
    3b1e:	68fa      	ldr	r2, [r7, #12]
    3b20:	2128      	movs	r1, #40	; 0x28
    3b22:	5c52      	ldrb	r2, [r2, r1]
    3b24:	b2d2      	uxtb	r2, r2
    3b26:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    3b28:	2317      	movs	r3, #23
    3b2a:	18fc      	adds	r4, r7, r3
    3b2c:	687b      	ldr	r3, [r7, #4]
    3b2e:	0018      	movs	r0, r3
    3b30:	4b1e      	ldr	r3, [pc, #120]	; (3bac <_i2c_master_read_packet+0x268>)
    3b32:	4798      	blx	r3
    3b34:	0003      	movs	r3, r0
    3b36:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3b38:	2317      	movs	r3, #23
    3b3a:	18fb      	adds	r3, r7, r3
    3b3c:	781b      	ldrb	r3, [r3, #0]
    3b3e:	2b00      	cmp	r3, #0
    3b40:	d109      	bne.n	3b56 <_i2c_master_read_packet+0x212>
		while (tmp_data_length--) {
    3b42:	2314      	movs	r3, #20
    3b44:	18fb      	adds	r3, r7, r3
    3b46:	881b      	ldrh	r3, [r3, #0]
    3b48:	2214      	movs	r2, #20
    3b4a:	18ba      	adds	r2, r7, r2
    3b4c:	1e59      	subs	r1, r3, #1
    3b4e:	8011      	strh	r1, [r2, #0]
    3b50:	2b00      	cmp	r3, #0
    3b52:	d1aa      	bne.n	3aaa <_i2c_master_read_packet+0x166>
    3b54:	e000      	b.n	3b58 <_i2c_master_read_packet+0x214>
				break;
    3b56:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	7a9b      	ldrb	r3, [r3, #10]
    3b5c:	2b00      	cmp	r3, #0
    3b5e:	d00a      	beq.n	3b76 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    3b60:	687b      	ldr	r3, [r7, #4]
    3b62:	0018      	movs	r0, r3
    3b64:	4b13      	ldr	r3, [pc, #76]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b66:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3b68:	68fb      	ldr	r3, [r7, #12]
    3b6a:	685b      	ldr	r3, [r3, #4]
    3b6c:	22c0      	movs	r2, #192	; 0xc0
    3b6e:	0292      	lsls	r2, r2, #10
    3b70:	431a      	orrs	r2, r3
    3b72:	68fb      	ldr	r3, [r7, #12]
    3b74:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    3b76:	687b      	ldr	r3, [r7, #4]
    3b78:	0018      	movs	r0, r3
    3b7a:	4b0e      	ldr	r3, [pc, #56]	; (3bb4 <_i2c_master_read_packet+0x270>)
    3b7c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    3b7e:	683b      	ldr	r3, [r7, #0]
    3b80:	685a      	ldr	r2, [r3, #4]
    3b82:	2312      	movs	r3, #18
    3b84:	18fb      	adds	r3, r7, r3
    3b86:	881b      	ldrh	r3, [r3, #0]
    3b88:	18d3      	adds	r3, r2, r3
    3b8a:	68fa      	ldr	r2, [r7, #12]
    3b8c:	2128      	movs	r1, #40	; 0x28
    3b8e:	5c52      	ldrb	r2, [r2, r1]
    3b90:	b2d2      	uxtb	r2, r2
    3b92:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    3b94:	2317      	movs	r3, #23
    3b96:	18fb      	adds	r3, r7, r3
    3b98:	781b      	ldrb	r3, [r3, #0]
}
    3b9a:	0018      	movs	r0, r3
    3b9c:	46bd      	mov	sp, r7
    3b9e:	b007      	add	sp, #28
    3ba0:	bd90      	pop	{r4, r7, pc}
    3ba2:	46c0      	nop			; (mov r8, r8)
    3ba4:	000038f1 	.word	0x000038f1
    3ba8:	fffbffff 	.word	0xfffbffff
    3bac:	00003893 	.word	0x00003893
    3bb0:	00003835 	.word	0x00003835
    3bb4:	000032e9 	.word	0x000032e9

00003bb8 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bb8:	b580      	push	{r7, lr}
    3bba:	b082      	sub	sp, #8
    3bbc:	af00      	add	r7, sp, #0
    3bbe:	6078      	str	r0, [r7, #4]
    3bc0:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    3bc2:	687b      	ldr	r3, [r7, #4]
    3bc4:	8b9b      	ldrh	r3, [r3, #28]
    3bc6:	b29b      	uxth	r3, r3
    3bc8:	2b00      	cmp	r3, #0
    3bca:	d001      	beq.n	3bd0 <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
    3bcc:	2305      	movs	r3, #5
    3bce:	e00c      	b.n	3bea <i2c_master_read_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3bd0:	687b      	ldr	r3, [r7, #4]
    3bd2:	2201      	movs	r2, #1
    3bd4:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3bd6:	687b      	ldr	r3, [r7, #4]
    3bd8:	2201      	movs	r2, #1
    3bda:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    3bdc:	683a      	ldr	r2, [r7, #0]
    3bde:	687b      	ldr	r3, [r7, #4]
    3be0:	0011      	movs	r1, r2
    3be2:	0018      	movs	r0, r3
    3be4:	4b03      	ldr	r3, [pc, #12]	; (3bf4 <i2c_master_read_packet_wait+0x3c>)
    3be6:	4798      	blx	r3
    3be8:	0003      	movs	r3, r0
}
    3bea:	0018      	movs	r0, r3
    3bec:	46bd      	mov	sp, r7
    3bee:	b002      	add	sp, #8
    3bf0:	bd80      	pop	{r7, pc}
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	00003945 	.word	0x00003945

00003bf8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3bf8:	b590      	push	{r4, r7, lr}
    3bfa:	b087      	sub	sp, #28
    3bfc:	af00      	add	r7, sp, #0
    3bfe:	6078      	str	r0, [r7, #4]
    3c00:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3c02:	687b      	ldr	r3, [r7, #4]
    3c04:	681b      	ldr	r3, [r3, #0]
    3c06:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    3c08:	2314      	movs	r3, #20
    3c0a:	18fb      	adds	r3, r7, r3
    3c0c:	683a      	ldr	r2, [r7, #0]
    3c0e:	8852      	ldrh	r2, [r2, #2]
    3c10:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    3c12:	687b      	ldr	r3, [r7, #4]
    3c14:	0018      	movs	r0, r3
    3c16:	4b51      	ldr	r3, [pc, #324]	; (3d5c <_i2c_master_write_packet+0x164>)
    3c18:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    3c1a:	683b      	ldr	r3, [r7, #0]
    3c1c:	7a5b      	ldrb	r3, [r3, #9]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d006      	beq.n	3c30 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    3c22:	683b      	ldr	r3, [r7, #0]
    3c24:	7a9a      	ldrb	r2, [r3, #10]
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	0011      	movs	r1, r2
    3c2a:	0018      	movs	r0, r3
    3c2c:	4b4c      	ldr	r3, [pc, #304]	; (3d60 <_i2c_master_write_packet+0x168>)
    3c2e:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    3c30:	68fb      	ldr	r3, [r7, #12]
    3c32:	685b      	ldr	r3, [r3, #4]
    3c34:	4a4b      	ldr	r2, [pc, #300]	; (3d64 <_i2c_master_write_packet+0x16c>)
    3c36:	401a      	ands	r2, r3
    3c38:	68fb      	ldr	r3, [r7, #12]
    3c3a:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    3c3c:	683b      	ldr	r3, [r7, #0]
    3c3e:	7a1b      	ldrb	r3, [r3, #8]
    3c40:	2b00      	cmp	r3, #0
    3c42:	d00d      	beq.n	3c60 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c44:	683b      	ldr	r3, [r7, #0]
    3c46:	881b      	ldrh	r3, [r3, #0]
    3c48:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c4a:	683b      	ldr	r3, [r7, #0]
    3c4c:	7a5b      	ldrb	r3, [r3, #9]
    3c4e:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c50:	4313      	orrs	r3, r2
    3c52:	001a      	movs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    3c54:	2380      	movs	r3, #128	; 0x80
    3c56:	021b      	lsls	r3, r3, #8
    3c58:	431a      	orrs	r2, r3
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c5a:	68fb      	ldr	r3, [r7, #12]
    3c5c:	625a      	str	r2, [r3, #36]	; 0x24
    3c5e:	e009      	b.n	3c74 <_i2c_master_write_packet+0x7c>
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c60:	683b      	ldr	r3, [r7, #0]
    3c62:	881b      	ldrh	r3, [r3, #0]
    3c64:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    3c66:	683b      	ldr	r3, [r7, #0]
    3c68:	7a5b      	ldrb	r3, [r3, #9]
    3c6a:	039b      	lsls	r3, r3, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    3c6c:	4313      	orrs	r3, r2
    3c6e:	001a      	movs	r2, r3
    3c70:	68fb      	ldr	r3, [r7, #12]
    3c72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    3c74:	2317      	movs	r3, #23
    3c76:	18fc      	adds	r4, r7, r3
    3c78:	687b      	ldr	r3, [r7, #4]
    3c7a:	0018      	movs	r0, r3
    3c7c:	4b3a      	ldr	r3, [pc, #232]	; (3d68 <_i2c_master_write_packet+0x170>)
    3c7e:	4798      	blx	r3
    3c80:	0003      	movs	r3, r0
    3c82:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    3c84:	2317      	movs	r3, #23
    3c86:	18fb      	adds	r3, r7, r3
    3c88:	781b      	ldrb	r3, [r3, #0]
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d107      	bne.n	3c9e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    3c8e:	2317      	movs	r3, #23
    3c90:	18fc      	adds	r4, r7, r3
    3c92:	687b      	ldr	r3, [r7, #4]
    3c94:	0018      	movs	r0, r3
    3c96:	4b35      	ldr	r3, [pc, #212]	; (3d6c <_i2c_master_write_packet+0x174>)
    3c98:	4798      	blx	r3
    3c9a:	0003      	movs	r3, r0
    3c9c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    3c9e:	2317      	movs	r3, #23
    3ca0:	18fb      	adds	r3, r7, r3
    3ca2:	781b      	ldrb	r3, [r3, #0]
    3ca4:	2b00      	cmp	r3, #0
    3ca6:	d152      	bne.n	3d4e <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    3ca8:	2312      	movs	r3, #18
    3caa:	18fb      	adds	r3, r7, r3
    3cac:	2200      	movs	r2, #0
    3cae:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    3cb0:	e033      	b.n	3d1a <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    3cb2:	68fb      	ldr	r3, [r7, #12]
    3cb4:	8b5b      	ldrh	r3, [r3, #26]
    3cb6:	b29b      	uxth	r3, r3
    3cb8:	001a      	movs	r2, r3
    3cba:	2320      	movs	r3, #32
    3cbc:	4013      	ands	r3, r2
    3cbe:	d101      	bne.n	3cc4 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    3cc0:	2341      	movs	r3, #65	; 0x41
    3cc2:	e047      	b.n	3d54 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	0018      	movs	r0, r3
    3cc8:	4b24      	ldr	r3, [pc, #144]	; (3d5c <_i2c_master_write_packet+0x164>)
    3cca:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    3ccc:	683b      	ldr	r3, [r7, #0]
    3cce:	685a      	ldr	r2, [r3, #4]
    3cd0:	2312      	movs	r3, #18
    3cd2:	18fb      	adds	r3, r7, r3
    3cd4:	881b      	ldrh	r3, [r3, #0]
    3cd6:	2112      	movs	r1, #18
    3cd8:	1879      	adds	r1, r7, r1
    3cda:	1c58      	adds	r0, r3, #1
    3cdc:	8008      	strh	r0, [r1, #0]
    3cde:	18d3      	adds	r3, r2, r3
    3ce0:	7819      	ldrb	r1, [r3, #0]
    3ce2:	68fb      	ldr	r3, [r7, #12]
    3ce4:	2228      	movs	r2, #40	; 0x28
    3ce6:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    3ce8:	2317      	movs	r3, #23
    3cea:	18fc      	adds	r4, r7, r3
    3cec:	687b      	ldr	r3, [r7, #4]
    3cee:	0018      	movs	r0, r3
    3cf0:	4b1d      	ldr	r3, [pc, #116]	; (3d68 <_i2c_master_write_packet+0x170>)
    3cf2:	4798      	blx	r3
    3cf4:	0003      	movs	r3, r0
    3cf6:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    3cf8:	2317      	movs	r3, #23
    3cfa:	18fb      	adds	r3, r7, r3
    3cfc:	781b      	ldrb	r3, [r3, #0]
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d115      	bne.n	3d2e <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3d02:	68fb      	ldr	r3, [r7, #12]
    3d04:	8b5b      	ldrh	r3, [r3, #26]
    3d06:	b29b      	uxth	r3, r3
    3d08:	001a      	movs	r2, r3
    3d0a:	2304      	movs	r3, #4
    3d0c:	4013      	ands	r3, r2
    3d0e:	d004      	beq.n	3d1a <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    3d10:	2317      	movs	r3, #23
    3d12:	18fb      	adds	r3, r7, r3
    3d14:	221e      	movs	r2, #30
    3d16:	701a      	strb	r2, [r3, #0]
				break;
    3d18:	e00a      	b.n	3d30 <_i2c_master_write_packet+0x138>
		while (tmp_data_length--) {
    3d1a:	2314      	movs	r3, #20
    3d1c:	18fb      	adds	r3, r7, r3
    3d1e:	881b      	ldrh	r3, [r3, #0]
    3d20:	2214      	movs	r2, #20
    3d22:	18ba      	adds	r2, r7, r2
    3d24:	1e59      	subs	r1, r3, #1
    3d26:	8011      	strh	r1, [r2, #0]
    3d28:	2b00      	cmp	r3, #0
    3d2a:	d1c2      	bne.n	3cb2 <_i2c_master_write_packet+0xba>
    3d2c:	e000      	b.n	3d30 <_i2c_master_write_packet+0x138>
				break;
    3d2e:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	7a9b      	ldrb	r3, [r3, #10]
    3d34:	2b00      	cmp	r3, #0
    3d36:	d00a      	beq.n	3d4e <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    3d38:	687b      	ldr	r3, [r7, #4]
    3d3a:	0018      	movs	r0, r3
    3d3c:	4b07      	ldr	r3, [pc, #28]	; (3d5c <_i2c_master_write_packet+0x164>)
    3d3e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3d40:	68fb      	ldr	r3, [r7, #12]
    3d42:	685b      	ldr	r3, [r3, #4]
    3d44:	22c0      	movs	r2, #192	; 0xc0
    3d46:	0292      	lsls	r2, r2, #10
    3d48:	431a      	orrs	r2, r3
    3d4a:	68fb      	ldr	r3, [r7, #12]
    3d4c:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    3d4e:	2317      	movs	r3, #23
    3d50:	18fb      	adds	r3, r7, r3
    3d52:	781b      	ldrb	r3, [r3, #0]
}
    3d54:	0018      	movs	r0, r3
    3d56:	46bd      	mov	sp, r7
    3d58:	b007      	add	sp, #28
    3d5a:	bd90      	pop	{r4, r7, pc}
    3d5c:	000032e9 	.word	0x000032e9
    3d60:	000038f1 	.word	0x000038f1
    3d64:	fffbffff 	.word	0xfffbffff
    3d68:	00003893 	.word	0x00003893
    3d6c:	00003835 	.word	0x00003835

00003d70 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    3d70:	b580      	push	{r7, lr}
    3d72:	b082      	sub	sp, #8
    3d74:	af00      	add	r7, sp, #0
    3d76:	6078      	str	r0, [r7, #4]
    3d78:	6039      	str	r1, [r7, #0]
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    3d7a:	687b      	ldr	r3, [r7, #4]
    3d7c:	8b9b      	ldrh	r3, [r3, #28]
    3d7e:	b29b      	uxth	r3, r3
    3d80:	2b00      	cmp	r3, #0
    3d82:	d001      	beq.n	3d88 <i2c_master_write_packet_wait+0x18>
		return STATUS_BUSY;
    3d84:	2305      	movs	r3, #5
    3d86:	e00c      	b.n	3da2 <i2c_master_write_packet_wait+0x32>
	}
#endif

	module->send_stop = true;
    3d88:	687b      	ldr	r3, [r7, #4]
    3d8a:	2201      	movs	r2, #1
    3d8c:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    3d8e:	687b      	ldr	r3, [r7, #4]
    3d90:	2201      	movs	r2, #1
    3d92:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    3d94:	683a      	ldr	r2, [r7, #0]
    3d96:	687b      	ldr	r3, [r7, #4]
    3d98:	0011      	movs	r1, r2
    3d9a:	0018      	movs	r0, r3
    3d9c:	4b03      	ldr	r3, [pc, #12]	; (3dac <i2c_master_write_packet_wait+0x3c>)
    3d9e:	4798      	blx	r3
    3da0:	0003      	movs	r3, r0
}
    3da2:	0018      	movs	r0, r3
    3da4:	46bd      	mov	sp, r7
    3da6:	b002      	add	sp, #8
    3da8:	bd80      	pop	{r7, pc}
    3daa:	46c0      	nop			; (mov r8, r8)
    3dac:	00003bf9 	.word	0x00003bf9

00003db0 <i2c_master_is_syncing>:
{
    3db0:	b580      	push	{r7, lr}
    3db2:	b084      	sub	sp, #16
    3db4:	af00      	add	r7, sp, #0
    3db6:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3db8:	687b      	ldr	r3, [r7, #4]
    3dba:	681b      	ldr	r3, [r3, #0]
    3dbc:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3dbe:	68fb      	ldr	r3, [r7, #12]
    3dc0:	69db      	ldr	r3, [r3, #28]
    3dc2:	2207      	movs	r2, #7
    3dc4:	4013      	ands	r3, r2
    3dc6:	1e5a      	subs	r2, r3, #1
    3dc8:	4193      	sbcs	r3, r2
    3dca:	b2db      	uxtb	r3, r3
}
    3dcc:	0018      	movs	r0, r3
    3dce:	46bd      	mov	sp, r7
    3dd0:	b004      	add	sp, #16
    3dd2:	bd80      	pop	{r7, pc}

00003dd4 <_i2c_master_wait_for_sync>:
{
    3dd4:	b580      	push	{r7, lr}
    3dd6:	b082      	sub	sp, #8
    3dd8:	af00      	add	r7, sp, #0
    3dda:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    3ddc:	46c0      	nop			; (mov r8, r8)
    3dde:	687b      	ldr	r3, [r7, #4]
    3de0:	0018      	movs	r0, r3
    3de2:	4b04      	ldr	r3, [pc, #16]	; (3df4 <_i2c_master_wait_for_sync+0x20>)
    3de4:	4798      	blx	r3
    3de6:	1e03      	subs	r3, r0, #0
    3de8:	d1f9      	bne.n	3dde <_i2c_master_wait_for_sync+0xa>
}
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	46bd      	mov	sp, r7
    3dee:	b002      	add	sp, #8
    3df0:	bd80      	pop	{r7, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	00003db1 	.word	0x00003db1

00003df8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    3df8:	b580      	push	{r7, lr}
    3dfa:	b084      	sub	sp, #16
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3e00:	687b      	ldr	r3, [r7, #4]
    3e02:	681b      	ldr	r3, [r3, #0]
    3e04:	60fb      	str	r3, [r7, #12]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    3e06:	68fb      	ldr	r3, [r7, #12]
    3e08:	681b      	ldr	r3, [r3, #0]
    3e0a:	011b      	lsls	r3, r3, #4
    3e0c:	0fdb      	lsrs	r3, r3, #31
    3e0e:	b2db      	uxtb	r3, r3
    3e10:	001a      	movs	r2, r3
    3e12:	230b      	movs	r3, #11
    3e14:	18fb      	adds	r3, r7, r3
    3e16:	1e51      	subs	r1, r2, #1
    3e18:	418a      	sbcs	r2, r1
    3e1a:	701a      	strb	r2, [r3, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    3e1c:	2308      	movs	r3, #8
    3e1e:	18fb      	adds	r3, r7, r3
    3e20:	687a      	ldr	r2, [r7, #4]
    3e22:	8b52      	ldrh	r2, [r2, #26]
    3e24:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3e26:	687b      	ldr	r3, [r7, #4]
    3e28:	8b9b      	ldrh	r3, [r3, #28]
    3e2a:	b29a      	uxth	r2, r3
    3e2c:	2308      	movs	r3, #8
    3e2e:	18fb      	adds	r3, r7, r3
    3e30:	2108      	movs	r1, #8
    3e32:	1879      	adds	r1, r7, r1
    3e34:	8809      	ldrh	r1, [r1, #0]
    3e36:	1a8a      	subs	r2, r1, r2
    3e38:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3e3a:	687b      	ldr	r3, [r7, #4]
    3e3c:	8b9b      	ldrh	r3, [r3, #28]
    3e3e:	b29b      	uxth	r3, r3
    3e40:	3b01      	subs	r3, #1
    3e42:	b29a      	uxth	r2, r3
    3e44:	687b      	ldr	r3, [r7, #4]
    3e46:	839a      	strh	r2, [r3, #28]

	if (sclsm_flag) {
    3e48:	230b      	movs	r3, #11
    3e4a:	18fb      	adds	r3, r7, r3
    3e4c:	781b      	ldrb	r3, [r3, #0]
    3e4e:	2b00      	cmp	r3, #0
    3e50:	d010      	beq.n	3e74 <_i2c_master_read+0x7c>
		if (module->send_nack && module->buffer_remaining == 1) {
    3e52:	687b      	ldr	r3, [r7, #4]
    3e54:	7adb      	ldrb	r3, [r3, #11]
    3e56:	2b00      	cmp	r3, #0
    3e58:	d01c      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e5a:	687b      	ldr	r3, [r7, #4]
    3e5c:	8b9b      	ldrh	r3, [r3, #28]
    3e5e:	b29b      	uxth	r3, r3
    3e60:	2b01      	cmp	r3, #1
    3e62:	d117      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e64:	68fb      	ldr	r3, [r7, #12]
    3e66:	685b      	ldr	r3, [r3, #4]
    3e68:	2280      	movs	r2, #128	; 0x80
    3e6a:	02d2      	lsls	r2, r2, #11
    3e6c:	431a      	orrs	r2, r3
    3e6e:	68fb      	ldr	r3, [r7, #12]
    3e70:	605a      	str	r2, [r3, #4]
    3e72:	e00f      	b.n	3e94 <_i2c_master_read+0x9c>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    3e74:	687b      	ldr	r3, [r7, #4]
    3e76:	7adb      	ldrb	r3, [r3, #11]
    3e78:	2b00      	cmp	r3, #0
    3e7a:	d00b      	beq.n	3e94 <_i2c_master_read+0x9c>
    3e7c:	687b      	ldr	r3, [r7, #4]
    3e7e:	8b9b      	ldrh	r3, [r3, #28]
    3e80:	b29b      	uxth	r3, r3
    3e82:	2b00      	cmp	r3, #0
    3e84:	d106      	bne.n	3e94 <_i2c_master_read+0x9c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3e86:	68fb      	ldr	r3, [r7, #12]
    3e88:	685b      	ldr	r3, [r3, #4]
    3e8a:	2280      	movs	r2, #128	; 0x80
    3e8c:	02d2      	lsls	r2, r2, #11
    3e8e:	431a      	orrs	r2, r3
    3e90:	68fb      	ldr	r3, [r7, #12]
    3e92:	605a      	str	r2, [r3, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    3e94:	687b      	ldr	r3, [r7, #4]
    3e96:	8b9b      	ldrh	r3, [r3, #28]
    3e98:	b29b      	uxth	r3, r3
    3e9a:	2b00      	cmp	r3, #0
    3e9c:	d10e      	bne.n	3ebc <_i2c_master_read+0xc4>
		if (module->send_stop) {
    3e9e:	687b      	ldr	r3, [r7, #4]
    3ea0:	7a9b      	ldrb	r3, [r3, #10]
    3ea2:	2b00      	cmp	r3, #0
    3ea4:	d00a      	beq.n	3ebc <_i2c_master_read+0xc4>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    3ea6:	687b      	ldr	r3, [r7, #4]
    3ea8:	0018      	movs	r0, r3
    3eaa:	4b0e      	ldr	r3, [pc, #56]	; (3ee4 <_i2c_master_read+0xec>)
    3eac:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3eae:	68fb      	ldr	r3, [r7, #12]
    3eb0:	685b      	ldr	r3, [r3, #4]
    3eb2:	22c0      	movs	r2, #192	; 0xc0
    3eb4:	0292      	lsls	r2, r2, #10
    3eb6:	431a      	orrs	r2, r3
    3eb8:	68fb      	ldr	r3, [r7, #12]
    3eba:	605a      	str	r2, [r3, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    3ebc:	687b      	ldr	r3, [r7, #4]
    3ebe:	0018      	movs	r0, r3
    3ec0:	4b08      	ldr	r3, [pc, #32]	; (3ee4 <_i2c_master_read+0xec>)
    3ec2:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    3ec4:	687b      	ldr	r3, [r7, #4]
    3ec6:	6a1a      	ldr	r2, [r3, #32]
    3ec8:	2308      	movs	r3, #8
    3eca:	18fb      	adds	r3, r7, r3
    3ecc:	881b      	ldrh	r3, [r3, #0]
    3ece:	18d3      	adds	r3, r2, r3
    3ed0:	68fa      	ldr	r2, [r7, #12]
    3ed2:	2128      	movs	r1, #40	; 0x28
    3ed4:	5c52      	ldrb	r2, [r2, r1]
    3ed6:	b2d2      	uxtb	r2, r2
    3ed8:	701a      	strb	r2, [r3, #0]
}
    3eda:	46c0      	nop			; (mov r8, r8)
    3edc:	46bd      	mov	sp, r7
    3ede:	b004      	add	sp, #16
    3ee0:	bd80      	pop	{r7, pc}
    3ee2:	46c0      	nop			; (mov r8, r8)
    3ee4:	00003dd5 	.word	0x00003dd5

00003ee8 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    3ee8:	b580      	push	{r7, lr}
    3eea:	b084      	sub	sp, #16
    3eec:	af00      	add	r7, sp, #0
    3eee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3ef0:	687b      	ldr	r3, [r7, #4]
    3ef2:	681b      	ldr	r3, [r3, #0]
    3ef4:	60fb      	str	r3, [r7, #12]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    3ef6:	68fb      	ldr	r3, [r7, #12]
    3ef8:	8b5b      	ldrh	r3, [r3, #26]
    3efa:	b29b      	uxth	r3, r3
    3efc:	001a      	movs	r2, r3
    3efe:	2304      	movs	r3, #4
    3f00:	4013      	ands	r3, r2
    3f02:	d004      	beq.n	3f0e <_i2c_master_write+0x26>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    3f04:	687b      	ldr	r3, [r7, #4]
    3f06:	2225      	movs	r2, #37	; 0x25
    3f08:	211e      	movs	r1, #30
    3f0a:	5499      	strb	r1, [r3, r2]
		/* Do not write more data */
		return;
    3f0c:	e024      	b.n	3f58 <_i2c_master_write+0x70>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    3f0e:	230a      	movs	r3, #10
    3f10:	18fb      	adds	r3, r7, r3
    3f12:	687a      	ldr	r2, [r7, #4]
    3f14:	8b52      	ldrh	r2, [r2, #26]
    3f16:	801a      	strh	r2, [r3, #0]
	buffer_index -= module->buffer_remaining;
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	8b9b      	ldrh	r3, [r3, #28]
    3f1c:	b29a      	uxth	r2, r3
    3f1e:	230a      	movs	r3, #10
    3f20:	18fb      	adds	r3, r7, r3
    3f22:	210a      	movs	r1, #10
    3f24:	1879      	adds	r1, r7, r1
    3f26:	8809      	ldrh	r1, [r1, #0]
    3f28:	1a8a      	subs	r2, r1, r2
    3f2a:	801a      	strh	r2, [r3, #0]

	module->buffer_remaining--;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	8b9b      	ldrh	r3, [r3, #28]
    3f30:	b29b      	uxth	r3, r3
    3f32:	3b01      	subs	r3, #1
    3f34:	b29a      	uxth	r2, r3
    3f36:	687b      	ldr	r3, [r7, #4]
    3f38:	839a      	strh	r2, [r3, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    3f3a:	687b      	ldr	r3, [r7, #4]
    3f3c:	0018      	movs	r0, r3
    3f3e:	4b08      	ldr	r3, [pc, #32]	; (3f60 <_i2c_master_write+0x78>)
    3f40:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	6a1a      	ldr	r2, [r3, #32]
    3f46:	230a      	movs	r3, #10
    3f48:	18fb      	adds	r3, r7, r3
    3f4a:	881b      	ldrh	r3, [r3, #0]
    3f4c:	18d3      	adds	r3, r2, r3
    3f4e:	781b      	ldrb	r3, [r3, #0]
    3f50:	b2d9      	uxtb	r1, r3
    3f52:	68fb      	ldr	r3, [r7, #12]
    3f54:	2228      	movs	r2, #40	; 0x28
    3f56:	5499      	strb	r1, [r3, r2]
}
    3f58:	46bd      	mov	sp, r7
    3f5a:	b004      	add	sp, #16
    3f5c:	bd80      	pop	{r7, pc}
    3f5e:	46c0      	nop			; (mov r8, r8)
    3f60:	00003dd5 	.word	0x00003dd5

00003f64 <_i2c_master_async_address_response>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_async_address_response(
		struct i2c_master_module *const module)
{
    3f64:	b580      	push	{r7, lr}
    3f66:	b084      	sub	sp, #16
    3f68:	af00      	add	r7, sp, #0
    3f6a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    3f6c:	687b      	ldr	r3, [r7, #4]
    3f6e:	681b      	ldr	r3, [r3, #0]
    3f70:	60fb      	str	r3, [r7, #12]

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    3f72:	68fb      	ldr	r3, [r7, #12]
    3f74:	7e1b      	ldrb	r3, [r3, #24]
    3f76:	b2db      	uxtb	r3, r3
    3f78:	001a      	movs	r2, r3
    3f7a:	2301      	movs	r3, #1
    3f7c:	4013      	ands	r3, r2
    3f7e:	d02b      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    3f80:	68fb      	ldr	r3, [r7, #12]
    3f82:	2201      	movs	r2, #1
    3f84:	761a      	strb	r2, [r3, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    3f86:	68fb      	ldr	r3, [r7, #12]
    3f88:	8b5b      	ldrh	r3, [r3, #26]
    3f8a:	b29b      	uxth	r3, r3
    3f8c:	001a      	movs	r2, r3
    3f8e:	2302      	movs	r3, #2
    3f90:	4013      	ands	r3, r2
    3f92:	d004      	beq.n	3f9e <_i2c_master_async_address_response+0x3a>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    3f94:	687b      	ldr	r3, [r7, #4]
    3f96:	2225      	movs	r2, #37	; 0x25
    3f98:	2141      	movs	r1, #65	; 0x41
    3f9a:	5499      	strb	r1, [r3, r2]
    3f9c:	e01c      	b.n	3fd8 <_i2c_master_async_address_response+0x74>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    3f9e:	68fb      	ldr	r3, [r7, #12]
    3fa0:	8b5b      	ldrh	r3, [r3, #26]
    3fa2:	b29b      	uxth	r3, r3
    3fa4:	001a      	movs	r2, r3
    3fa6:	2304      	movs	r3, #4
    3fa8:	4013      	ands	r3, r2
    3faa:	d015      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    3fac:	687b      	ldr	r3, [r7, #4]
    3fae:	2225      	movs	r2, #37	; 0x25
    3fb0:	2118      	movs	r1, #24
    3fb2:	5499      	strb	r1, [r3, r2]
			module->buffer_remaining = 0;
    3fb4:	687b      	ldr	r3, [r7, #4]
    3fb6:	2200      	movs	r2, #0
    3fb8:	839a      	strh	r2, [r3, #28]

			if (module->send_stop) {
    3fba:	687b      	ldr	r3, [r7, #4]
    3fbc:	7a9b      	ldrb	r3, [r3, #10]
    3fbe:	2b00      	cmp	r3, #0
    3fc0:	d00a      	beq.n	3fd8 <_i2c_master_async_address_response+0x74>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    3fc2:	687b      	ldr	r3, [r7, #4]
    3fc4:	0018      	movs	r0, r3
    3fc6:	4b13      	ldr	r3, [pc, #76]	; (4014 <_i2c_master_async_address_response+0xb0>)
    3fc8:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    3fca:	68fb      	ldr	r3, [r7, #12]
    3fcc:	685b      	ldr	r3, [r3, #4]
    3fce:	22c0      	movs	r2, #192	; 0xc0
    3fd0:	0292      	lsls	r2, r2, #10
    3fd2:	431a      	orrs	r2, r3
    3fd4:	68fb      	ldr	r3, [r7, #12]
    3fd6:	605a      	str	r2, [r3, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    3fd8:	687b      	ldr	r3, [r7, #4]
    3fda:	8b9b      	ldrh	r3, [r3, #28]
    3fdc:	b29a      	uxth	r2, r3
    3fde:	687b      	ldr	r3, [r7, #4]
    3fe0:	835a      	strh	r2, [r3, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    3fe2:	687b      	ldr	r3, [r7, #4]
    3fe4:	2225      	movs	r2, #37	; 0x25
    3fe6:	5c9b      	ldrb	r3, [r3, r2]
    3fe8:	b2db      	uxtb	r3, r3
    3fea:	2b05      	cmp	r3, #5
    3fec:	d10e      	bne.n	400c <_i2c_master_async_address_response+0xa8>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    3fee:	687b      	ldr	r3, [r7, #4]
    3ff0:	2224      	movs	r2, #36	; 0x24
    3ff2:	5c9b      	ldrb	r3, [r3, r2]
    3ff4:	b2db      	uxtb	r3, r3
    3ff6:	2b00      	cmp	r3, #0
    3ff8:	d104      	bne.n	4004 <_i2c_master_async_address_response+0xa0>
			_i2c_master_write(module);
    3ffa:	687b      	ldr	r3, [r7, #4]
    3ffc:	0018      	movs	r0, r3
    3ffe:	4b06      	ldr	r3, [pc, #24]	; (4018 <_i2c_master_async_address_response+0xb4>)
    4000:	4798      	blx	r3
		} else {
			_i2c_master_read(module);
		}
	}
}
    4002:	e003      	b.n	400c <_i2c_master_async_address_response+0xa8>
			_i2c_master_read(module);
    4004:	687b      	ldr	r3, [r7, #4]
    4006:	0018      	movs	r0, r3
    4008:	4b04      	ldr	r3, [pc, #16]	; (401c <_i2c_master_async_address_response+0xb8>)
    400a:	4798      	blx	r3
}
    400c:	46c0      	nop			; (mov r8, r8)
    400e:	46bd      	mov	sp, r7
    4010:	b004      	add	sp, #16
    4012:	bd80      	pop	{r7, pc}
    4014:	00003dd5 	.word	0x00003dd5
    4018:	00003ee9 	.word	0x00003ee9
    401c:	00003df9 	.word	0x00003df9

00004020 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    4020:	b580      	push	{r7, lr}
    4022:	b086      	sub	sp, #24
    4024:	af00      	add	r7, sp, #0
    4026:	0002      	movs	r2, r0
    4028:	1dfb      	adds	r3, r7, #7
    402a:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling */
	struct i2c_master_module *module =
			(struct i2c_master_module*)_sercom_instances[instance];
    402c:	1dfb      	adds	r3, r7, #7
    402e:	781a      	ldrb	r2, [r3, #0]
	struct i2c_master_module *module =
    4030:	4b93      	ldr	r3, [pc, #588]	; (4280 <_i2c_master_interrupt_handler+0x260>)
    4032:	0092      	lsls	r2, r2, #2
    4034:	58d3      	ldr	r3, [r2, r3]
    4036:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    4038:	697b      	ldr	r3, [r7, #20]
    403a:	681b      	ldr	r3, [r3, #0]
    403c:	613b      	str	r3, [r7, #16]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    403e:	693b      	ldr	r3, [r7, #16]
    4040:	681b      	ldr	r3, [r3, #0]
    4042:	011b      	lsls	r3, r3, #4
    4044:	0fdb      	lsrs	r3, r3, #31
    4046:	b2db      	uxtb	r3, r3
    4048:	001a      	movs	r2, r3
    404a:	230f      	movs	r3, #15
    404c:	18fb      	adds	r3, r7, r3
    404e:	1e51      	subs	r1, r2, #1
    4050:	418a      	sbcs	r2, r1
    4052:	701a      	strb	r2, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    4054:	230e      	movs	r3, #14
    4056:	18fb      	adds	r3, r7, r3
    4058:	697a      	ldr	r2, [r7, #20]
    405a:	7e52      	ldrb	r2, [r2, #25]
    405c:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    405e:	697b      	ldr	r3, [r7, #20]
    4060:	7e1b      	ldrb	r3, [r3, #24]
    4062:	b2da      	uxtb	r2, r3
    4064:	230e      	movs	r3, #14
    4066:	18fb      	adds	r3, r7, r3
    4068:	210e      	movs	r1, #14
    406a:	1879      	adds	r1, r7, r1
    406c:	7809      	ldrb	r1, [r1, #0]
    406e:	400a      	ands	r2, r1
    4070:	701a      	strb	r2, [r3, #0]

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    4072:	697b      	ldr	r3, [r7, #20]
    4074:	8b5b      	ldrh	r3, [r3, #26]
    4076:	b29b      	uxth	r3, r3
    4078:	2b00      	cmp	r3, #0
    407a:	d109      	bne.n	4090 <_i2c_master_interrupt_handler+0x70>
    407c:	697b      	ldr	r3, [r7, #20]
    407e:	8b9b      	ldrh	r3, [r3, #28]
    4080:	b29b      	uxth	r3, r3
    4082:	2b00      	cmp	r3, #0
    4084:	d004      	beq.n	4090 <_i2c_master_interrupt_handler+0x70>
		/* Call function for address response */
		_i2c_master_async_address_response(module);
    4086:	697b      	ldr	r3, [r7, #20]
    4088:	0018      	movs	r0, r3
    408a:	4b7e      	ldr	r3, [pc, #504]	; (4284 <_i2c_master_interrupt_handler+0x264>)
    408c:	4798      	blx	r3
    408e:	e070      	b.n	4172 <_i2c_master_interrupt_handler+0x152>

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4090:	697b      	ldr	r3, [r7, #20]
    4092:	8b5b      	ldrh	r3, [r3, #26]
    4094:	b29b      	uxth	r3, r3
    4096:	2b00      	cmp	r3, #0
    4098:	d039      	beq.n	410e <_i2c_master_interrupt_handler+0xee>
    409a:	697b      	ldr	r3, [r7, #20]
    409c:	8b9b      	ldrh	r3, [r3, #28]
    409e:	b29b      	uxth	r3, r3
    40a0:	2b00      	cmp	r3, #0
    40a2:	d134      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->status == STATUS_BUSY) &&
    40a4:	697b      	ldr	r3, [r7, #20]
    40a6:	2225      	movs	r2, #37	; 0x25
    40a8:	5c9b      	ldrb	r3, [r3, r2]
    40aa:	b2db      	uxtb	r3, r3
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    40ac:	2b05      	cmp	r3, #5
    40ae:	d12e      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    40b0:	697b      	ldr	r3, [r7, #20]
    40b2:	2224      	movs	r2, #36	; 0x24
    40b4:	5c9b      	ldrb	r3, [r3, r2]
    40b6:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    40b8:	2b00      	cmp	r3, #0
    40ba:	d128      	bne.n	410e <_i2c_master_interrupt_handler+0xee>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    40bc:	693b      	ldr	r3, [r7, #16]
    40be:	2203      	movs	r2, #3
    40c0:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    40c2:	697b      	ldr	r3, [r7, #20]
    40c4:	2200      	movs	r2, #0
    40c6:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    40c8:	697b      	ldr	r3, [r7, #20]
    40ca:	2225      	movs	r2, #37	; 0x25
    40cc:	2100      	movs	r1, #0
    40ce:	5499      	strb	r1, [r3, r2]

		if (module->send_stop) {
    40d0:	697b      	ldr	r3, [r7, #20]
    40d2:	7a9b      	ldrb	r3, [r3, #10]
    40d4:	2b00      	cmp	r3, #0
    40d6:	d00b      	beq.n	40f0 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    40d8:	697b      	ldr	r3, [r7, #20]
    40da:	0018      	movs	r0, r3
    40dc:	4b6a      	ldr	r3, [pc, #424]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    40de:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    40e0:	693b      	ldr	r3, [r7, #16]
    40e2:	685b      	ldr	r3, [r3, #4]
    40e4:	22c0      	movs	r2, #192	; 0xc0
    40e6:	0292      	lsls	r2, r2, #10
    40e8:	431a      	orrs	r2, r3
    40ea:	693b      	ldr	r3, [r7, #16]
    40ec:	605a      	str	r2, [r3, #4]
    40ee:	e002      	b.n	40f6 <_i2c_master_interrupt_handler+0xd6>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    40f0:	693b      	ldr	r3, [r7, #16]
    40f2:	2201      	movs	r2, #1
    40f4:	761a      	strb	r2, [r3, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    40f6:	230e      	movs	r3, #14
    40f8:	18fb      	adds	r3, r7, r3
    40fa:	781b      	ldrb	r3, [r3, #0]
    40fc:	2201      	movs	r2, #1
    40fe:	4013      	ands	r3, r2
    4100:	d037      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4102:	697b      	ldr	r3, [r7, #20]
    4104:	68db      	ldr	r3, [r3, #12]
    4106:	697a      	ldr	r2, [r7, #20]
    4108:	0010      	movs	r0, r2
    410a:	4798      	blx	r3
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    410c:	e031      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    410e:	697b      	ldr	r3, [r7, #20]
    4110:	8b5b      	ldrh	r3, [r3, #26]
    4112:	b29b      	uxth	r3, r3
    4114:	2b00      	cmp	r3, #0
    4116:	d02c      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
    4118:	697b      	ldr	r3, [r7, #20]
    411a:	8b9b      	ldrh	r3, [r3, #28]
    411c:	b29b      	uxth	r3, r3
    411e:	2b00      	cmp	r3, #0
    4120:	d027      	beq.n	4172 <_i2c_master_interrupt_handler+0x152>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    4122:	693b      	ldr	r3, [r7, #16]
    4124:	8b5b      	ldrh	r3, [r3, #26]
    4126:	b29b      	uxth	r3, r3
    4128:	001a      	movs	r2, r3
    412a:	2320      	movs	r3, #32
    412c:	4013      	ands	r3, r2
    412e:	d111      	bne.n	4154 <_i2c_master_interrupt_handler+0x134>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4130:	230f      	movs	r3, #15
    4132:	18fb      	adds	r3, r7, r3
    4134:	781b      	ldrb	r3, [r3, #0]
    4136:	2201      	movs	r2, #1
    4138:	4053      	eors	r3, r2
    413a:	b2db      	uxtb	r3, r3
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    413c:	2b00      	cmp	r3, #0
    413e:	d104      	bne.n	414a <_i2c_master_interrupt_handler+0x12a>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    4140:	697b      	ldr	r3, [r7, #20]
    4142:	8b9b      	ldrh	r3, [r3, #28]
    4144:	b29b      	uxth	r3, r3
    4146:	2b01      	cmp	r3, #1
    4148:	d004      	beq.n	4154 <_i2c_master_interrupt_handler+0x134>
			module->status = STATUS_ERR_PACKET_COLLISION;
    414a:	697b      	ldr	r3, [r7, #20]
    414c:	2225      	movs	r2, #37	; 0x25
    414e:	2141      	movs	r1, #65	; 0x41
    4150:	5499      	strb	r1, [r3, r2]
    4152:	e00e      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4154:	697b      	ldr	r3, [r7, #20]
    4156:	2224      	movs	r2, #36	; 0x24
    4158:	5c9b      	ldrb	r3, [r3, r2]
    415a:	b2db      	uxtb	r3, r3
    415c:	2b00      	cmp	r3, #0
    415e:	d104      	bne.n	416a <_i2c_master_interrupt_handler+0x14a>
			_i2c_master_write(module);
    4160:	697b      	ldr	r3, [r7, #20]
    4162:	0018      	movs	r0, r3
    4164:	4b49      	ldr	r3, [pc, #292]	; (428c <_i2c_master_interrupt_handler+0x26c>)
    4166:	4798      	blx	r3
    4168:	e003      	b.n	4172 <_i2c_master_interrupt_handler+0x152>
		} else {
			_i2c_master_read(module);
    416a:	697b      	ldr	r3, [r7, #20]
    416c:	0018      	movs	r0, r3
    416e:	4b48      	ldr	r3, [pc, #288]	; (4290 <_i2c_master_interrupt_handler+0x270>)
    4170:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    4172:	697b      	ldr	r3, [r7, #20]
    4174:	8b5b      	ldrh	r3, [r3, #26]
    4176:	b29b      	uxth	r3, r3
    4178:	2b00      	cmp	r3, #0
    417a:	d047      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
    417c:	697b      	ldr	r3, [r7, #20]
    417e:	8b9b      	ldrh	r3, [r3, #28]
    4180:	b29b      	uxth	r3, r3
    4182:	2b00      	cmp	r3, #0
    4184:	d142      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->status == STATUS_BUSY) &&
    4186:	697b      	ldr	r3, [r7, #20]
    4188:	2225      	movs	r2, #37	; 0x25
    418a:	5c9b      	ldrb	r3, [r3, r2]
    418c:	b2db      	uxtb	r3, r3
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    418e:	2b05      	cmp	r3, #5
    4190:	d13c      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    4192:	697b      	ldr	r3, [r7, #20]
    4194:	2224      	movs	r2, #36	; 0x24
    4196:	5c9b      	ldrb	r3, [r3, r2]
    4198:	b2db      	uxtb	r3, r3
			(module->status == STATUS_BUSY) &&
    419a:	2b01      	cmp	r3, #1
    419c:	d136      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    419e:	693b      	ldr	r3, [r7, #16]
    41a0:	7e1b      	ldrb	r3, [r3, #24]
    41a2:	b2db      	uxtb	r3, r3
    41a4:	001a      	movs	r2, r3
    41a6:	2302      	movs	r3, #2
    41a8:	4013      	ands	r3, r2
    41aa:	d002      	beq.n	41b2 <_i2c_master_interrupt_handler+0x192>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    41ac:	693b      	ldr	r3, [r7, #16]
    41ae:	2202      	movs	r2, #2
    41b0:	761a      	strb	r2, [r3, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    41b2:	693b      	ldr	r3, [r7, #16]
    41b4:	2203      	movs	r2, #3
    41b6:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    41b8:	697b      	ldr	r3, [r7, #20]
    41ba:	2200      	movs	r2, #0
    41bc:	835a      	strh	r2, [r3, #26]
		module->status        = STATUS_OK;
    41be:	697b      	ldr	r3, [r7, #20]
    41c0:	2225      	movs	r2, #37	; 0x25
    41c2:	2100      	movs	r1, #0
    41c4:	5499      	strb	r1, [r3, r2]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    41c6:	230e      	movs	r3, #14
    41c8:	18fb      	adds	r3, r7, r3
    41ca:	781b      	ldrb	r3, [r3, #0]
    41cc:	2202      	movs	r2, #2
    41ce:	4013      	ands	r3, r2
    41d0:	d00b      	beq.n	41ea <_i2c_master_interrupt_handler+0x1ca>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    41d2:	697b      	ldr	r3, [r7, #20]
    41d4:	2224      	movs	r2, #36	; 0x24
    41d6:	5c9b      	ldrb	r3, [r3, r2]
    41d8:	b2db      	uxtb	r3, r3
    41da:	2b01      	cmp	r3, #1
    41dc:	d105      	bne.n	41ea <_i2c_master_interrupt_handler+0x1ca>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    41de:	697b      	ldr	r3, [r7, #20]
    41e0:	691b      	ldr	r3, [r3, #16]
    41e2:	697a      	ldr	r2, [r7, #20]
    41e4:	0010      	movs	r0, r2
    41e6:	4798      	blx	r3
    41e8:	e010      	b.n	420c <_i2c_master_interrupt_handler+0x1ec>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    41ea:	230e      	movs	r3, #14
    41ec:	18fb      	adds	r3, r7, r3
    41ee:	781b      	ldrb	r3, [r3, #0]
    41f0:	2201      	movs	r2, #1
    41f2:	4013      	ands	r3, r2
    41f4:	d00a      	beq.n	420c <_i2c_master_interrupt_handler+0x1ec>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    41f6:	697b      	ldr	r3, [r7, #20]
    41f8:	2224      	movs	r2, #36	; 0x24
    41fa:	5c9b      	ldrb	r3, [r3, r2]
    41fc:	b2db      	uxtb	r3, r3
    41fe:	2b00      	cmp	r3, #0
    4200:	d104      	bne.n	420c <_i2c_master_interrupt_handler+0x1ec>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    4202:	697b      	ldr	r3, [r7, #20]
    4204:	68db      	ldr	r3, [r3, #12]
    4206:	697a      	ldr	r2, [r7, #20]
    4208:	0010      	movs	r0, r2
    420a:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    420c:	697b      	ldr	r3, [r7, #20]
    420e:	2225      	movs	r2, #37	; 0x25
    4210:	5c9b      	ldrb	r3, [r3, r2]
    4212:	b2db      	uxtb	r3, r3
    4214:	2b05      	cmp	r3, #5
    4216:	d02e      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
    4218:	697b      	ldr	r3, [r7, #20]
    421a:	2225      	movs	r2, #37	; 0x25
    421c:	5c9b      	ldrb	r3, [r3, r2]
    421e:	b2db      	uxtb	r3, r3
    4220:	2b00      	cmp	r3, #0
    4222:	d028      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    4224:	693b      	ldr	r3, [r7, #16]
    4226:	2203      	movs	r2, #3
    4228:	751a      	strb	r2, [r3, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    422a:	697b      	ldr	r3, [r7, #20]
    422c:	2200      	movs	r2, #0
    422e:	835a      	strh	r2, [r3, #26]
		module->buffer_remaining = 0;
    4230:	697b      	ldr	r3, [r7, #20]
    4232:	2200      	movs	r2, #0
    4234:	839a      	strh	r2, [r3, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4236:	697b      	ldr	r3, [r7, #20]
    4238:	2225      	movs	r2, #37	; 0x25
    423a:	5c9b      	ldrb	r3, [r3, r2]
    423c:	b2db      	uxtb	r3, r3
    423e:	2b41      	cmp	r3, #65	; 0x41
    4240:	d00e      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
				module->send_stop) {
    4242:	697b      	ldr	r3, [r7, #20]
    4244:	7a9b      	ldrb	r3, [r3, #10]
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    4246:	2b00      	cmp	r3, #0
    4248:	d00a      	beq.n	4260 <_i2c_master_interrupt_handler+0x240>
			_i2c_master_wait_for_sync(module);
    424a:	697b      	ldr	r3, [r7, #20]
    424c:	0018      	movs	r0, r3
    424e:	4b0e      	ldr	r3, [pc, #56]	; (4288 <_i2c_master_interrupt_handler+0x268>)
    4250:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    4252:	693b      	ldr	r3, [r7, #16]
    4254:	685b      	ldr	r3, [r3, #4]
    4256:	22e0      	movs	r2, #224	; 0xe0
    4258:	02d2      	lsls	r2, r2, #11
    425a:	431a      	orrs	r2, r3
    425c:	693b      	ldr	r3, [r7, #16]
    425e:	605a      	str	r2, [r3, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    4260:	230e      	movs	r3, #14
    4262:	18fb      	adds	r3, r7, r3
    4264:	781b      	ldrb	r3, [r3, #0]
    4266:	2204      	movs	r2, #4
    4268:	4013      	ands	r3, r2
    426a:	d004      	beq.n	4276 <_i2c_master_interrupt_handler+0x256>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    426c:	697b      	ldr	r3, [r7, #20]
    426e:	695b      	ldr	r3, [r3, #20]
    4270:	697a      	ldr	r2, [r7, #20]
    4272:	0010      	movs	r0, r2
    4274:	4798      	blx	r3
		}
	}
}
    4276:	46c0      	nop			; (mov r8, r8)
    4278:	46bd      	mov	sp, r7
    427a:	b006      	add	sp, #24
    427c:	bd80      	pop	{r7, pc}
    427e:	46c0      	nop			; (mov r8, r8)
    4280:	20000468 	.word	0x20000468
    4284:	00003f65 	.word	0x00003f65
    4288:	00003dd5 	.word	0x00003dd5
    428c:	00003ee9 	.word	0x00003ee9
    4290:	00003df9 	.word	0x00003df9

00004294 <system_gclk_chan_get_config_defaults>:
{
    4294:	b580      	push	{r7, lr}
    4296:	b082      	sub	sp, #8
    4298:	af00      	add	r7, sp, #0
    429a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    429c:	687b      	ldr	r3, [r7, #4]
    429e:	2200      	movs	r2, #0
    42a0:	701a      	strb	r2, [r3, #0]
}
    42a2:	46c0      	nop			; (mov r8, r8)
    42a4:	46bd      	mov	sp, r7
    42a6:	b002      	add	sp, #8
    42a8:	bd80      	pop	{r7, pc}
	...

000042ac <system_apb_clock_set_mask>:
{
    42ac:	b580      	push	{r7, lr}
    42ae:	b082      	sub	sp, #8
    42b0:	af00      	add	r7, sp, #0
    42b2:	0002      	movs	r2, r0
    42b4:	6039      	str	r1, [r7, #0]
    42b6:	1dfb      	adds	r3, r7, #7
    42b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    42ba:	1dfb      	adds	r3, r7, #7
    42bc:	781b      	ldrb	r3, [r3, #0]
    42be:	2b01      	cmp	r3, #1
    42c0:	d00a      	beq.n	42d8 <system_apb_clock_set_mask+0x2c>
    42c2:	2b02      	cmp	r3, #2
    42c4:	d00f      	beq.n	42e6 <system_apb_clock_set_mask+0x3a>
    42c6:	2b00      	cmp	r3, #0
    42c8:	d114      	bne.n	42f4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    42ca:	4b0e      	ldr	r3, [pc, #56]	; (4304 <system_apb_clock_set_mask+0x58>)
    42cc:	4a0d      	ldr	r2, [pc, #52]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ce:	6991      	ldr	r1, [r2, #24]
    42d0:	683a      	ldr	r2, [r7, #0]
    42d2:	430a      	orrs	r2, r1
    42d4:	619a      	str	r2, [r3, #24]
			break;
    42d6:	e00f      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    42d8:	4b0a      	ldr	r3, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42da:	4a0a      	ldr	r2, [pc, #40]	; (4304 <system_apb_clock_set_mask+0x58>)
    42dc:	69d1      	ldr	r1, [r2, #28]
    42de:	683a      	ldr	r2, [r7, #0]
    42e0:	430a      	orrs	r2, r1
    42e2:	61da      	str	r2, [r3, #28]
			break;
    42e4:	e008      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    42e6:	4b07      	ldr	r3, [pc, #28]	; (4304 <system_apb_clock_set_mask+0x58>)
    42e8:	4a06      	ldr	r2, [pc, #24]	; (4304 <system_apb_clock_set_mask+0x58>)
    42ea:	6a11      	ldr	r1, [r2, #32]
    42ec:	683a      	ldr	r2, [r7, #0]
    42ee:	430a      	orrs	r2, r1
    42f0:	621a      	str	r2, [r3, #32]
			break;
    42f2:	e001      	b.n	42f8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    42f4:	2317      	movs	r3, #23
    42f6:	e000      	b.n	42fa <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    42f8:	2300      	movs	r3, #0
}
    42fa:	0018      	movs	r0, r3
    42fc:	46bd      	mov	sp, r7
    42fe:	b002      	add	sp, #8
    4300:	bd80      	pop	{r7, pc}
    4302:	46c0      	nop			; (mov r8, r8)
    4304:	40000400 	.word	0x40000400

00004308 <system_pinmux_get_config_defaults>:
{
    4308:	b580      	push	{r7, lr}
    430a:	b082      	sub	sp, #8
    430c:	af00      	add	r7, sp, #0
    430e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4310:	687b      	ldr	r3, [r7, #4]
    4312:	2280      	movs	r2, #128	; 0x80
    4314:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4316:	687b      	ldr	r3, [r7, #4]
    4318:	2200      	movs	r2, #0
    431a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    431c:	687b      	ldr	r3, [r7, #4]
    431e:	2201      	movs	r2, #1
    4320:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4322:	687b      	ldr	r3, [r7, #4]
    4324:	2200      	movs	r2, #0
    4326:	70da      	strb	r2, [r3, #3]
}
    4328:	46c0      	nop			; (mov r8, r8)
    432a:	46bd      	mov	sp, r7
    432c:	b002      	add	sp, #8
    432e:	bd80      	pop	{r7, pc}

00004330 <system_is_debugger_present>:
{
    4330:	b580      	push	{r7, lr}
    4332:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4334:	4b05      	ldr	r3, [pc, #20]	; (434c <system_is_debugger_present+0x1c>)
    4336:	789b      	ldrb	r3, [r3, #2]
    4338:	b2db      	uxtb	r3, r3
    433a:	001a      	movs	r2, r3
    433c:	2302      	movs	r3, #2
    433e:	4013      	ands	r3, r2
    4340:	1e5a      	subs	r2, r3, #1
    4342:	4193      	sbcs	r3, r2
    4344:	b2db      	uxtb	r3, r3
}
    4346:	0018      	movs	r0, r3
    4348:	46bd      	mov	sp, r7
    434a:	bd80      	pop	{r7, pc}
    434c:	41002000 	.word	0x41002000

00004350 <_i2c_slave_set_config>:
 *                                         previously set
 */
static enum status_code _i2c_slave_set_config(
		struct i2c_slave_module *const module,
		const struct i2c_slave_config *const config)
{
    4350:	b580      	push	{r7, lr}
    4352:	b088      	sub	sp, #32
    4354:	af00      	add	r7, sp, #0
    4356:	6078      	str	r0, [r7, #4]
    4358:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    435a:	687b      	ldr	r3, [r7, #4]
    435c:	681b      	ldr	r3, [r3, #0]
    435e:	613b      	str	r3, [r7, #16]
	Sercom *const sercom_hw = module->hw;
    4360:	687b      	ldr	r3, [r7, #4]
    4362:	681b      	ldr	r3, [r3, #0]
    4364:	60fb      	str	r3, [r7, #12]

	module->buffer_timeout = config->buffer_timeout;
    4366:	683b      	ldr	r3, [r7, #0]
    4368:	891a      	ldrh	r2, [r3, #8]
    436a:	687b      	ldr	r3, [r7, #4]
    436c:	80da      	strh	r2, [r3, #6]
	module->ten_bit_address = config->ten_bit_address;
    436e:	683b      	ldr	r3, [r7, #0]
    4370:	7c1a      	ldrb	r2, [r3, #16]
    4372:	687b      	ldr	r3, [r7, #4]
    4374:	721a      	strb	r2, [r3, #8]

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    4376:	2308      	movs	r3, #8
    4378:	18fb      	adds	r3, r7, r3
    437a:	0018      	movs	r0, r3
    437c:	4b49      	ldr	r3, [pc, #292]	; (44a4 <_i2c_slave_set_config+0x154>)
    437e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
    4380:	683b      	ldr	r3, [r7, #0]
    4382:	69db      	ldr	r3, [r3, #28]
    4384:	61bb      	str	r3, [r7, #24]
	uint32_t pad1 = config->pinmux_pad1;
    4386:	683b      	ldr	r3, [r7, #0]
    4388:	6a1b      	ldr	r3, [r3, #32]
    438a:	617b      	str	r3, [r7, #20]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    438c:	69bb      	ldr	r3, [r7, #24]
    438e:	2b00      	cmp	r3, #0
    4390:	d106      	bne.n	43a0 <_i2c_slave_set_config+0x50>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    4392:	68fb      	ldr	r3, [r7, #12]
    4394:	2100      	movs	r1, #0
    4396:	0018      	movs	r0, r3
    4398:	4b43      	ldr	r3, [pc, #268]	; (44a8 <_i2c_slave_set_config+0x158>)
    439a:	4798      	blx	r3
    439c:	0003      	movs	r3, r0
    439e:	61bb      	str	r3, [r7, #24]
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    43a0:	69bb      	ldr	r3, [r7, #24]
    43a2:	b2da      	uxtb	r2, r3
    43a4:	2308      	movs	r3, #8
    43a6:	18fb      	adds	r3, r7, r3
    43a8:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43aa:	2308      	movs	r3, #8
    43ac:	18fb      	adds	r3, r7, r3
    43ae:	2202      	movs	r2, #2
    43b0:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    43b2:	69bb      	ldr	r3, [r7, #24]
    43b4:	0c1b      	lsrs	r3, r3, #16
    43b6:	b2db      	uxtb	r3, r3
    43b8:	2208      	movs	r2, #8
    43ba:	18ba      	adds	r2, r7, r2
    43bc:	0011      	movs	r1, r2
    43be:	0018      	movs	r0, r3
    43c0:	4b3a      	ldr	r3, [pc, #232]	; (44ac <_i2c_slave_set_config+0x15c>)
    43c2:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    43c4:	697b      	ldr	r3, [r7, #20]
    43c6:	2b00      	cmp	r3, #0
    43c8:	d106      	bne.n	43d8 <_i2c_slave_set_config+0x88>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    43ca:	68fb      	ldr	r3, [r7, #12]
    43cc:	2101      	movs	r1, #1
    43ce:	0018      	movs	r0, r3
    43d0:	4b35      	ldr	r3, [pc, #212]	; (44a8 <_i2c_slave_set_config+0x158>)
    43d2:	4798      	blx	r3
    43d4:	0003      	movs	r3, r0
    43d6:	617b      	str	r3, [r7, #20]
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    43d8:	697b      	ldr	r3, [r7, #20]
    43da:	b2da      	uxtb	r2, r3
    43dc:	2308      	movs	r3, #8
    43de:	18fb      	adds	r3, r7, r3
    43e0:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    43e2:	2308      	movs	r3, #8
    43e4:	18fb      	adds	r3, r7, r3
    43e6:	2202      	movs	r2, #2
    43e8:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    43ea:	697b      	ldr	r3, [r7, #20]
    43ec:	0c1b      	lsrs	r3, r3, #16
    43ee:	b2db      	uxtb	r3, r3
    43f0:	2208      	movs	r2, #8
    43f2:	18ba      	adds	r2, r7, r2
    43f4:	0011      	movs	r1, r2
    43f6:	0018      	movs	r0, r3
    43f8:	4b2c      	ldr	r3, [pc, #176]	; (44ac <_i2c_slave_set_config+0x15c>)
    43fa:	4798      	blx	r3

	/* Prepare config to write to register CTRLA */
	if (config->run_in_standby || system_is_debugger_present()) {
    43fc:	683b      	ldr	r3, [r7, #0]
    43fe:	7e9b      	ldrb	r3, [r3, #26]
    4400:	2b00      	cmp	r3, #0
    4402:	d103      	bne.n	440c <_i2c_slave_set_config+0xbc>
    4404:	4b2a      	ldr	r3, [pc, #168]	; (44b0 <_i2c_slave_set_config+0x160>)
    4406:	4798      	blx	r3
    4408:	1e03      	subs	r3, r0, #0
    440a:	d002      	beq.n	4412 <_i2c_slave_set_config+0xc2>
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
    440c:	2380      	movs	r3, #128	; 0x80
    440e:	61fb      	str	r3, [r7, #28]
    4410:	e001      	b.n	4416 <_i2c_slave_set_config+0xc6>
	} else {
		tmp_ctrla = 0;
    4412:	2300      	movs	r3, #0
    4414:	61fb      	str	r3, [r7, #28]
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
    4416:	683b      	ldr	r3, [r7, #0]
    4418:	2225      	movs	r2, #37	; 0x25
    441a:	5c9b      	ldrb	r3, [r3, r2]
    441c:	2b00      	cmp	r3, #0
    441e:	d105      	bne.n	442c <_i2c_slave_set_config+0xdc>
    4420:	683b      	ldr	r3, [r7, #0]
    4422:	695a      	ldr	r2, [r3, #20]
    4424:	2380      	movs	r3, #128	; 0x80
    4426:	049b      	lsls	r3, r3, #18
    4428:	429a      	cmp	r2, r3
    442a:	d104      	bne.n	4436 <_i2c_slave_set_config+0xe6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    442c:	69fb      	ldr	r3, [r7, #28]
    442e:	2280      	movs	r2, #128	; 0x80
    4430:	0512      	lsls	r2, r2, #20
    4432:	4313      	orrs	r3, r2
    4434:	61fb      	str	r3, [r7, #28]
	}
	
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4436:	683b      	ldr	r3, [r7, #0]
    4438:	685a      	ldr	r2, [r3, #4]
			config->transfer_speed |
    443a:	683b      	ldr	r3, [r7, #0]
    443c:	695b      	ldr	r3, [r3, #20]
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    443e:	4313      	orrs	r3, r2
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4440:	683a      	ldr	r2, [r7, #0]
    4442:	2124      	movs	r1, #36	; 0x24
    4444:	5c52      	ldrb	r2, [r2, r1]
    4446:	0792      	lsls	r2, r2, #30
			config->transfer_speed |
    4448:	4313      	orrs	r3, r2
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
    444a:	683a      	ldr	r2, [r7, #0]
    444c:	2126      	movs	r1, #38	; 0x26
    444e:	5c52      	ldrb	r2, [r2, r1]
    4450:	05d2      	lsls	r2, r2, #23
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
    4452:	4313      	orrs	r3, r2
	tmp_ctrla |= ((uint32_t)config->sda_hold_time |
    4454:	69fa      	ldr	r2, [r7, #28]
    4456:	4313      	orrs	r3, r2
    4458:	61fb      	str	r3, [r7, #28]

	i2c_hw->CTRLA.reg |= tmp_ctrla;
    445a:	693b      	ldr	r3, [r7, #16]
    445c:	681a      	ldr	r2, [r3, #0]
    445e:	69fb      	ldr	r3, [r7, #28]
    4460:	431a      	orrs	r2, r3
    4462:	693b      	ldr	r3, [r7, #16]
    4464:	601a      	str	r2, [r3, #0]

	/* Set CTRLB configuration */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
    4466:	683b      	ldr	r3, [r7, #0]
    4468:	895b      	ldrh	r3, [r3, #10]
    446a:	2280      	movs	r2, #128	; 0x80
    446c:	0052      	lsls	r2, r2, #1
    446e:	4313      	orrs	r3, r2
    4470:	b29b      	uxth	r3, r3
    4472:	001a      	movs	r2, r3
    4474:	693b      	ldr	r3, [r7, #16]
    4476:	605a      	str	r2, [r3, #4]

	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4478:	683b      	ldr	r3, [r7, #0]
    447a:	899b      	ldrh	r3, [r3, #12]
    447c:	005a      	lsls	r2, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    447e:	683b      	ldr	r3, [r7, #0]
    4480:	89db      	ldrh	r3, [r3, #14]
    4482:	045b      	lsls	r3, r3, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4484:	431a      	orrs	r2, r3
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4486:	683b      	ldr	r3, [r7, #0]
    4488:	7c1b      	ldrb	r3, [r3, #16]
    448a:	03db      	lsls	r3, r3, #15
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
    448c:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
    448e:	683a      	ldr	r2, [r7, #0]
    4490:	7c52      	ldrb	r2, [r2, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
    4492:	4313      	orrs	r3, r2
    4494:	001a      	movs	r2, r3
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
    4496:	693b      	ldr	r3, [r7, #16]
    4498:	625a      	str	r2, [r3, #36]	; 0x24

	return STATUS_OK;
    449a:	2300      	movs	r3, #0
}
    449c:	0018      	movs	r0, r3
    449e:	46bd      	mov	sp, r7
    44a0:	b008      	add	sp, #32
    44a2:	bd80      	pop	{r7, pc}
    44a4:	00004309 	.word	0x00004309
    44a8:	00006e7d 	.word	0x00006e7d
    44ac:	00007f11 	.word	0x00007f11
    44b0:	00004331 	.word	0x00004331

000044b4 <i2c_slave_init>:
 */
enum status_code i2c_slave_init(
		struct i2c_slave_module *const module,
		Sercom *const hw,
		const struct i2c_slave_config *const config)
{
    44b4:	b590      	push	{r4, r7, lr}
    44b6:	b08b      	sub	sp, #44	; 0x2c
    44b8:	af00      	add	r7, sp, #0
    44ba:	60f8      	str	r0, [r7, #12]
    44bc:	60b9      	str	r1, [r7, #8]
    44be:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    44c0:	68fb      	ldr	r3, [r7, #12]
    44c2:	68ba      	ldr	r2, [r7, #8]
    44c4:	601a      	str	r2, [r3, #0]

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    44c6:	68fb      	ldr	r3, [r7, #12]
    44c8:	681b      	ldr	r3, [r3, #0]
    44ca:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check if module is enabled */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
    44cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44ce:	681b      	ldr	r3, [r3, #0]
    44d0:	2202      	movs	r2, #2
    44d2:	4013      	ands	r3, r2
    44d4:	d001      	beq.n	44da <i2c_slave_init+0x26>
		return STATUS_ERR_DENIED;
    44d6:	231c      	movs	r3, #28
    44d8:	e069      	b.n	45ae <i2c_slave_init+0xfa>
	}

	/* Check if reset is in progress */
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
    44da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    44dc:	681b      	ldr	r3, [r3, #0]
    44de:	2201      	movs	r2, #1
    44e0:	4013      	ands	r3, r2
    44e2:	d001      	beq.n	44e8 <i2c_slave_init+0x34>
		return STATUS_BUSY;
    44e4:	2305      	movs	r3, #5
    44e6:	e062      	b.n	45ae <i2c_slave_init+0xfa>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    44e8:	68fb      	ldr	r3, [r7, #12]
    44ea:	681b      	ldr	r3, [r3, #0]
    44ec:	0018      	movs	r0, r3
    44ee:	4b32      	ldr	r3, [pc, #200]	; (45b8 <i2c_slave_init+0x104>)
    44f0:	4798      	blx	r3
    44f2:	0003      	movs	r3, r0
    44f4:	623b      	str	r3, [r7, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    44f6:	6a3b      	ldr	r3, [r7, #32]
    44f8:	3302      	adds	r3, #2
    44fa:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    44fc:	6a3b      	ldr	r3, [r7, #32]
    44fe:	3314      	adds	r3, #20
    4500:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4502:	2201      	movs	r2, #1
    4504:	69fb      	ldr	r3, [r7, #28]
    4506:	409a      	lsls	r2, r3
    4508:	0013      	movs	r3, r2
    450a:	0019      	movs	r1, r3
    450c:	2002      	movs	r0, #2
    450e:	4b2b      	ldr	r3, [pc, #172]	; (45bc <i2c_slave_init+0x108>)
    4510:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    4512:	2314      	movs	r3, #20
    4514:	18fb      	adds	r3, r7, r3
    4516:	0018      	movs	r0, r3
    4518:	4b29      	ldr	r3, [pc, #164]	; (45c0 <i2c_slave_init+0x10c>)
    451a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    451c:	687b      	ldr	r3, [r7, #4]
    451e:	7e5a      	ldrb	r2, [r3, #25]
    4520:	2314      	movs	r3, #20
    4522:	18fb      	adds	r3, r7, r3
    4524:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    4526:	69bb      	ldr	r3, [r7, #24]
    4528:	b2db      	uxtb	r3, r3
    452a:	2214      	movs	r2, #20
    452c:	18ba      	adds	r2, r7, r2
    452e:	0011      	movs	r1, r2
    4530:	0018      	movs	r0, r3
    4532:	4b24      	ldr	r3, [pc, #144]	; (45c4 <i2c_slave_init+0x110>)
    4534:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4536:	69bb      	ldr	r3, [r7, #24]
    4538:	b2db      	uxtb	r3, r3
    453a:	0018      	movs	r0, r3
    453c:	4b22      	ldr	r3, [pc, #136]	; (45c8 <i2c_slave_init+0x114>)
    453e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    4540:	687b      	ldr	r3, [r7, #4]
    4542:	7e5b      	ldrb	r3, [r3, #25]
    4544:	2100      	movs	r1, #0
    4546:	0018      	movs	r0, r3
    4548:	4b20      	ldr	r3, [pc, #128]	; (45cc <i2c_slave_init+0x118>)
    454a:	4798      	blx	r3

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Get sercom instance index */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    454c:	68fb      	ldr	r3, [r7, #12]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	2217      	movs	r2, #23
    4552:	18bc      	adds	r4, r7, r2
    4554:	0018      	movs	r0, r3
    4556:	4b18      	ldr	r3, [pc, #96]	; (45b8 <i2c_slave_init+0x104>)
    4558:	4798      	blx	r3
    455a:	0003      	movs	r3, r0
    455c:	7023      	strb	r3, [r4, #0]

	/* Save software module in interrupt handler */
	_sercom_set_handler(instance_index, _i2c_slave_interrupt_handler);
    455e:	4a1c      	ldr	r2, [pc, #112]	; (45d0 <i2c_slave_init+0x11c>)
    4560:	2317      	movs	r3, #23
    4562:	18fb      	adds	r3, r7, r3
    4564:	781b      	ldrb	r3, [r3, #0]
    4566:	0011      	movs	r1, r2
    4568:	0018      	movs	r0, r3
    456a:	4b1a      	ldr	r3, [pc, #104]	; (45d4 <i2c_slave_init+0x120>)
    456c:	4798      	blx	r3

	/* Save software module */
	_sercom_instances[instance_index] = module;
    456e:	2317      	movs	r3, #23
    4570:	18fb      	adds	r3, r7, r3
    4572:	781a      	ldrb	r2, [r3, #0]
    4574:	4b18      	ldr	r3, [pc, #96]	; (45d8 <i2c_slave_init+0x124>)
    4576:	0092      	lsls	r2, r2, #2
    4578:	68f9      	ldr	r1, [r7, #12]
    457a:	50d1      	str	r1, [r2, r3]

	/* Initialize values in module */
	module->registered_callback = 0;
    457c:	68fb      	ldr	r3, [r7, #12]
    457e:	2224      	movs	r2, #36	; 0x24
    4580:	2100      	movs	r1, #0
    4582:	5499      	strb	r1, [r3, r2]
	module->enabled_callback = 0;
    4584:	68fb      	ldr	r3, [r7, #12]
    4586:	2225      	movs	r2, #37	; 0x25
    4588:	2100      	movs	r1, #0
    458a:	5499      	strb	r1, [r3, r2]
	module->buffer_length = 0;
    458c:	68fb      	ldr	r3, [r7, #12]
    458e:	2200      	movs	r2, #0
    4590:	84da      	strh	r2, [r3, #38]	; 0x26
	module->nack_on_address = config->enable_nack_on_address;
    4592:	687b      	ldr	r3, [r7, #4]
    4594:	7e1a      	ldrb	r2, [r3, #24]
    4596:	68fb      	ldr	r3, [r7, #12]
    4598:	725a      	strb	r2, [r3, #9]
#endif

	/* Set SERCOM module to operate in I2C slave mode */
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
    459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    459c:	2210      	movs	r2, #16
    459e:	601a      	str	r2, [r3, #0]

	/* Set config and return status */
	return _i2c_slave_set_config(module, config);
    45a0:	687a      	ldr	r2, [r7, #4]
    45a2:	68fb      	ldr	r3, [r7, #12]
    45a4:	0011      	movs	r1, r2
    45a6:	0018      	movs	r0, r3
    45a8:	4b0c      	ldr	r3, [pc, #48]	; (45dc <i2c_slave_init+0x128>)
    45aa:	4798      	blx	r3
    45ac:	0003      	movs	r3, r0
}
    45ae:	0018      	movs	r0, r3
    45b0:	46bd      	mov	sp, r7
    45b2:	b00b      	add	sp, #44	; 0x2c
    45b4:	bd90      	pop	{r4, r7, pc}
    45b6:	46c0      	nop			; (mov r8, r8)
    45b8:	00007039 	.word	0x00007039
    45bc:	000042ad 	.word	0x000042ad
    45c0:	00004295 	.word	0x00004295
    45c4:	00007c25 	.word	0x00007c25
    45c8:	00007c69 	.word	0x00007c69
    45cc:	00006df1 	.word	0x00006df1
    45d0:	000047d5 	.word	0x000047d5
    45d4:	0000709d 	.word	0x0000709d
    45d8:	20000468 	.word	0x20000468
    45dc:	00004351 	.word	0x00004351

000045e0 <system_interrupt_enter_critical_section>:
{
    45e0:	b580      	push	{r7, lr}
    45e2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    45e4:	4b02      	ldr	r3, [pc, #8]	; (45f0 <system_interrupt_enter_critical_section+0x10>)
    45e6:	4798      	blx	r3
}
    45e8:	46c0      	nop			; (mov r8, r8)
    45ea:	46bd      	mov	sp, r7
    45ec:	bd80      	pop	{r7, pc}
    45ee:	46c0      	nop			; (mov r8, r8)
    45f0:	00007271 	.word	0x00007271

000045f4 <system_interrupt_leave_critical_section>:
{
    45f4:	b580      	push	{r7, lr}
    45f6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    45f8:	4b02      	ldr	r3, [pc, #8]	; (4604 <system_interrupt_leave_critical_section+0x10>)
    45fa:	4798      	blx	r3
}
    45fc:	46c0      	nop			; (mov r8, r8)
    45fe:	46bd      	mov	sp, r7
    4600:	bd80      	pop	{r7, pc}
    4602:	46c0      	nop			; (mov r8, r8)
    4604:	000072c5 	.word	0x000072c5

00004608 <_i2c_slave_set_ctrlb_ackact>:
 * \param[in] send_ack true send ACK, false send NACK
 */
static inline void _i2c_slave_set_ctrlb_ackact(
		struct i2c_slave_module *const module,
		bool send_ack)
{
    4608:	b580      	push	{r7, lr}
    460a:	b084      	sub	sp, #16
    460c:	af00      	add	r7, sp, #0
    460e:	6078      	str	r0, [r7, #4]
    4610:	000a      	movs	r2, r1
    4612:	1cfb      	adds	r3, r7, #3
    4614:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4616:	687b      	ldr	r3, [r7, #4]
    4618:	681b      	ldr	r3, [r3, #0]
    461a:	60fb      	str	r3, [r7, #12]

#if (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAML21 || SAMDA1 ||  \
		SAML22 || SAMC20 || SAMC21)
	/* Workaround, Following two write are atomic */
	system_interrupt_enter_critical_section();
    461c:	4b0b      	ldr	r3, [pc, #44]	; (464c <_i2c_slave_set_ctrlb_ackact+0x44>)
    461e:	4798      	blx	r3
	i2c_hw->STATUS.reg = 0;
    4620:	68fb      	ldr	r3, [r7, #12]
    4622:	2200      	movs	r2, #0
    4624:	835a      	strh	r2, [r3, #26]

	if (send_ack == true) {
    4626:	1cfb      	adds	r3, r7, #3
    4628:	781b      	ldrb	r3, [r3, #0]
    462a:	2b00      	cmp	r3, #0
    462c:	d003      	beq.n	4636 <_i2c_slave_set_ctrlb_ackact+0x2e>
		i2c_hw->CTRLB.reg = 0;
    462e:	68fb      	ldr	r3, [r7, #12]
    4630:	2200      	movs	r2, #0
    4632:	605a      	str	r2, [r3, #4]
    4634:	e003      	b.n	463e <_i2c_slave_set_ctrlb_ackact+0x36>
	}
	else {
		i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
    4636:	68fb      	ldr	r3, [r7, #12]
    4638:	2280      	movs	r2, #128	; 0x80
    463a:	02d2      	lsls	r2, r2, #11
    463c:	605a      	str	r2, [r3, #4]
	}
	system_interrupt_leave_critical_section();
    463e:	4b04      	ldr	r3, [pc, #16]	; (4650 <_i2c_slave_set_ctrlb_ackact+0x48>)
    4640:	4798      	blx	r3
	}
	else {
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
	}
#endif
	return;
    4642:	46c0      	nop			; (mov r8, r8)
}
    4644:	46bd      	mov	sp, r7
    4646:	b004      	add	sp, #16
    4648:	bd80      	pop	{r7, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	000045e1 	.word	0x000045e1
    4650:	000045f5 	.word	0x000045f5

00004654 <_i2c_slave_set_ctrlb_cmd3>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static inline void _i2c_slave_set_ctrlb_cmd3(
		struct i2c_slave_module *const module)
{
    4654:	b580      	push	{r7, lr}
    4656:	b084      	sub	sp, #16
    4658:	af00      	add	r7, sp, #0
    465a:	6078      	str	r0, [r7, #4]
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    465c:	687b      	ldr	r3, [r7, #4]
    465e:	681b      	ldr	r3, [r3, #0]
    4660:	60fb      	str	r3, [r7, #12]
	/*
	 * Below code instead i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
	 * CMD=0x3 clears all interrupts, so to keep the result similar
	 * PREC is cleared if it was set
	 */
	if (i2c_hw->INTFLAG.bit.PREC) {
    4662:	68fb      	ldr	r3, [r7, #12]
    4664:	7e1b      	ldrb	r3, [r3, #24]
    4666:	07db      	lsls	r3, r3, #31
    4668:	0fdb      	lsrs	r3, r3, #31
    466a:	b2db      	uxtb	r3, r3
    466c:	2b00      	cmp	r3, #0
    466e:	d002      	beq.n	4676 <_i2c_slave_set_ctrlb_cmd3+0x22>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    4670:	68fb      	ldr	r3, [r7, #12]
    4672:	2201      	movs	r2, #1
    4674:	761a      	strb	r2, [r3, #24]
	}
	i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    4676:	68fb      	ldr	r3, [r7, #12]
    4678:	2202      	movs	r2, #2
    467a:	761a      	strb	r2, [r3, #24]
#else
	/* Normal operation */
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_CMD(0x3);
#endif
	return;
    467c:	46c0      	nop			; (mov r8, r8)
}
    467e:	46bd      	mov	sp, r7
    4680:	b004      	add	sp, #16
    4682:	bd80      	pop	{r7, pc}

00004684 <_i2c_slave_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_read(
		struct i2c_slave_module *const module)
{
    4684:	b580      	push	{r7, lr}
    4686:	b084      	sub	sp, #16
    4688:	af00      	add	r7, sp, #0
    468a:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	681b      	ldr	r3, [r3, #0]
    4690:	60fb      	str	r3, [r7, #12]

	/* Read byte from master and put in buffer. */
	*(module->buffer++) = i2c_hw->DATA.reg;
    4692:	687b      	ldr	r3, [r7, #4]
    4694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4696:	1c59      	adds	r1, r3, #1
    4698:	687a      	ldr	r2, [r7, #4]
    469a:	62d1      	str	r1, [r2, #44]	; 0x2c
    469c:	68fa      	ldr	r2, [r7, #12]
    469e:	2128      	movs	r1, #40	; 0x28
    46a0:	5c52      	ldrb	r2, [r2, r1]
    46a2:	b2d2      	uxtb	r2, r2
    46a4:	701a      	strb	r2, [r3, #0]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46a6:	687b      	ldr	r3, [r7, #4]
    46a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46aa:	3b01      	subs	r3, #1
    46ac:	b29a      	uxth	r2, r3
    46ae:	687b      	ldr	r3, [r7, #4]
    46b0:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46b2:	46c0      	nop			; (mov r8, r8)
    46b4:	46bd      	mov	sp, r7
    46b6:	b004      	add	sp, #16
    46b8:	bd80      	pop	{r7, pc}

000046ba <_i2c_slave_write>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_slave_write(
		struct i2c_slave_module *const module)
{
    46ba:	b580      	push	{r7, lr}
    46bc:	b084      	sub	sp, #16
    46be:	af00      	add	r7, sp, #0
    46c0:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    46c2:	687b      	ldr	r3, [r7, #4]
    46c4:	681b      	ldr	r3, [r3, #0]
    46c6:	60fb      	str	r3, [r7, #12]

	/* Write byte from buffer to master */
	i2c_hw->DATA.reg = *(module->buffer++);
    46c8:	687b      	ldr	r3, [r7, #4]
    46ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    46cc:	1c59      	adds	r1, r3, #1
    46ce:	687a      	ldr	r2, [r7, #4]
    46d0:	62d1      	str	r1, [r2, #44]	; 0x2c
    46d2:	781b      	ldrb	r3, [r3, #0]
    46d4:	b2d9      	uxtb	r1, r3
    46d6:	68fb      	ldr	r3, [r7, #12]
    46d8:	2228      	movs	r2, #40	; 0x28
    46da:	5499      	strb	r1, [r3, r2]

	/*Decrement remaining buffer length */
	module->buffer_remaining--;
    46dc:	687b      	ldr	r3, [r7, #4]
    46de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    46e0:	3b01      	subs	r3, #1
    46e2:	b29a      	uxth	r2, r3
    46e4:	687b      	ldr	r3, [r7, #4]
    46e6:	851a      	strh	r2, [r3, #40]	; 0x28
}
    46e8:	46c0      	nop			; (mov r8, r8)
    46ea:	46bd      	mov	sp, r7
    46ec:	b004      	add	sp, #16
    46ee:	bd80      	pop	{r7, pc}

000046f0 <i2c_slave_register_callback>:
 */
void i2c_slave_register_callback(
		struct i2c_slave_module *const module,
		i2c_slave_callback_t callback,
		enum i2c_slave_callback callback_type)
{
    46f0:	b580      	push	{r7, lr}
    46f2:	b084      	sub	sp, #16
    46f4:	af00      	add	r7, sp, #0
    46f6:	60f8      	str	r0, [r7, #12]
    46f8:	60b9      	str	r1, [r7, #8]
    46fa:	1dfb      	adds	r3, r7, #7
    46fc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(callback);

	/* Register callback. */
	module->callbacks[callback_type] = callback;
    46fe:	1dfb      	adds	r3, r7, #7
    4700:	781b      	ldrb	r3, [r3, #0]
    4702:	68fa      	ldr	r2, [r7, #12]
    4704:	3302      	adds	r3, #2
    4706:	009b      	lsls	r3, r3, #2
    4708:	18d3      	adds	r3, r2, r3
    470a:	3304      	adds	r3, #4
    470c:	68ba      	ldr	r2, [r7, #8]
    470e:	601a      	str	r2, [r3, #0]

	/* Set corresponding bit to set callback as initiated. */
	module->registered_callback |= (1 << callback_type);
    4710:	68fb      	ldr	r3, [r7, #12]
    4712:	2224      	movs	r2, #36	; 0x24
    4714:	5c9b      	ldrb	r3, [r3, r2]
    4716:	b2db      	uxtb	r3, r3
    4718:	b25a      	sxtb	r2, r3
    471a:	1dfb      	adds	r3, r7, #7
    471c:	781b      	ldrb	r3, [r3, #0]
    471e:	2101      	movs	r1, #1
    4720:	4099      	lsls	r1, r3
    4722:	000b      	movs	r3, r1
    4724:	b25b      	sxtb	r3, r3
    4726:	4313      	orrs	r3, r2
    4728:	b25b      	sxtb	r3, r3
    472a:	b2d9      	uxtb	r1, r3
    472c:	68fb      	ldr	r3, [r7, #12]
    472e:	2224      	movs	r2, #36	; 0x24
    4730:	5499      	strb	r1, [r3, r2]
}
    4732:	46c0      	nop			; (mov r8, r8)
    4734:	46bd      	mov	sp, r7
    4736:	b004      	add	sp, #16
    4738:	bd80      	pop	{r7, pc}

0000473a <i2c_slave_read_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_slave_read_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    473a:	b580      	push	{r7, lr}
    473c:	b084      	sub	sp, #16
    473e:	af00      	add	r7, sp, #0
    4740:	6078      	str	r0, [r7, #4]
    4742:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4744:	687b      	ldr	r3, [r7, #4]
    4746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4748:	2b00      	cmp	r3, #0
    474a:	d001      	beq.n	4750 <i2c_slave_read_packet_job+0x16>
		return STATUS_BUSY;
    474c:	2305      	movs	r3, #5
    474e:	e016      	b.n	477e <i2c_slave_read_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    4750:	683b      	ldr	r3, [r7, #0]
    4752:	685a      	ldr	r2, [r3, #4]
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    4758:	683b      	ldr	r3, [r7, #0]
    475a:	881a      	ldrh	r2, [r3, #0]
    475c:	687b      	ldr	r3, [r7, #4]
    475e:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    4760:	683b      	ldr	r3, [r7, #0]
    4762:	881a      	ldrh	r2, [r3, #0]
    4764:	687b      	ldr	r3, [r7, #4]
    4766:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    4768:	687b      	ldr	r3, [r7, #4]
    476a:	2231      	movs	r2, #49	; 0x31
    476c:	2105      	movs	r1, #5
    476e:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    4770:	687b      	ldr	r3, [r7, #4]
    4772:	681b      	ldr	r3, [r3, #0]
    4774:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    4776:	68fb      	ldr	r3, [r7, #12]
    4778:	2207      	movs	r2, #7
    477a:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	/* Read will begin when master initiates the transfer */
	return STATUS_OK;
    477c:	2300      	movs	r3, #0
}
    477e:	0018      	movs	r0, r3
    4780:	46bd      	mov	sp, r7
    4782:	b004      	add	sp, #16
    4784:	bd80      	pop	{r7, pc}

00004786 <i2c_slave_write_packet_job>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
enum status_code i2c_slave_write_packet_job(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
    4786:	b580      	push	{r7, lr}
    4788:	b084      	sub	sp, #16
    478a:	af00      	add	r7, sp, #0
    478c:	6078      	str	r0, [r7, #4]
    478e:	6039      	str	r1, [r7, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy doing async operation. */
	if (module->buffer_remaining > 0) {
    4790:	687b      	ldr	r3, [r7, #4]
    4792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4794:	2b00      	cmp	r3, #0
    4796:	d001      	beq.n	479c <i2c_slave_write_packet_job+0x16>
		return STATUS_BUSY;
    4798:	2305      	movs	r3, #5
    479a:	e016      	b.n	47ca <i2c_slave_write_packet_job+0x44>
	}

	/* Save packet to software module. */
	module->buffer           = packet->data;
    479c:	683b      	ldr	r3, [r7, #0]
    479e:	685a      	ldr	r2, [r3, #4]
    47a0:	687b      	ldr	r3, [r7, #4]
    47a2:	62da      	str	r2, [r3, #44]	; 0x2c
	module->buffer_remaining = packet->data_length;
    47a4:	683b      	ldr	r3, [r7, #0]
    47a6:	881a      	ldrh	r2, [r3, #0]
    47a8:	687b      	ldr	r3, [r7, #4]
    47aa:	851a      	strh	r2, [r3, #40]	; 0x28
	module->buffer_length    = packet->data_length;
    47ac:	683b      	ldr	r3, [r7, #0]
    47ae:	881a      	ldrh	r2, [r3, #0]
    47b0:	687b      	ldr	r3, [r7, #4]
    47b2:	84da      	strh	r2, [r3, #38]	; 0x26
	module->status           = STATUS_BUSY;
    47b4:	687b      	ldr	r3, [r7, #4]
    47b6:	2231      	movs	r2, #49	; 0x31
    47b8:	2105      	movs	r1, #5
    47ba:	5499      	strb	r1, [r3, r2]

	/* Enable interrupts */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47bc:	687b      	ldr	r3, [r7, #4]
    47be:	681b      	ldr	r3, [r3, #0]
    47c0:	60fb      	str	r3, [r7, #12]
	i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH |
    47c2:	68fb      	ldr	r3, [r7, #12]
    47c4:	2207      	movs	r2, #7
    47c6:	759a      	strb	r2, [r3, #22]
			SERCOM_I2CS_INTFLAG_DRDY | SERCOM_I2CS_INTFLAG_PREC;

	return STATUS_OK;
    47c8:	2300      	movs	r3, #0
}
    47ca:	0018      	movs	r0, r3
    47cc:	46bd      	mov	sp, r7
    47ce:	b004      	add	sp, #16
    47d0:	bd80      	pop	{r7, pc}
	...

000047d4 <_i2c_slave_interrupt_handler>:
 *
 * \param[in] instance Sercom instance that triggered the interrupt
 */
void _i2c_slave_interrupt_handler(
		uint8_t instance)
{
    47d4:	b580      	push	{r7, lr}
    47d6:	b086      	sub	sp, #24
    47d8:	af00      	add	r7, sp, #0
    47da:	0002      	movs	r2, r0
    47dc:	1dfb      	adds	r3, r7, #7
    47de:	701a      	strb	r2, [r3, #0]
	/* Get software module for callback handling. */
	struct i2c_slave_module *module =
			(struct i2c_slave_module*)_sercom_instances[instance];
    47e0:	1dfb      	adds	r3, r7, #7
    47e2:	781a      	ldrb	r2, [r3, #0]
	struct i2c_slave_module *module =
    47e4:	4bc6      	ldr	r3, [pc, #792]	; (4b00 <_i2c_slave_interrupt_handler+0x32c>)
    47e6:	0092      	lsls	r2, r2, #2
    47e8:	58d3      	ldr	r3, [r2, r3]
    47ea:	617b      	str	r3, [r7, #20]

	Assert(module);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    47ec:	697b      	ldr	r3, [r7, #20]
    47ee:	681b      	ldr	r3, [r3, #0]
    47f0:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask = module->enabled_callback;
    47f2:	230f      	movs	r3, #15
    47f4:	18fb      	adds	r3, r7, r3
    47f6:	697a      	ldr	r2, [r7, #20]
    47f8:	2125      	movs	r1, #37	; 0x25
    47fa:	5c52      	ldrb	r2, [r2, r1]
    47fc:	701a      	strb	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    47fe:	697b      	ldr	r3, [r7, #20]
    4800:	2224      	movs	r2, #36	; 0x24
    4802:	5c9b      	ldrb	r3, [r3, r2]
    4804:	b2da      	uxtb	r2, r3
    4806:	230f      	movs	r3, #15
    4808:	18fb      	adds	r3, r7, r3
    480a:	210f      	movs	r1, #15
    480c:	1879      	adds	r1, r7, r1
    480e:	7809      	ldrb	r1, [r1, #0]
    4810:	400a      	ands	r2, r1
    4812:	701a      	strb	r2, [r3, #0]


	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
    4814:	693b      	ldr	r3, [r7, #16]
    4816:	7e1b      	ldrb	r3, [r3, #24]
    4818:	b2db      	uxtb	r3, r3
    481a:	001a      	movs	r2, r3
    481c:	2302      	movs	r3, #2
    481e:	4013      	ands	r3, r2
    4820:	d100      	bne.n	4824 <_i2c_slave_interrupt_handler+0x50>
    4822:	e0b4      	b.n	498e <_i2c_slave_interrupt_handler+0x1ba>
	/* Address match */
		/* Check if last transfer is done - repeated start */
		if (module->buffer_length != module->buffer_remaining &&
    4824:	697b      	ldr	r3, [r7, #20]
    4826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4828:	b29a      	uxth	r2, r3
    482a:	697b      	ldr	r3, [r7, #20]
    482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    482e:	429a      	cmp	r2, r3
    4830:	d01b      	beq.n	486a <_i2c_slave_interrupt_handler+0x96>
				module->transfer_direction == I2C_TRANSFER_WRITE) {
    4832:	697b      	ldr	r3, [r7, #20]
    4834:	2230      	movs	r2, #48	; 0x30
    4836:	5c9b      	ldrb	r3, [r3, r2]
    4838:	b2db      	uxtb	r3, r3
		if (module->buffer_length != module->buffer_remaining &&
    483a:	2b00      	cmp	r3, #0
    483c:	d115      	bne.n	486a <_i2c_slave_interrupt_handler+0x96>

			module->status = STATUS_OK;
    483e:	697b      	ldr	r3, [r7, #20]
    4840:	2231      	movs	r2, #49	; 0x31
    4842:	2100      	movs	r1, #0
    4844:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    4846:	697b      	ldr	r3, [r7, #20]
    4848:	2200      	movs	r2, #0
    484a:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    484c:	697b      	ldr	r3, [r7, #20]
    484e:	2200      	movs	r2, #0
    4850:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4852:	230f      	movs	r3, #15
    4854:	18fb      	adds	r3, r7, r3
    4856:	781b      	ldrb	r3, [r3, #0]
    4858:	2202      	movs	r2, #2
    485a:	4013      	ands	r3, r2
    485c:	d027      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    485e:	697b      	ldr	r3, [r7, #20]
    4860:	691b      	ldr	r3, [r3, #16]
    4862:	697a      	ldr	r2, [r7, #20]
    4864:	0010      	movs	r0, r2
    4866:	4798      	blx	r3
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))) {
    4868:	e021      	b.n	48ae <_i2c_slave_interrupt_handler+0xda>
			}
		} else if (module->buffer_length != module->buffer_remaining &&
    486a:	697b      	ldr	r3, [r7, #20]
    486c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    486e:	b29a      	uxth	r2, r3
    4870:	697b      	ldr	r3, [r7, #20]
    4872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4874:	429a      	cmp	r2, r3
    4876:	d01a      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->transfer_direction == I2C_TRANSFER_READ) {
    4878:	697b      	ldr	r3, [r7, #20]
    487a:	2230      	movs	r2, #48	; 0x30
    487c:	5c9b      	ldrb	r3, [r3, r2]
    487e:	b2db      	uxtb	r3, r3
		} else if (module->buffer_length != module->buffer_remaining &&
    4880:	2b01      	cmp	r3, #1
    4882:	d114      	bne.n	48ae <_i2c_slave_interrupt_handler+0xda>
			module->status = STATUS_OK;
    4884:	697b      	ldr	r3, [r7, #20]
    4886:	2231      	movs	r2, #49	; 0x31
    4888:	2100      	movs	r1, #0
    488a:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    488c:	697b      	ldr	r3, [r7, #20]
    488e:	2200      	movs	r2, #0
    4890:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    4892:	697b      	ldr	r3, [r7, #20]
    4894:	2200      	movs	r2, #0
    4896:	851a      	strh	r2, [r3, #40]	; 0x28

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))) {
    4898:	230f      	movs	r3, #15
    489a:	18fb      	adds	r3, r7, r3
    489c:	781b      	ldrb	r3, [r3, #0]
    489e:	2201      	movs	r2, #1
    48a0:	4013      	ands	r3, r2
    48a2:	d004      	beq.n	48ae <_i2c_slave_interrupt_handler+0xda>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    48a4:	697b      	ldr	r3, [r7, #20]
    48a6:	68db      	ldr	r3, [r3, #12]
    48a8:	697a      	ldr	r2, [r7, #20]
    48aa:	0010      	movs	r0, r2
    48ac:	4798      	blx	r3
			}
		}

		if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
    48ae:	693b      	ldr	r3, [r7, #16]
    48b0:	8b5b      	ldrh	r3, [r3, #26]
    48b2:	b29b      	uxth	r3, r3
    48b4:	001a      	movs	r2, r3
    48b6:	2343      	movs	r3, #67	; 0x43
    48b8:	4013      	ands	r3, r2
    48ba:	d00e      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				SERCOM_I2CS_STATUS_COLL | SERCOM_I2CS_STATUS_LOWTOUT)) {
			/* An error occurred in last packet transfer */
			module->status = STATUS_ERR_IO;
    48bc:	697b      	ldr	r3, [r7, #20]
    48be:	2231      	movs	r2, #49	; 0x31
    48c0:	2110      	movs	r1, #16
    48c2:	5499      	strb	r1, [r3, r2]

			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER))) {
    48c4:	230f      	movs	r3, #15
    48c6:	18fb      	adds	r3, r7, r3
    48c8:	781b      	ldrb	r3, [r3, #0]
    48ca:	2220      	movs	r2, #32
    48cc:	4013      	ands	r3, r2
    48ce:	d004      	beq.n	48da <_i2c_slave_interrupt_handler+0x106>
				module->callbacks[I2C_SLAVE_CALLBACK_ERROR_LAST_TRANSFER](module);
    48d0:	697b      	ldr	r3, [r7, #20]
    48d2:	6a1b      	ldr	r3, [r3, #32]
    48d4:	697a      	ldr	r2, [r7, #20]
    48d6:	0010      	movs	r0, r2
    48d8:	4798      	blx	r3
			}
		}
		if (module->nack_on_address) {
    48da:	697b      	ldr	r3, [r7, #20]
    48dc:	7a5b      	ldrb	r3, [r3, #9]
    48de:	2b00      	cmp	r3, #0
    48e0:	d005      	beq.n	48ee <_i2c_slave_interrupt_handler+0x11a>
			/* NACK address, workaround 13574 */
			_i2c_slave_set_ctrlb_ackact(module, false);
    48e2:	697b      	ldr	r3, [r7, #20]
    48e4:	2100      	movs	r1, #0
    48e6:	0018      	movs	r0, r3
    48e8:	4b86      	ldr	r3, [pc, #536]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    48ea:	4798      	blx	r3
    48ec:	e045      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
		} else if (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
    48ee:	693b      	ldr	r3, [r7, #16]
    48f0:	8b5b      	ldrh	r3, [r3, #26]
    48f2:	b29b      	uxth	r3, r3
    48f4:	001a      	movs	r2, r3
    48f6:	2308      	movs	r3, #8
    48f8:	4013      	ands	r3, r2
    48fa:	d01f      	beq.n	493c <_i2c_slave_interrupt_handler+0x168>
			/* Set transfer direction in module instance */
			module->transfer_direction = I2C_TRANSFER_READ;
    48fc:	697b      	ldr	r3, [r7, #20]
    48fe:	2230      	movs	r2, #48	; 0x30
    4900:	2101      	movs	r1, #1
    4902:	5499      	strb	r1, [r3, r2]

			/* Read request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST)) {
    4904:	230f      	movs	r3, #15
    4906:	18fb      	adds	r3, r7, r3
    4908:	781b      	ldrb	r3, [r3, #0]
    490a:	2204      	movs	r2, #4
    490c:	4013      	ands	r3, r2
    490e:	d004      	beq.n	491a <_i2c_slave_interrupt_handler+0x146>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_REQUEST](module);
    4910:	697b      	ldr	r3, [r7, #20]
    4912:	695b      	ldr	r3, [r3, #20]
    4914:	697a      	ldr	r2, [r7, #20]
    4916:	0010      	movs	r0, r2
    4918:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    491a:	697b      	ldr	r3, [r7, #20]
    491c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    491e:	b29b      	uxth	r3, r3
    4920:	2b00      	cmp	r3, #0
    4922:	d105      	bne.n	4930 <_i2c_slave_interrupt_handler+0x15c>
				/* Data buffer not set up, NACK address, workaround 13574*/
				_i2c_slave_set_ctrlb_ackact(module, false);
    4924:	697b      	ldr	r3, [r7, #20]
    4926:	2100      	movs	r1, #0
    4928:	0018      	movs	r0, r3
    492a:	4b76      	ldr	r3, [pc, #472]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    492c:	4798      	blx	r3
    492e:	e024      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4930:	697b      	ldr	r3, [r7, #20]
    4932:	2101      	movs	r1, #1
    4934:	0018      	movs	r0, r3
    4936:	4b73      	ldr	r3, [pc, #460]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4938:	4798      	blx	r3
    493a:	e01e      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			}
		} else {
			/* Set transfer direction in dev inst */
			module->transfer_direction = I2C_TRANSFER_WRITE;
    493c:	697b      	ldr	r3, [r7, #20]
    493e:	2230      	movs	r2, #48	; 0x30
    4940:	2100      	movs	r1, #0
    4942:	5499      	strb	r1, [r3, r2]

			/* Write request from master */
			if (callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)) {
    4944:	230f      	movs	r3, #15
    4946:	18fb      	adds	r3, r7, r3
    4948:	781b      	ldrb	r3, [r3, #0]
    494a:	2208      	movs	r2, #8
    494c:	4013      	ands	r3, r2
    494e:	d004      	beq.n	495a <_i2c_slave_interrupt_handler+0x186>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_REQUEST](module);
    4950:	697b      	ldr	r3, [r7, #20]
    4952:	699b      	ldr	r3, [r3, #24]
    4954:	697a      	ldr	r2, [r7, #20]
    4956:	0010      	movs	r0, r2
    4958:	4798      	blx	r3
			}

			if (module->buffer_length == 0) {
    495a:	697b      	ldr	r3, [r7, #20]
    495c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    495e:	b29b      	uxth	r3, r3
    4960:	2b00      	cmp	r3, #0
    4962:	d105      	bne.n	4970 <_i2c_slave_interrupt_handler+0x19c>
				/* Data buffer not set up, NACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, false);
    4964:	697b      	ldr	r3, [r7, #20]
    4966:	2100      	movs	r1, #0
    4968:	0018      	movs	r0, r3
    496a:	4b66      	ldr	r3, [pc, #408]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    496c:	4798      	blx	r3
    496e:	e004      	b.n	497a <_i2c_slave_interrupt_handler+0x1a6>
			} else {
				/* ACK address, workaround 13574 */
				_i2c_slave_set_ctrlb_ackact(module, true);
    4970:	697b      	ldr	r3, [r7, #20]
    4972:	2101      	movs	r1, #1
    4974:	0018      	movs	r0, r3
    4976:	4b63      	ldr	r3, [pc, #396]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4978:	4798      	blx	r3
			}
		}

		/* ACK or NACK address, Workaround 13574 */
		_i2c_slave_set_ctrlb_cmd3(module);
    497a:	697b      	ldr	r3, [r7, #20]
    497c:	0018      	movs	r0, r3
    497e:	4b62      	ldr	r3, [pc, #392]	; (4b08 <_i2c_slave_interrupt_handler+0x334>)
    4980:	4798      	blx	r3

		/* ACK next incoming packet, workaround 13574 */
		_i2c_slave_set_ctrlb_ackact(module, true);
    4982:	697b      	ldr	r3, [r7, #20]
    4984:	2101      	movs	r1, #1
    4986:	0018      	movs	r0, r3
    4988:	4b5e      	ldr	r3, [pc, #376]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    498a:	4798      	blx	r3
			} else {
				_i2c_slave_write(module);
			}
		}
	}
}
    498c:	e0d8      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
    498e:	693b      	ldr	r3, [r7, #16]
    4990:	7e1b      	ldrb	r3, [r3, #24]
    4992:	b2db      	uxtb	r3, r3
    4994:	001a      	movs	r2, r3
    4996:	2301      	movs	r3, #1
    4998:	4013      	ands	r3, r2
    499a:	d054      	beq.n	4a46 <_i2c_slave_interrupt_handler+0x272>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
    499c:	693b      	ldr	r3, [r7, #16]
    499e:	2201      	movs	r2, #1
    49a0:	761a      	strb	r2, [r3, #24]
		i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_PREC | SERCOM_I2CS_INTFLAG_DRDY;
    49a2:	693b      	ldr	r3, [r7, #16]
    49a4:	2205      	movs	r2, #5
    49a6:	751a      	strb	r2, [r3, #20]
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49a8:	697b      	ldr	r3, [r7, #20]
    49aa:	2225      	movs	r2, #37	; 0x25
    49ac:	5c9b      	ldrb	r3, [r3, r2]
    49ae:	b2db      	uxtb	r3, r3
    49b0:	001a      	movs	r2, r3
    49b2:	2304      	movs	r3, #4
    49b4:	4013      	ands	r3, r2
    49b6:	d108      	bne.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
				|| (module->enabled_callback == (1 << I2C_SLAVE_CALLBACK_WRITE_REQUEST)))) {
    49b8:	697b      	ldr	r3, [r7, #20]
    49ba:	2225      	movs	r2, #37	; 0x25
    49bc:	5c9b      	ldrb	r3, [r3, r2]
    49be:	b2db      	uxtb	r3, r3
		if (!((module->enabled_callback & (1 << I2C_SLAVE_CALLBACK_READ_REQUEST))
    49c0:	2b08      	cmp	r3, #8
    49c2:	d002      	beq.n	49ca <_i2c_slave_interrupt_handler+0x1f6>
			i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    49c4:	693b      	ldr	r3, [r7, #16]
    49c6:	2202      	movs	r2, #2
    49c8:	751a      	strb	r2, [r3, #20]
		if (!(module->status == STATUS_ERR_OVERFLOW || module->status == STATUS_ERR_IO)) {
    49ca:	697b      	ldr	r3, [r7, #20]
    49cc:	2231      	movs	r2, #49	; 0x31
    49ce:	5c9b      	ldrb	r3, [r3, r2]
    49d0:	b2db      	uxtb	r3, r3
    49d2:	2b1e      	cmp	r3, #30
    49d4:	d100      	bne.n	49d8 <_i2c_slave_interrupt_handler+0x204>
    49d6:	e0b3      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    49d8:	697b      	ldr	r3, [r7, #20]
    49da:	2231      	movs	r2, #49	; 0x31
    49dc:	5c9b      	ldrb	r3, [r3, r2]
    49de:	b2db      	uxtb	r3, r3
    49e0:	2b10      	cmp	r3, #16
    49e2:	d100      	bne.n	49e6 <_i2c_slave_interrupt_handler+0x212>
    49e4:	e0ac      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			module->status = STATUS_OK;
    49e6:	697b      	ldr	r3, [r7, #20]
    49e8:	2231      	movs	r2, #49	; 0x31
    49ea:	2100      	movs	r1, #0
    49ec:	5499      	strb	r1, [r3, r2]
			module->buffer_length = 0;
    49ee:	697b      	ldr	r3, [r7, #20]
    49f0:	2200      	movs	r2, #0
    49f2:	84da      	strh	r2, [r3, #38]	; 0x26
			module->buffer_remaining = 0;
    49f4:	697b      	ldr	r3, [r7, #20]
    49f6:	2200      	movs	r2, #0
    49f8:	851a      	strh	r2, [r3, #40]	; 0x28
			if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_READ_COMPLETE))
    49fa:	230f      	movs	r3, #15
    49fc:	18fb      	adds	r3, r7, r3
    49fe:	781b      	ldrb	r3, [r3, #0]
    4a00:	2202      	movs	r2, #2
    4a02:	4013      	ands	r3, r2
    4a04:	d00b      	beq.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
					&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    4a06:	697b      	ldr	r3, [r7, #20]
    4a08:	2230      	movs	r2, #48	; 0x30
    4a0a:	5c9b      	ldrb	r3, [r3, r2]
    4a0c:	b2db      	uxtb	r3, r3
    4a0e:	2b00      	cmp	r3, #0
    4a10:	d105      	bne.n	4a1e <_i2c_slave_interrupt_handler+0x24a>
				module->callbacks[I2C_SLAVE_CALLBACK_READ_COMPLETE](module);
    4a12:	697b      	ldr	r3, [r7, #20]
    4a14:	691b      	ldr	r3, [r3, #16]
    4a16:	697a      	ldr	r2, [r7, #20]
    4a18:	0010      	movs	r0, r2
    4a1a:	4798      	blx	r3
    4a1c:	e090      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			} else if ((callback_mask & (1 << I2C_SLAVE_CALLBACK_WRITE_COMPLETE))
    4a1e:	230f      	movs	r3, #15
    4a20:	18fb      	adds	r3, r7, r3
    4a22:	781b      	ldrb	r3, [r3, #0]
    4a24:	2201      	movs	r2, #1
    4a26:	4013      	ands	r3, r2
    4a28:	d100      	bne.n	4a2c <_i2c_slave_interrupt_handler+0x258>
    4a2a:	e089      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
					&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    4a2c:	697b      	ldr	r3, [r7, #20]
    4a2e:	2230      	movs	r2, #48	; 0x30
    4a30:	5c9b      	ldrb	r3, [r3, r2]
    4a32:	b2db      	uxtb	r3, r3
    4a34:	2b01      	cmp	r3, #1
    4a36:	d000      	beq.n	4a3a <_i2c_slave_interrupt_handler+0x266>
    4a38:	e082      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				module->callbacks[I2C_SLAVE_CALLBACK_WRITE_COMPLETE](module);
    4a3a:	697b      	ldr	r3, [r7, #20]
    4a3c:	68db      	ldr	r3, [r3, #12]
    4a3e:	697a      	ldr	r2, [r7, #20]
    4a40:	0010      	movs	r0, r2
    4a42:	4798      	blx	r3
}
    4a44:	e07c      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
	} else if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
    4a46:	693b      	ldr	r3, [r7, #16]
    4a48:	7e1b      	ldrb	r3, [r3, #24]
    4a4a:	b2db      	uxtb	r3, r3
    4a4c:	001a      	movs	r2, r3
    4a4e:	2304      	movs	r3, #4
    4a50:	4013      	ands	r3, r2
    4a52:	d100      	bne.n	4a56 <_i2c_slave_interrupt_handler+0x282>
    4a54:	e074      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
		if (module->buffer_remaining <= 0 ||
    4a56:	697b      	ldr	r3, [r7, #20]
    4a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4a5a:	2b00      	cmp	r3, #0
    4a5c:	d013      	beq.n	4a86 <_i2c_slave_interrupt_handler+0x2b2>
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a5e:	697b      	ldr	r3, [r7, #20]
    4a60:	2230      	movs	r2, #48	; 0x30
    4a62:	5c9b      	ldrb	r3, [r3, r2]
    4a64:	b2db      	uxtb	r3, r3
		if (module->buffer_remaining <= 0 ||
    4a66:	2b01      	cmp	r3, #1
    4a68:	d150      	bne.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(module->buffer_length > module->buffer_remaining) &&
    4a6a:	697b      	ldr	r3, [r7, #20]
    4a6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4a6e:	b29a      	uxth	r2, r3
    4a70:	697b      	ldr	r3, [r7, #20]
    4a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
				(module->transfer_direction == I2C_TRANSFER_READ &&
    4a74:	429a      	cmp	r2, r3
    4a76:	d949      	bls.n	4b0c <_i2c_slave_interrupt_handler+0x338>
				(i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_RXNACK))) {
    4a78:	693b      	ldr	r3, [r7, #16]
    4a7a:	8b5b      	ldrh	r3, [r3, #26]
    4a7c:	b29b      	uxth	r3, r3
    4a7e:	001a      	movs	r2, r3
    4a80:	2304      	movs	r3, #4
    4a82:	4013      	ands	r3, r2
				(module->buffer_length > module->buffer_remaining) &&
    4a84:	d042      	beq.n	4b0c <_i2c_slave_interrupt_handler+0x338>
			module->buffer_remaining = 0;
    4a86:	697b      	ldr	r3, [r7, #20]
    4a88:	2200      	movs	r2, #0
    4a8a:	851a      	strh	r2, [r3, #40]	; 0x28
			module->buffer_length = 0;
    4a8c:	697b      	ldr	r3, [r7, #20]
    4a8e:	2200      	movs	r2, #0
    4a90:	84da      	strh	r2, [r3, #38]	; 0x26
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4a92:	697b      	ldr	r3, [r7, #20]
    4a94:	2230      	movs	r2, #48	; 0x30
    4a96:	5c9b      	ldrb	r3, [r3, r2]
    4a98:	b2db      	uxtb	r3, r3
    4a9a:	2b00      	cmp	r3, #0
    4a9c:	d11b      	bne.n	4ad6 <_i2c_slave_interrupt_handler+0x302>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4a9e:	697b      	ldr	r3, [r7, #20]
    4aa0:	2100      	movs	r1, #0
    4aa2:	0018      	movs	r0, r3
    4aa4:	4b17      	ldr	r3, [pc, #92]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4aa6:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4aa8:	693b      	ldr	r3, [r7, #16]
    4aaa:	685b      	ldr	r3, [r3, #4]
    4aac:	2280      	movs	r2, #128	; 0x80
    4aae:	0292      	lsls	r2, r2, #10
    4ab0:	431a      	orrs	r2, r3
    4ab2:	693b      	ldr	r3, [r7, #16]
    4ab4:	605a      	str	r2, [r3, #4]
				module->status = STATUS_ERR_OVERFLOW;
    4ab6:	697b      	ldr	r3, [r7, #20]
    4ab8:	2231      	movs	r2, #49	; 0x31
    4aba:	211e      	movs	r1, #30
    4abc:	5499      	strb	r1, [r3, r2]
				if (callback_mask & (1 << I2C_SLAVE_CALLBACK_ERROR)) {
    4abe:	230f      	movs	r3, #15
    4ac0:	18fb      	adds	r3, r7, r3
    4ac2:	781b      	ldrb	r3, [r3, #0]
    4ac4:	2210      	movs	r2, #16
    4ac6:	4013      	ands	r3, r2
    4ac8:	d039      	beq.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
					module->callbacks[I2C_SLAVE_CALLBACK_ERROR](module);
    4aca:	697b      	ldr	r3, [r7, #20]
    4acc:	69db      	ldr	r3, [r3, #28]
    4ace:	697a      	ldr	r2, [r7, #20]
    4ad0:	0010      	movs	r0, r2
    4ad2:	4798      	blx	r3
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4ad4:	e033      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
				_i2c_slave_set_ctrlb_ackact(module, false);
    4ad6:	697b      	ldr	r3, [r7, #20]
    4ad8:	2100      	movs	r1, #0
    4ada:	0018      	movs	r0, r3
    4adc:	4b09      	ldr	r3, [pc, #36]	; (4b04 <_i2c_slave_interrupt_handler+0x330>)
    4ade:	4798      	blx	r3
				i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
    4ae0:	693b      	ldr	r3, [r7, #16]
    4ae2:	685b      	ldr	r3, [r3, #4]
    4ae4:	2280      	movs	r2, #128	; 0x80
    4ae6:	0292      	lsls	r2, r2, #10
    4ae8:	431a      	orrs	r2, r3
    4aea:	693b      	ldr	r3, [r7, #16]
    4aec:	605a      	str	r2, [r3, #4]
				module->status = STATUS_OK;
    4aee:	697b      	ldr	r3, [r7, #20]
    4af0:	2231      	movs	r2, #49	; 0x31
    4af2:	2100      	movs	r1, #0
    4af4:	5499      	strb	r1, [r3, r2]
				i2c_hw->INTENCLR.reg = SERCOM_I2CS_INTFLAG_DRDY;
    4af6:	693b      	ldr	r3, [r7, #16]
    4af8:	2204      	movs	r2, #4
    4afa:	751a      	strb	r2, [r3, #20]
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4afc:	e01f      	b.n	4b3e <_i2c_slave_interrupt_handler+0x36a>
    4afe:	46c0      	nop			; (mov r8, r8)
    4b00:	20000468 	.word	0x20000468
    4b04:	00004609 	.word	0x00004609
    4b08:	00004655 	.word	0x00004655
		} else if (module->buffer_length > 0 && module->buffer_remaining > 0) {
    4b0c:	697b      	ldr	r3, [r7, #20]
    4b0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    4b10:	b29b      	uxth	r3, r3
    4b12:	2b00      	cmp	r3, #0
    4b14:	d014      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
    4b16:	697b      	ldr	r3, [r7, #20]
    4b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	d010      	beq.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b1e:	697b      	ldr	r3, [r7, #20]
    4b20:	2230      	movs	r2, #48	; 0x30
    4b22:	5c9b      	ldrb	r3, [r3, r2]
    4b24:	b2db      	uxtb	r3, r3
    4b26:	2b00      	cmp	r3, #0
    4b28:	d104      	bne.n	4b34 <_i2c_slave_interrupt_handler+0x360>
				_i2c_slave_read(module);
    4b2a:	697b      	ldr	r3, [r7, #20]
    4b2c:	0018      	movs	r0, r3
    4b2e:	4b06      	ldr	r3, [pc, #24]	; (4b48 <_i2c_slave_interrupt_handler+0x374>)
    4b30:	4798      	blx	r3
}
    4b32:	e005      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
				_i2c_slave_write(module);
    4b34:	697b      	ldr	r3, [r7, #20]
    4b36:	0018      	movs	r0, r3
    4b38:	4b04      	ldr	r3, [pc, #16]	; (4b4c <_i2c_slave_interrupt_handler+0x378>)
    4b3a:	4798      	blx	r3
}
    4b3c:	e000      	b.n	4b40 <_i2c_slave_interrupt_handler+0x36c>
			if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    4b3e:	46c0      	nop			; (mov r8, r8)
}
    4b40:	46c0      	nop			; (mov r8, r8)
    4b42:	46bd      	mov	sp, r7
    4b44:	b006      	add	sp, #24
    4b46:	bd80      	pop	{r7, pc}
    4b48:	00004685 	.word	0x00004685
    4b4c:	000046bb 	.word	0x000046bb

00004b50 <system_gclk_chan_get_config_defaults>:
{
    4b50:	b580      	push	{r7, lr}
    4b52:	b082      	sub	sp, #8
    4b54:	af00      	add	r7, sp, #0
    4b56:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    4b58:	687b      	ldr	r3, [r7, #4]
    4b5a:	2200      	movs	r2, #0
    4b5c:	701a      	strb	r2, [r3, #0]
}
    4b5e:	46c0      	nop			; (mov r8, r8)
    4b60:	46bd      	mov	sp, r7
    4b62:	b002      	add	sp, #8
    4b64:	bd80      	pop	{r7, pc}
	...

00004b68 <system_apb_clock_set_mask>:
{
    4b68:	b580      	push	{r7, lr}
    4b6a:	b082      	sub	sp, #8
    4b6c:	af00      	add	r7, sp, #0
    4b6e:	0002      	movs	r2, r0
    4b70:	6039      	str	r1, [r7, #0]
    4b72:	1dfb      	adds	r3, r7, #7
    4b74:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    4b76:	1dfb      	adds	r3, r7, #7
    4b78:	781b      	ldrb	r3, [r3, #0]
    4b7a:	2b01      	cmp	r3, #1
    4b7c:	d00a      	beq.n	4b94 <system_apb_clock_set_mask+0x2c>
    4b7e:	2b02      	cmp	r3, #2
    4b80:	d00f      	beq.n	4ba2 <system_apb_clock_set_mask+0x3a>
    4b82:	2b00      	cmp	r3, #0
    4b84:	d114      	bne.n	4bb0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    4b86:	4b0e      	ldr	r3, [pc, #56]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b88:	4a0d      	ldr	r2, [pc, #52]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b8a:	6991      	ldr	r1, [r2, #24]
    4b8c:	683a      	ldr	r2, [r7, #0]
    4b8e:	430a      	orrs	r2, r1
    4b90:	619a      	str	r2, [r3, #24]
			break;
    4b92:	e00f      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    4b94:	4b0a      	ldr	r3, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b96:	4a0a      	ldr	r2, [pc, #40]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4b98:	69d1      	ldr	r1, [r2, #28]
    4b9a:	683a      	ldr	r2, [r7, #0]
    4b9c:	430a      	orrs	r2, r1
    4b9e:	61da      	str	r2, [r3, #28]
			break;
    4ba0:	e008      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    4ba2:	4b07      	ldr	r3, [pc, #28]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba4:	4a06      	ldr	r2, [pc, #24]	; (4bc0 <system_apb_clock_set_mask+0x58>)
    4ba6:	6a11      	ldr	r1, [r2, #32]
    4ba8:	683a      	ldr	r2, [r7, #0]
    4baa:	430a      	orrs	r2, r1
    4bac:	621a      	str	r2, [r3, #32]
			break;
    4bae:	e001      	b.n	4bb4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    4bb0:	2317      	movs	r3, #23
    4bb2:	e000      	b.n	4bb6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    4bb4:	2300      	movs	r3, #0
}
    4bb6:	0018      	movs	r0, r3
    4bb8:	46bd      	mov	sp, r7
    4bba:	b002      	add	sp, #8
    4bbc:	bd80      	pop	{r7, pc}
    4bbe:	46c0      	nop			; (mov r8, r8)
    4bc0:	40000400 	.word	0x40000400

00004bc4 <system_pinmux_get_config_defaults>:
{
    4bc4:	b580      	push	{r7, lr}
    4bc6:	b082      	sub	sp, #8
    4bc8:	af00      	add	r7, sp, #0
    4bca:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4bcc:	687b      	ldr	r3, [r7, #4]
    4bce:	2280      	movs	r2, #128	; 0x80
    4bd0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4bd2:	687b      	ldr	r3, [r7, #4]
    4bd4:	2200      	movs	r2, #0
    4bd6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4bd8:	687b      	ldr	r3, [r7, #4]
    4bda:	2201      	movs	r2, #1
    4bdc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4bde:	687b      	ldr	r3, [r7, #4]
    4be0:	2200      	movs	r2, #0
    4be2:	70da      	strb	r2, [r3, #3]
}
    4be4:	46c0      	nop			; (mov r8, r8)
    4be6:	46bd      	mov	sp, r7
    4be8:	b002      	add	sp, #8
    4bea:	bd80      	pop	{r7, pc}

00004bec <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    4bec:	b580      	push	{r7, lr}
    4bee:	b084      	sub	sp, #16
    4bf0:	af00      	add	r7, sp, #0
    4bf2:	6078      	str	r0, [r7, #4]
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4bf4:	2300      	movs	r3, #0
    4bf6:	60fb      	str	r3, [r7, #12]
    4bf8:	e00c      	b.n	4c14 <_tcc_get_inst_index+0x28>
		if (hw == tcc_modules[i]) {
    4bfa:	4b0a      	ldr	r3, [pc, #40]	; (4c24 <_tcc_get_inst_index+0x38>)
    4bfc:	68fa      	ldr	r2, [r7, #12]
    4bfe:	0092      	lsls	r2, r2, #2
    4c00:	58d2      	ldr	r2, [r2, r3]
    4c02:	687b      	ldr	r3, [r7, #4]
    4c04:	429a      	cmp	r2, r3
    4c06:	d102      	bne.n	4c0e <_tcc_get_inst_index+0x22>
			return i;
    4c08:	68fb      	ldr	r3, [r7, #12]
    4c0a:	b2db      	uxtb	r3, r3
    4c0c:	e006      	b.n	4c1c <_tcc_get_inst_index+0x30>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4c0e:	68fb      	ldr	r3, [r7, #12]
    4c10:	3301      	adds	r3, #1
    4c12:	60fb      	str	r3, [r7, #12]
    4c14:	68fb      	ldr	r3, [r7, #12]
    4c16:	2b02      	cmp	r3, #2
    4c18:	d9ef      	bls.n	4bfa <_tcc_get_inst_index+0xe>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4c1a:	2300      	movs	r3, #0
}
    4c1c:	0018      	movs	r0, r3
    4c1e:	46bd      	mov	sp, r7
    4c20:	b004      	add	sp, #16
    4c22:	bd80      	pop	{r7, pc}
    4c24:	00017334 	.word	0x00017334

00004c28 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4c28:	b590      	push	{r4, r7, lr}
    4c2a:	b085      	sub	sp, #20
    4c2c:	af00      	add	r7, sp, #0
    4c2e:	6078      	str	r0, [r7, #4]
    4c30:	6039      	str	r1, [r7, #0]
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4c32:	230f      	movs	r3, #15
    4c34:	18fc      	adds	r4, r7, r3
    4c36:	683b      	ldr	r3, [r7, #0]
    4c38:	0018      	movs	r0, r3
    4c3a:	4bad      	ldr	r3, [pc, #692]	; (4ef0 <tcc_get_config_defaults+0x2c8>)
    4c3c:	4798      	blx	r3
    4c3e:	0003      	movs	r3, r0
    4c40:	7023      	strb	r3, [r4, #0]

	/* Base counter defaults */
	config->counter.count                  = 0;
    4c42:	687b      	ldr	r3, [r7, #4]
    4c44:	2200      	movs	r2, #0
    4c46:	601a      	str	r2, [r3, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4c48:	230f      	movs	r3, #15
    4c4a:	18fb      	adds	r3, r7, r3
    4c4c:	781a      	ldrb	r2, [r3, #0]
    4c4e:	4ba9      	ldr	r3, [pc, #676]	; (4ef4 <tcc_get_config_defaults+0x2cc>)
    4c50:	0092      	lsls	r2, r2, #2
    4c52:	58d2      	ldr	r2, [r2, r3]
    4c54:	687b      	ldr	r3, [r7, #4]
    4c56:	605a      	str	r2, [r3, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4c58:	687b      	ldr	r3, [r7, #4]
    4c5a:	2200      	movs	r2, #0
    4c5c:	729a      	strb	r2, [r3, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4c5e:	687b      	ldr	r3, [r7, #4]
    4c60:	2200      	movs	r2, #0
    4c62:	72da      	strb	r2, [r3, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4c64:	687b      	ldr	r3, [r7, #4]
    4c66:	2200      	movs	r2, #0
    4c68:	731a      	strb	r2, [r3, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4c6a:	687b      	ldr	r3, [r7, #4]
    4c6c:	2200      	movs	r2, #0
    4c6e:	725a      	strb	r2, [r3, #9]
	config->counter.oneshot                = false;
    4c70:	687b      	ldr	r3, [r7, #4]
    4c72:	2200      	movs	r2, #0
    4c74:	721a      	strb	r2, [r3, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c76:	687b      	ldr	r3, [r7, #4]
    4c78:	2200      	movs	r2, #0
    4c7a:	61da      	str	r2, [r3, #28]
    4c7c:	687b      	ldr	r3, [r7, #4]
    4c7e:	2200      	movs	r2, #0
    4c80:	621a      	str	r2, [r3, #32]
    4c82:	687b      	ldr	r3, [r7, #4]
    4c84:	2200      	movs	r2, #0
    4c86:	625a      	str	r2, [r3, #36]	; 0x24
    4c88:	687b      	ldr	r3, [r7, #4]
    4c8a:	2200      	movs	r2, #0
    4c8c:	629a      	str	r2, [r3, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4c8e:	687b      	ldr	r3, [r7, #4]
    4c90:	2200      	movs	r2, #0
    4c92:	751a      	strb	r2, [r3, #20]
    4c94:	687b      	ldr	r3, [r7, #4]
    4c96:	2200      	movs	r2, #0
    4c98:	755a      	strb	r2, [r3, #21]
    4c9a:	687b      	ldr	r3, [r7, #4]
    4c9c:	2200      	movs	r2, #0
    4c9e:	759a      	strb	r2, [r3, #22]
    4ca0:	687b      	ldr	r3, [r7, #4]
    4ca2:	2200      	movs	r2, #0
    4ca4:	75da      	strb	r2, [r3, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4ca6:	687b      	ldr	r3, [r7, #4]
    4ca8:	2200      	movs	r2, #0
    4caa:	761a      	strb	r2, [r3, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4cac:	687b      	ldr	r3, [r7, #4]
    4cae:	2200      	movs	r2, #0
    4cb0:	765a      	strb	r2, [r3, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4cb2:	687b      	ldr	r3, [r7, #4]
    4cb4:	2200      	movs	r2, #0
    4cb6:	741a      	strb	r2, [r3, #16]
    4cb8:	687b      	ldr	r3, [r7, #4]
    4cba:	2200      	movs	r2, #0
    4cbc:	745a      	strb	r2, [r3, #17]
    4cbe:	687b      	ldr	r3, [r7, #4]
    4cc0:	2200      	movs	r2, #0
    4cc2:	749a      	strb	r2, [r3, #18]
    4cc4:	687b      	ldr	r3, [r7, #4]
    4cc6:	2200      	movs	r2, #0
    4cc8:	74da      	strb	r2, [r3, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4cca:	687b      	ldr	r3, [r7, #4]
    4ccc:	222c      	movs	r2, #44	; 0x2c
    4cce:	2100      	movs	r1, #0
    4cd0:	5499      	strb	r1, [r3, r2]
    4cd2:	687b      	ldr	r3, [r7, #4]
    4cd4:	222d      	movs	r2, #45	; 0x2d
    4cd6:	2100      	movs	r1, #0
    4cd8:	5499      	strb	r1, [r3, r2]
    4cda:	687b      	ldr	r3, [r7, #4]
    4cdc:	222e      	movs	r2, #46	; 0x2e
    4cde:	2100      	movs	r1, #0
    4ce0:	5499      	strb	r1, [r3, r2]
    4ce2:	687b      	ldr	r3, [r7, #4]
    4ce4:	222f      	movs	r2, #47	; 0x2f
    4ce6:	2100      	movs	r1, #0
    4ce8:	5499      	strb	r1, [r3, r2]
    4cea:	687b      	ldr	r3, [r7, #4]
    4cec:	2230      	movs	r2, #48	; 0x30
    4cee:	2100      	movs	r1, #0
    4cf0:	5499      	strb	r1, [r3, r2]
    4cf2:	687b      	ldr	r3, [r7, #4]
    4cf4:	2231      	movs	r2, #49	; 0x31
    4cf6:	2100      	movs	r1, #0
    4cf8:	5499      	strb	r1, [r3, r2]
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	2232      	movs	r2, #50	; 0x32
    4cfe:	2100      	movs	r1, #0
    4d00:	5499      	strb	r1, [r3, r2]
    4d02:	687b      	ldr	r3, [r7, #4]
    4d04:	2233      	movs	r2, #51	; 0x33
    4d06:	2100      	movs	r1, #0
    4d08:	5499      	strb	r1, [r3, r2]
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	2234      	movs	r2, #52	; 0x34
    4d0e:	2100      	movs	r1, #0
    4d10:	5499      	strb	r1, [r3, r2]
    4d12:	687b      	ldr	r3, [r7, #4]
    4d14:	2235      	movs	r2, #53	; 0x35
    4d16:	2100      	movs	r1, #0
    4d18:	5499      	strb	r1, [r3, r2]
    4d1a:	687b      	ldr	r3, [r7, #4]
    4d1c:	2236      	movs	r2, #54	; 0x36
    4d1e:	2100      	movs	r1, #0
    4d20:	5499      	strb	r1, [r3, r2]
    4d22:	687b      	ldr	r3, [r7, #4]
    4d24:	2237      	movs	r2, #55	; 0x37
    4d26:	2100      	movs	r1, #0
    4d28:	5499      	strb	r1, [r3, r2]
    4d2a:	687b      	ldr	r3, [r7, #4]
    4d2c:	2238      	movs	r2, #56	; 0x38
    4d2e:	2100      	movs	r1, #0
    4d30:	5499      	strb	r1, [r3, r2]
    4d32:	687b      	ldr	r3, [r7, #4]
    4d34:	2239      	movs	r2, #57	; 0x39
    4d36:	2100      	movs	r1, #0
    4d38:	5499      	strb	r1, [r3, r2]
    4d3a:	687b      	ldr	r3, [r7, #4]
    4d3c:	223a      	movs	r2, #58	; 0x3a
    4d3e:	2100      	movs	r1, #0
    4d40:	5499      	strb	r1, [r3, r2]
    4d42:	687b      	ldr	r3, [r7, #4]
    4d44:	223b      	movs	r2, #59	; 0x3b
    4d46:	2100      	movs	r1, #0
    4d48:	5499      	strb	r1, [r3, r2]
    4d4a:	687b      	ldr	r3, [r7, #4]
    4d4c:	223c      	movs	r2, #60	; 0x3c
    4d4e:	2100      	movs	r1, #0
    4d50:	5499      	strb	r1, [r3, r2]
    4d52:	687b      	ldr	r3, [r7, #4]
    4d54:	223d      	movs	r2, #61	; 0x3d
    4d56:	2100      	movs	r1, #0
    4d58:	5499      	strb	r1, [r3, r2]
    4d5a:	687b      	ldr	r3, [r7, #4]
    4d5c:	223e      	movs	r2, #62	; 0x3e
    4d5e:	2100      	movs	r1, #0
    4d60:	5499      	strb	r1, [r3, r2]
    4d62:	687b      	ldr	r3, [r7, #4]
    4d64:	223f      	movs	r2, #63	; 0x3f
    4d66:	2100      	movs	r1, #0
    4d68:	5499      	strb	r1, [r3, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4d6a:	687b      	ldr	r3, [r7, #4]
    4d6c:	2240      	movs	r2, #64	; 0x40
    4d6e:	2100      	movs	r1, #0
    4d70:	5499      	strb	r1, [r3, r2]
    4d72:	687b      	ldr	r3, [r7, #4]
    4d74:	2241      	movs	r2, #65	; 0x41
    4d76:	2100      	movs	r1, #0
    4d78:	5499      	strb	r1, [r3, r2]
    4d7a:	687b      	ldr	r3, [r7, #4]
    4d7c:	2242      	movs	r2, #66	; 0x42
    4d7e:	2100      	movs	r1, #0
    4d80:	5499      	strb	r1, [r3, r2]
    4d82:	687b      	ldr	r3, [r7, #4]
    4d84:	2243      	movs	r2, #67	; 0x43
    4d86:	2100      	movs	r1, #0
    4d88:	5499      	strb	r1, [r3, r2]
    4d8a:	687b      	ldr	r3, [r7, #4]
    4d8c:	2244      	movs	r2, #68	; 0x44
    4d8e:	2100      	movs	r1, #0
    4d90:	5499      	strb	r1, [r3, r2]
    4d92:	687b      	ldr	r3, [r7, #4]
    4d94:	2245      	movs	r2, #69	; 0x45
    4d96:	2100      	movs	r1, #0
    4d98:	5499      	strb	r1, [r3, r2]
    4d9a:	687b      	ldr	r3, [r7, #4]
    4d9c:	2246      	movs	r2, #70	; 0x46
    4d9e:	2100      	movs	r1, #0
    4da0:	5499      	strb	r1, [r3, r2]
    4da2:	687b      	ldr	r3, [r7, #4]
    4da4:	2247      	movs	r2, #71	; 0x47
    4da6:	2100      	movs	r1, #0
    4da8:	5499      	strb	r1, [r3, r2]
    4daa:	687b      	ldr	r3, [r7, #4]
    4dac:	2248      	movs	r2, #72	; 0x48
    4dae:	2100      	movs	r1, #0
    4db0:	5499      	strb	r1, [r3, r2]
    4db2:	687b      	ldr	r3, [r7, #4]
    4db4:	2249      	movs	r2, #73	; 0x49
    4db6:	2100      	movs	r1, #0
    4db8:	5499      	strb	r1, [r3, r2]
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	224a      	movs	r2, #74	; 0x4a
    4dbe:	2100      	movs	r1, #0
    4dc0:	5499      	strb	r1, [r3, r2]
    4dc2:	687b      	ldr	r3, [r7, #4]
    4dc4:	224b      	movs	r2, #75	; 0x4b
    4dc6:	2100      	movs	r1, #0
    4dc8:	5499      	strb	r1, [r3, r2]
    4dca:	687b      	ldr	r3, [r7, #4]
    4dcc:	224c      	movs	r2, #76	; 0x4c
    4dce:	2100      	movs	r1, #0
    4dd0:	5499      	strb	r1, [r3, r2]
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	224d      	movs	r2, #77	; 0x4d
    4dd6:	2100      	movs	r1, #0
    4dd8:	5499      	strb	r1, [r3, r2]
    4dda:	687b      	ldr	r3, [r7, #4]
    4ddc:	224e      	movs	r2, #78	; 0x4e
    4dde:	2100      	movs	r1, #0
    4de0:	5499      	strb	r1, [r3, r2]
    4de2:	687b      	ldr	r3, [r7, #4]
    4de4:	224f      	movs	r2, #79	; 0x4f
    4de6:	2100      	movs	r1, #0
    4de8:	5499      	strb	r1, [r3, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4dea:	687b      	ldr	r3, [r7, #4]
    4dec:	2250      	movs	r2, #80	; 0x50
    4dee:	2100      	movs	r1, #0
    4df0:	5499      	strb	r1, [r3, r2]
    4df2:	687b      	ldr	r3, [r7, #4]
    4df4:	2251      	movs	r2, #81	; 0x51
    4df6:	2100      	movs	r1, #0
    4df8:	5499      	strb	r1, [r3, r2]
    4dfa:	687b      	ldr	r3, [r7, #4]
    4dfc:	2252      	movs	r2, #82	; 0x52
    4dfe:	2100      	movs	r1, #0
    4e00:	5499      	strb	r1, [r3, r2]
    4e02:	687b      	ldr	r3, [r7, #4]
    4e04:	2253      	movs	r2, #83	; 0x53
    4e06:	2100      	movs	r1, #0
    4e08:	5499      	strb	r1, [r3, r2]
    4e0a:	687b      	ldr	r3, [r7, #4]
    4e0c:	2254      	movs	r2, #84	; 0x54
    4e0e:	2100      	movs	r1, #0
    4e10:	5499      	strb	r1, [r3, r2]
    4e12:	687b      	ldr	r3, [r7, #4]
    4e14:	2255      	movs	r2, #85	; 0x55
    4e16:	2100      	movs	r1, #0
    4e18:	5499      	strb	r1, [r3, r2]
    4e1a:	687b      	ldr	r3, [r7, #4]
    4e1c:	2256      	movs	r2, #86	; 0x56
    4e1e:	2100      	movs	r1, #0
    4e20:	5499      	strb	r1, [r3, r2]
    4e22:	687b      	ldr	r3, [r7, #4]
    4e24:	2257      	movs	r2, #87	; 0x57
    4e26:	2100      	movs	r1, #0
    4e28:	5499      	strb	r1, [r3, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4e2a:	687b      	ldr	r3, [r7, #4]
    4e2c:	2298      	movs	r2, #152	; 0x98
    4e2e:	2100      	movs	r1, #0
    4e30:	5499      	strb	r1, [r3, r2]
    4e32:	687b      	ldr	r3, [r7, #4]
    4e34:	2200      	movs	r2, #0
    4e36:	659a      	str	r2, [r3, #88]	; 0x58
    4e38:	687b      	ldr	r3, [r7, #4]
    4e3a:	2200      	movs	r2, #0
    4e3c:	679a      	str	r2, [r3, #120]	; 0x78
    4e3e:	687b      	ldr	r3, [r7, #4]
    4e40:	2299      	movs	r2, #153	; 0x99
    4e42:	2100      	movs	r1, #0
    4e44:	5499      	strb	r1, [r3, r2]
    4e46:	687b      	ldr	r3, [r7, #4]
    4e48:	2200      	movs	r2, #0
    4e4a:	65da      	str	r2, [r3, #92]	; 0x5c
    4e4c:	687b      	ldr	r3, [r7, #4]
    4e4e:	2200      	movs	r2, #0
    4e50:	67da      	str	r2, [r3, #124]	; 0x7c
    4e52:	687b      	ldr	r3, [r7, #4]
    4e54:	229a      	movs	r2, #154	; 0x9a
    4e56:	2100      	movs	r1, #0
    4e58:	5499      	strb	r1, [r3, r2]
    4e5a:	687b      	ldr	r3, [r7, #4]
    4e5c:	2200      	movs	r2, #0
    4e5e:	661a      	str	r2, [r3, #96]	; 0x60
    4e60:	687b      	ldr	r3, [r7, #4]
    4e62:	2280      	movs	r2, #128	; 0x80
    4e64:	2100      	movs	r1, #0
    4e66:	5099      	str	r1, [r3, r2]
    4e68:	687b      	ldr	r3, [r7, #4]
    4e6a:	229b      	movs	r2, #155	; 0x9b
    4e6c:	2100      	movs	r1, #0
    4e6e:	5499      	strb	r1, [r3, r2]
    4e70:	687b      	ldr	r3, [r7, #4]
    4e72:	2200      	movs	r2, #0
    4e74:	665a      	str	r2, [r3, #100]	; 0x64
    4e76:	687b      	ldr	r3, [r7, #4]
    4e78:	2284      	movs	r2, #132	; 0x84
    4e7a:	2100      	movs	r1, #0
    4e7c:	5099      	str	r1, [r3, r2]
    4e7e:	687b      	ldr	r3, [r7, #4]
    4e80:	229c      	movs	r2, #156	; 0x9c
    4e82:	2100      	movs	r1, #0
    4e84:	5499      	strb	r1, [r3, r2]
    4e86:	687b      	ldr	r3, [r7, #4]
    4e88:	2200      	movs	r2, #0
    4e8a:	669a      	str	r2, [r3, #104]	; 0x68
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	2288      	movs	r2, #136	; 0x88
    4e90:	2100      	movs	r1, #0
    4e92:	5099      	str	r1, [r3, r2]
    4e94:	687b      	ldr	r3, [r7, #4]
    4e96:	229d      	movs	r2, #157	; 0x9d
    4e98:	2100      	movs	r1, #0
    4e9a:	5499      	strb	r1, [r3, r2]
    4e9c:	687b      	ldr	r3, [r7, #4]
    4e9e:	2200      	movs	r2, #0
    4ea0:	66da      	str	r2, [r3, #108]	; 0x6c
    4ea2:	687b      	ldr	r3, [r7, #4]
    4ea4:	228c      	movs	r2, #140	; 0x8c
    4ea6:	2100      	movs	r1, #0
    4ea8:	5099      	str	r1, [r3, r2]
    4eaa:	687b      	ldr	r3, [r7, #4]
    4eac:	229e      	movs	r2, #158	; 0x9e
    4eae:	2100      	movs	r1, #0
    4eb0:	5499      	strb	r1, [r3, r2]
    4eb2:	687b      	ldr	r3, [r7, #4]
    4eb4:	2200      	movs	r2, #0
    4eb6:	671a      	str	r2, [r3, #112]	; 0x70
    4eb8:	687b      	ldr	r3, [r7, #4]
    4eba:	2290      	movs	r2, #144	; 0x90
    4ebc:	2100      	movs	r1, #0
    4ebe:	5099      	str	r1, [r3, r2]
    4ec0:	687b      	ldr	r3, [r7, #4]
    4ec2:	229f      	movs	r2, #159	; 0x9f
    4ec4:	2100      	movs	r1, #0
    4ec6:	5499      	strb	r1, [r3, r2]
    4ec8:	687b      	ldr	r3, [r7, #4]
    4eca:	2200      	movs	r2, #0
    4ecc:	675a      	str	r2, [r3, #116]	; 0x74
    4ece:	687b      	ldr	r3, [r7, #4]
    4ed0:	2294      	movs	r2, #148	; 0x94
    4ed2:	2100      	movs	r1, #0
    4ed4:	5099      	str	r1, [r3, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4ed6:	687b      	ldr	r3, [r7, #4]
    4ed8:	22a0      	movs	r2, #160	; 0xa0
    4eda:	2101      	movs	r1, #1
    4edc:	5499      	strb	r1, [r3, r2]
	config->run_in_standby            = false;
    4ede:	687b      	ldr	r3, [r7, #4]
    4ee0:	22a1      	movs	r2, #161	; 0xa1
    4ee2:	2100      	movs	r1, #0
    4ee4:	5499      	strb	r1, [r3, r2]
}
    4ee6:	46c0      	nop			; (mov r8, r8)
    4ee8:	46bd      	mov	sp, r7
    4eea:	b005      	add	sp, #20
    4eec:	bd90      	pop	{r4, r7, pc}
    4eee:	46c0      	nop			; (mov r8, r8)
    4ef0:	00004bed 	.word	0x00004bed
    4ef4:	00017350 	.word	0x00017350

00004ef8 <_tcc_build_ctrla>:
 */
static inline enum status_code _tcc_build_ctrla(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ef8:	b580      	push	{r7, lr}
    4efa:	b086      	sub	sp, #24
    4efc:	af00      	add	r7, sp, #0
    4efe:	60b9      	str	r1, [r7, #8]
    4f00:	607a      	str	r2, [r7, #4]
    4f02:	230f      	movs	r3, #15
    4f04:	18fb      	adds	r3, r7, r3
    4f06:	1c02      	adds	r2, r0, #0
    4f08:	701a      	strb	r2, [r3, #0]
	uint32_t ctrla = 0;
    4f0a:	2300      	movs	r3, #0
    4f0c:	617b      	str	r3, [r7, #20]

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f0e:	2300      	movs	r3, #0
    4f10:	613b      	str	r3, [r7, #16]
    4f12:	e01d      	b.n	4f50 <_tcc_build_ctrla+0x58>
		if (config->capture.channel_function[i] ==
    4f14:	68ba      	ldr	r2, [r7, #8]
    4f16:	693b      	ldr	r3, [r7, #16]
    4f18:	18d3      	adds	r3, r2, r3
    4f1a:	3310      	adds	r3, #16
    4f1c:	781b      	ldrb	r3, [r3, #0]
    4f1e:	2b01      	cmp	r3, #1
    4f20:	d113      	bne.n	4f4a <_tcc_build_ctrla+0x52>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    4f22:	230f      	movs	r3, #15
    4f24:	18fb      	adds	r3, r7, r3
    4f26:	781b      	ldrb	r3, [r3, #0]
    4f28:	4a1b      	ldr	r2, [pc, #108]	; (4f98 <_tcc_build_ctrla+0xa0>)
    4f2a:	5cd3      	ldrb	r3, [r2, r3]
    4f2c:	001a      	movs	r2, r3
    4f2e:	693b      	ldr	r3, [r7, #16]
    4f30:	429a      	cmp	r2, r3
    4f32:	da01      	bge.n	4f38 <_tcc_build_ctrla+0x40>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    4f34:	2317      	movs	r3, #23
    4f36:	e02a      	b.n	4f8e <_tcc_build_ctrla+0x96>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4f38:	2380      	movs	r3, #128	; 0x80
    4f3a:	045a      	lsls	r2, r3, #17
    4f3c:	693b      	ldr	r3, [r7, #16]
    4f3e:	409a      	lsls	r2, r3
    4f40:	0013      	movs	r3, r2
    4f42:	001a      	movs	r2, r3
    4f44:	697b      	ldr	r3, [r7, #20]
    4f46:	4313      	orrs	r3, r2
    4f48:	617b      	str	r3, [r7, #20]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4f4a:	693b      	ldr	r3, [r7, #16]
    4f4c:	3301      	adds	r3, #1
    4f4e:	613b      	str	r3, [r7, #16]
    4f50:	693b      	ldr	r3, [r7, #16]
    4f52:	2b03      	cmp	r3, #3
    4f54:	ddde      	ble.n	4f14 <_tcc_build_ctrla+0x1c>
		}
	}

	if (config->run_in_standby) {
    4f56:	68bb      	ldr	r3, [r7, #8]
    4f58:	22a1      	movs	r2, #161	; 0xa1
    4f5a:	5c9b      	ldrb	r3, [r3, r2]
    4f5c:	2b00      	cmp	r3, #0
    4f5e:	d004      	beq.n	4f6a <_tcc_build_ctrla+0x72>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4f60:	697b      	ldr	r3, [r7, #20]
    4f62:	2280      	movs	r2, #128	; 0x80
    4f64:	0112      	lsls	r2, r2, #4
    4f66:	4313      	orrs	r3, r2
    4f68:	617b      	str	r3, [r7, #20]
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4f6a:	68bb      	ldr	r3, [r7, #8]
    4f6c:	7b1b      	ldrb	r3, [r3, #12]
    4f6e:	031b      	lsls	r3, r3, #12
    4f70:	001a      	movs	r2, r3
    4f72:	697b      	ldr	r3, [r7, #20]
    4f74:	4313      	orrs	r3, r2
    4f76:	617b      	str	r3, [r7, #20]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4f78:	68bb      	ldr	r3, [r7, #8]
    4f7a:	7adb      	ldrb	r3, [r3, #11]
    4f7c:	021b      	lsls	r3, r3, #8
    4f7e:	001a      	movs	r2, r3
    4f80:	697b      	ldr	r3, [r7, #20]
    4f82:	4313      	orrs	r3, r2
    4f84:	617b      	str	r3, [r7, #20]

	*value_buffer = ctrla;
    4f86:	687b      	ldr	r3, [r7, #4]
    4f88:	697a      	ldr	r2, [r7, #20]
    4f8a:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    4f8c:	2300      	movs	r3, #0
}
    4f8e:	0018      	movs	r0, r3
    4f90:	46bd      	mov	sp, r7
    4f92:	b006      	add	sp, #24
    4f94:	bd80      	pop	{r7, pc}
    4f96:	46c0      	nop			; (mov r8, r8)
    4f98:	0001735c 	.word	0x0001735c

00004f9c <_tcc_build_ctrlb>:
 */
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
    4f9c:	b580      	push	{r7, lr}
    4f9e:	b086      	sub	sp, #24
    4fa0:	af00      	add	r7, sp, #0
    4fa2:	60b9      	str	r1, [r7, #8]
    4fa4:	607a      	str	r2, [r7, #4]
    4fa6:	230f      	movs	r3, #15
    4fa8:	18fb      	adds	r3, r7, r3
    4faa:	1c02      	adds	r2, r0, #0
    4fac:	701a      	strb	r2, [r3, #0]
	uint8_t ctrlb = 0;
    4fae:	2317      	movs	r3, #23
    4fb0:	18fb      	adds	r3, r7, r3
    4fb2:	2200      	movs	r2, #0
    4fb4:	701a      	strb	r2, [r3, #0]

	if (config->counter.oneshot) {
    4fb6:	68bb      	ldr	r3, [r7, #8]
    4fb8:	7a1b      	ldrb	r3, [r3, #8]
    4fba:	2b00      	cmp	r3, #0
    4fbc:	d007      	beq.n	4fce <_tcc_build_ctrlb+0x32>
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    4fbe:	2317      	movs	r3, #23
    4fc0:	18fb      	adds	r3, r7, r3
    4fc2:	2217      	movs	r2, #23
    4fc4:	18ba      	adds	r2, r7, r2
    4fc6:	7812      	ldrb	r2, [r2, #0]
    4fc8:	2104      	movs	r1, #4
    4fca:	430a      	orrs	r2, r1
    4fcc:	701a      	strb	r2, [r3, #0]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4fce:	68bb      	ldr	r3, [r7, #8]
    4fd0:	7a5b      	ldrb	r3, [r3, #9]
    4fd2:	2b01      	cmp	r3, #1
    4fd4:	d107      	bne.n	4fe6 <_tcc_build_ctrlb+0x4a>
		ctrlb |= TCC_CTRLBSET_DIR;
    4fd6:	2317      	movs	r3, #23
    4fd8:	18fb      	adds	r3, r7, r3
    4fda:	2217      	movs	r2, #23
    4fdc:	18ba      	adds	r2, r7, r2
    4fde:	7812      	ldrb	r2, [r2, #0]
    4fe0:	2101      	movs	r1, #1
    4fe2:	430a      	orrs	r2, r1
    4fe4:	701a      	strb	r2, [r3, #0]
	}

	*value_buffer = ctrlb;
    4fe6:	687b      	ldr	r3, [r7, #4]
    4fe8:	2217      	movs	r2, #23
    4fea:	18ba      	adds	r2, r7, r2
    4fec:	7812      	ldrb	r2, [r2, #0]
    4fee:	701a      	strb	r2, [r3, #0]
}
    4ff0:	46c0      	nop			; (mov r8, r8)
    4ff2:	46bd      	mov	sp, r7
    4ff4:	b006      	add	sp, #24
    4ff6:	bd80      	pop	{r7, pc}

00004ff8 <_tcc_build_faults>:
 */
static inline enum status_code _tcc_build_faults(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    4ff8:	b580      	push	{r7, lr}
    4ffa:	b088      	sub	sp, #32
    4ffc:	af00      	add	r7, sp, #0
    4ffe:	60b9      	str	r1, [r7, #8]
    5000:	607a      	str	r2, [r7, #4]
    5002:	230f      	movs	r3, #15
    5004:	18fb      	adds	r3, r7, r3
    5006:	1c02      	adds	r2, r0, #0
    5008:	701a      	strb	r2, [r3, #0]
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    500a:	230f      	movs	r3, #15
    500c:	18fb      	adds	r3, r7, r3
    500e:	781a      	ldrb	r2, [r3, #0]
    5010:	231b      	movs	r3, #27
    5012:	18fb      	adds	r3, r7, r3
    5014:	493e      	ldr	r1, [pc, #248]	; (5110 <_tcc_build_faults+0x118>)
    5016:	5c8a      	ldrb	r2, [r1, r2]
    5018:	701a      	strb	r2, [r3, #0]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    501a:	2300      	movs	r3, #0
    501c:	61fb      	str	r3, [r7, #28]
    501e:	e06e      	b.n	50fe <_tcc_build_faults+0x106>
		cfg = (struct tcc_recoverable_fault_config *)
    5020:	69fa      	ldr	r2, [r7, #28]
    5022:	0013      	movs	r3, r2
    5024:	009b      	lsls	r3, r3, #2
    5026:	189b      	adds	r3, r3, r2
    5028:	005b      	lsls	r3, r3, #1
    502a:	3328      	adds	r3, #40	; 0x28
    502c:	68ba      	ldr	r2, [r7, #8]
    502e:	18d3      	adds	r3, r2, r3
    5030:	3304      	adds	r3, #4
    5032:	617b      	str	r3, [r7, #20]
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    5034:	697b      	ldr	r3, [r7, #20]
    5036:	7a5b      	ldrb	r3, [r3, #9]
    5038:	221b      	movs	r2, #27
    503a:	18ba      	adds	r2, r7, r2
    503c:	7812      	ldrb	r2, [r2, #0]
    503e:	429a      	cmp	r2, r3
    5040:	d801      	bhi.n	5046 <_tcc_build_faults+0x4e>
			return STATUS_ERR_INVALID_ARG;
    5042:	2317      	movs	r3, #23
    5044:	e05f      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		if (cfg->filter_value > 0xF) {
    5046:	697b      	ldr	r3, [r7, #20]
    5048:	781b      	ldrb	r3, [r3, #0]
    504a:	2b0f      	cmp	r3, #15
    504c:	d901      	bls.n	5052 <_tcc_build_faults+0x5a>
			return STATUS_ERR_INVALID_ARG;
    504e:	2317      	movs	r3, #23
    5050:	e059      	b.n	5106 <_tcc_build_faults+0x10e>
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    5052:	697b      	ldr	r3, [r7, #20]
    5054:	781b      	ldrb	r3, [r3, #0]
    5056:	061b      	lsls	r3, r3, #24
    5058:	001a      	movs	r2, r3
    505a:	23f0      	movs	r3, #240	; 0xf0
    505c:	051b      	lsls	r3, r3, #20
    505e:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    5060:	697b      	ldr	r3, [r7, #20]
    5062:	785b      	ldrb	r3, [r3, #1]
    5064:	041b      	lsls	r3, r3, #16
    5066:	0019      	movs	r1, r3
    5068:	23ff      	movs	r3, #255	; 0xff
    506a:	041b      	lsls	r3, r3, #16
    506c:	400b      	ands	r3, r1
    506e:	431a      	orrs	r2, r3
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    5070:	697b      	ldr	r3, [r7, #20]
    5072:	789b      	ldrb	r3, [r3, #2]
    5074:	2b00      	cmp	r3, #0
    5076:	d001      	beq.n	507c <_tcc_build_faults+0x84>
    5078:	2380      	movs	r3, #128	; 0x80
    507a:	e000      	b.n	507e <_tcc_build_faults+0x86>
    507c:	2300      	movs	r3, #0
    507e:	431a      	orrs	r2, r3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    5080:	697b      	ldr	r3, [r7, #20]
    5082:	78db      	ldrb	r3, [r3, #3]
    5084:	2b00      	cmp	r3, #0
    5086:	d001      	beq.n	508c <_tcc_build_faults+0x94>
    5088:	2308      	movs	r3, #8
    508a:	e000      	b.n	508e <_tcc_build_faults+0x96>
    508c:	2300      	movs	r3, #0
    508e:	431a      	orrs	r2, r3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    5090:	697b      	ldr	r3, [r7, #20]
    5092:	791b      	ldrb	r3, [r3, #4]
    5094:	2b00      	cmp	r3, #0
    5096:	d001      	beq.n	509c <_tcc_build_faults+0xa4>
    5098:	2310      	movs	r3, #16
    509a:	e000      	b.n	509e <_tcc_build_faults+0xa6>
    509c:	2300      	movs	r3, #0
    509e:	431a      	orrs	r2, r3
				| TCC_FCTRLA_SRC(cfg->source)
    50a0:	697b      	ldr	r3, [r7, #20]
    50a2:	795b      	ldrb	r3, [r3, #5]
    50a4:	0019      	movs	r1, r3
    50a6:	2303      	movs	r3, #3
    50a8:	400b      	ands	r3, r1
    50aa:	431a      	orrs	r2, r3
				| TCC_FCTRLA_BLANK(cfg->blanking)
    50ac:	697b      	ldr	r3, [r7, #20]
    50ae:	799b      	ldrb	r3, [r3, #6]
    50b0:	015b      	lsls	r3, r3, #5
    50b2:	0019      	movs	r1, r3
    50b4:	2360      	movs	r3, #96	; 0x60
    50b6:	400b      	ands	r3, r1
    50b8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_HALT(cfg->halt_action)
    50ba:	697b      	ldr	r3, [r7, #20]
    50bc:	79db      	ldrb	r3, [r3, #7]
    50be:	021b      	lsls	r3, r3, #8
    50c0:	0019      	movs	r1, r3
    50c2:	23c0      	movs	r3, #192	; 0xc0
    50c4:	009b      	lsls	r3, r3, #2
    50c6:	400b      	ands	r3, r1
    50c8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    50ca:	697b      	ldr	r3, [r7, #20]
    50cc:	7a1b      	ldrb	r3, [r3, #8]
    50ce:	031b      	lsls	r3, r3, #12
    50d0:	0019      	movs	r1, r3
    50d2:	23e0      	movs	r3, #224	; 0xe0
    50d4:	01db      	lsls	r3, r3, #7
    50d6:	400b      	ands	r3, r1
    50d8:	431a      	orrs	r2, r3
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    50da:	697b      	ldr	r3, [r7, #20]
    50dc:	7a5b      	ldrb	r3, [r3, #9]
    50de:	029b      	lsls	r3, r3, #10
    50e0:	0019      	movs	r1, r3
    50e2:	23c0      	movs	r3, #192	; 0xc0
    50e4:	011b      	lsls	r3, r3, #4
    50e6:	400b      	ands	r3, r1
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    50e8:	4313      	orrs	r3, r2
    50ea:	613b      	str	r3, [r7, #16]
		value_buffer[i] = fault;
    50ec:	69fb      	ldr	r3, [r7, #28]
    50ee:	009b      	lsls	r3, r3, #2
    50f0:	687a      	ldr	r2, [r7, #4]
    50f2:	18d3      	adds	r3, r2, r3
    50f4:	693a      	ldr	r2, [r7, #16]
    50f6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    50f8:	69fb      	ldr	r3, [r7, #28]
    50fa:	3301      	adds	r3, #1
    50fc:	61fb      	str	r3, [r7, #28]
    50fe:	69fb      	ldr	r3, [r7, #28]
    5100:	2b01      	cmp	r3, #1
    5102:	dd8d      	ble.n	5020 <_tcc_build_faults+0x28>
	}
	return STATUS_OK;
    5104:	2300      	movs	r3, #0
}
    5106:	0018      	movs	r0, r3
    5108:	46bd      	mov	sp, r7
    510a:	b008      	add	sp, #32
    510c:	bd80      	pop	{r7, pc}
    510e:	46c0      	nop			; (mov r8, r8)
    5110:	0001735c 	.word	0x0001735c

00005114 <_tcc_build_drvctrl>:
 */
static inline enum status_code _tcc_build_drvctrl(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    5114:	b580      	push	{r7, lr}
    5116:	b088      	sub	sp, #32
    5118:	af00      	add	r7, sp, #0
    511a:	60b9      	str	r1, [r7, #8]
    511c:	607a      	str	r2, [r7, #4]
    511e:	230f      	movs	r3, #15
    5120:	18fb      	adds	r3, r7, r3
    5122:	1c02      	adds	r2, r0, #0
    5124:	701a      	strb	r2, [r3, #0]
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    5126:	230f      	movs	r3, #15
    5128:	18fb      	adds	r3, r7, r3
    512a:	781a      	ldrb	r2, [r3, #0]
    512c:	2317      	movs	r3, #23
    512e:	18fb      	adds	r3, r7, r3
    5130:	492d      	ldr	r1, [pc, #180]	; (51e8 <_tcc_build_drvctrl+0xd4>)
    5132:	5c8a      	ldrb	r2, [r1, r2]
    5134:	701a      	strb	r2, [r3, #0]
	uint32_t drvctrl;

	drvctrl = 0;
    5136:	2300      	movs	r3, #0
    5138:	61bb      	str	r3, [r7, #24]

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    513a:	2300      	movs	r3, #0
    513c:	61fb      	str	r3, [r7, #28]
    513e:	e048      	b.n	51d2 <_tcc_build_drvctrl+0xbe>
		if (config->wave_ext.invert[i]) {
    5140:	68ba      	ldr	r2, [r7, #8]
    5142:	2150      	movs	r1, #80	; 0x50
    5144:	69fb      	ldr	r3, [r7, #28]
    5146:	18d3      	adds	r3, r2, r3
    5148:	185b      	adds	r3, r3, r1
    514a:	781b      	ldrb	r3, [r3, #0]
    514c:	2b00      	cmp	r3, #0
    514e:	d010      	beq.n	5172 <_tcc_build_drvctrl+0x5e>
			if (i >= ow_num) {
    5150:	2317      	movs	r3, #23
    5152:	18fb      	adds	r3, r7, r3
    5154:	781a      	ldrb	r2, [r3, #0]
    5156:	69fb      	ldr	r3, [r7, #28]
    5158:	429a      	cmp	r2, r3
    515a:	d801      	bhi.n	5160 <_tcc_build_drvctrl+0x4c>
				return STATUS_ERR_INVALID_ARG;
    515c:	2317      	movs	r3, #23
    515e:	e03f      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    5160:	2380      	movs	r3, #128	; 0x80
    5162:	025a      	lsls	r2, r3, #9
    5164:	69fb      	ldr	r3, [r7, #28]
    5166:	409a      	lsls	r2, r3
    5168:	0013      	movs	r3, r2
    516a:	001a      	movs	r2, r3
    516c:	69bb      	ldr	r3, [r7, #24]
    516e:	4313      	orrs	r3, r2
    5170:	61bb      	str	r3, [r7, #24]
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    5172:	68ba      	ldr	r2, [r7, #8]
    5174:	69fb      	ldr	r3, [r7, #28]
    5176:	331c      	adds	r3, #28
    5178:	005b      	lsls	r3, r3, #1
    517a:	18d3      	adds	r3, r2, r3
    517c:	3309      	adds	r3, #9
    517e:	781b      	ldrb	r3, [r3, #0]
    5180:	2b00      	cmp	r3, #0
    5182:	d023      	beq.n	51cc <_tcc_build_drvctrl+0xb8>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    5184:	2317      	movs	r3, #23
    5186:	18fb      	adds	r3, r7, r3
    5188:	781a      	ldrb	r2, [r3, #0]
    518a:	69fb      	ldr	r3, [r7, #28]
    518c:	429a      	cmp	r2, r3
    518e:	d801      	bhi.n	5194 <_tcc_build_drvctrl+0x80>
				return STATUS_ERR_INVALID_ARG;
    5190:	2317      	movs	r3, #23
    5192:	e025      	b.n	51e0 <_tcc_build_drvctrl+0xcc>
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    5194:	68ba      	ldr	r2, [r7, #8]
    5196:	69fb      	ldr	r3, [r7, #28]
    5198:	331c      	adds	r3, #28
    519a:	005b      	lsls	r3, r3, #1
    519c:	18d3      	adds	r3, r2, r3
    519e:	3309      	adds	r3, #9
    51a0:	781b      	ldrb	r3, [r3, #0]
    51a2:	2b02      	cmp	r3, #2
    51a4:	d10a      	bne.n	51bc <_tcc_build_drvctrl+0xa8>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    51a6:	2302      	movs	r3, #2
    51a8:	33ff      	adds	r3, #255	; 0xff
    51aa:	001a      	movs	r2, r3
    51ac:	69fb      	ldr	r3, [r7, #28]
    51ae:	409a      	lsls	r2, r3
    51b0:	0013      	movs	r3, r2
    51b2:	001a      	movs	r2, r3
    51b4:	69bb      	ldr	r3, [r7, #24]
    51b6:	4313      	orrs	r3, r2
    51b8:	61bb      	str	r3, [r7, #24]
    51ba:	e007      	b.n	51cc <_tcc_build_drvctrl+0xb8>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    51bc:	2201      	movs	r2, #1
    51be:	69fb      	ldr	r3, [r7, #28]
    51c0:	409a      	lsls	r2, r3
    51c2:	0013      	movs	r3, r2
    51c4:	001a      	movs	r2, r3
    51c6:	69bb      	ldr	r3, [r7, #24]
    51c8:	4313      	orrs	r3, r2
    51ca:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    51cc:	69fb      	ldr	r3, [r7, #28]
    51ce:	3301      	adds	r3, #1
    51d0:	61fb      	str	r3, [r7, #28]
    51d2:	69fb      	ldr	r3, [r7, #28]
    51d4:	2b07      	cmp	r3, #7
    51d6:	d9b3      	bls.n	5140 <_tcc_build_drvctrl+0x2c>
			}
		}
	}
	*value_buffer = drvctrl;
    51d8:	687b      	ldr	r3, [r7, #4]
    51da:	69ba      	ldr	r2, [r7, #24]
    51dc:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
    51de:	2300      	movs	r3, #0
}
    51e0:	0018      	movs	r0, r3
    51e2:	46bd      	mov	sp, r7
    51e4:	b008      	add	sp, #32
    51e6:	bd80      	pop	{r7, pc}
    51e8:	00017360 	.word	0x00017360

000051ec <_tcc_build_waves>:
 */
static inline enum status_code _tcc_build_waves(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
    51ec:	b580      	push	{r7, lr}
    51ee:	b088      	sub	sp, #32
    51f0:	af00      	add	r7, sp, #0
    51f2:	60b9      	str	r1, [r7, #8]
    51f4:	607a      	str	r2, [r7, #4]
    51f6:	230f      	movs	r3, #15
    51f8:	18fb      	adds	r3, r7, r3
    51fa:	1c02      	adds	r2, r0, #0
    51fc:	701a      	strb	r2, [r3, #0]
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    51fe:	230f      	movs	r3, #15
    5200:	18fb      	adds	r3, r7, r3
    5202:	781a      	ldrb	r2, [r3, #0]
    5204:	2317      	movs	r3, #23
    5206:	18fb      	adds	r3, r7, r3
    5208:	491d      	ldr	r1, [pc, #116]	; (5280 <_tcc_build_waves+0x94>)
    520a:	5c8a      	ldrb	r2, [r1, r2]
    520c:	701a      	strb	r2, [r3, #0]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;
    520e:	68bb      	ldr	r3, [r7, #8]
    5210:	3310      	adds	r3, #16
    5212:	613b      	str	r3, [r7, #16]

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    5214:	693b      	ldr	r3, [r7, #16]
    5216:	7a5b      	ldrb	r3, [r3, #9]
    5218:	011b      	lsls	r3, r3, #4
    521a:	001a      	movs	r2, r3
    521c:	2330      	movs	r3, #48	; 0x30
    521e:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    5220:	693b      	ldr	r3, [r7, #16]
    5222:	7a1b      	ldrb	r3, [r3, #8]
    5224:	0019      	movs	r1, r3
    5226:	2307      	movs	r3, #7
    5228:	400b      	ands	r3, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    522a:	4313      	orrs	r3, r2
    522c:	61bb      	str	r3, [r7, #24]

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    522e:	2300      	movs	r3, #0
    5230:	61fb      	str	r3, [r7, #28]
    5232:	e01a      	b.n	526a <_tcc_build_waves+0x7e>
		if (wav_cfg->wave_polarity[n]) {
    5234:	693a      	ldr	r2, [r7, #16]
    5236:	69fb      	ldr	r3, [r7, #28]
    5238:	18d3      	adds	r3, r2, r3
    523a:	3304      	adds	r3, #4
    523c:	781b      	ldrb	r3, [r3, #0]
    523e:	2b00      	cmp	r3, #0
    5240:	d010      	beq.n	5264 <_tcc_build_waves+0x78>
			if (n >= cc_num) {
    5242:	2317      	movs	r3, #23
    5244:	18fb      	adds	r3, r7, r3
    5246:	781a      	ldrb	r2, [r3, #0]
    5248:	69fb      	ldr	r3, [r7, #28]
    524a:	429a      	cmp	r2, r3
    524c:	dc01      	bgt.n	5252 <_tcc_build_waves+0x66>
				return STATUS_ERR_INVALID_ARG;
    524e:	2317      	movs	r3, #23
    5250:	e012      	b.n	5278 <_tcc_build_waves+0x8c>
			}
			wave |= (TCC_WAVE_POL0 << n);
    5252:	2380      	movs	r3, #128	; 0x80
    5254:	025a      	lsls	r2, r3, #9
    5256:	69fb      	ldr	r3, [r7, #28]
    5258:	409a      	lsls	r2, r3
    525a:	0013      	movs	r3, r2
    525c:	001a      	movs	r2, r3
    525e:	69bb      	ldr	r3, [r7, #24]
    5260:	4313      	orrs	r3, r2
    5262:	61bb      	str	r3, [r7, #24]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    5264:	69fb      	ldr	r3, [r7, #28]
    5266:	3301      	adds	r3, #1
    5268:	61fb      	str	r3, [r7, #28]
    526a:	69fb      	ldr	r3, [r7, #28]
    526c:	2b03      	cmp	r3, #3
    526e:	dde1      	ble.n	5234 <_tcc_build_waves+0x48>
		}
	}

	value_buffer[0] = wave;
    5270:	687b      	ldr	r3, [r7, #4]
    5272:	69ba      	ldr	r2, [r7, #24]
    5274:	601a      	str	r2, [r3, #0]

	return STATUS_OK;
    5276:	2300      	movs	r3, #0
}
    5278:	0018      	movs	r0, r3
    527a:	46bd      	mov	sp, r7
    527c:	b008      	add	sp, #32
    527e:	bd80      	pop	{r7, pc}
    5280:	0001735c 	.word	0x0001735c

00005284 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    5284:	b590      	push	{r4, r7, lr}
    5286:	b091      	sub	sp, #68	; 0x44
    5288:	af00      	add	r7, sp, #0
    528a:	60f8      	str	r0, [r7, #12]
    528c:	60b9      	str	r1, [r7, #8]
    528e:	607a      	str	r2, [r7, #4]
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    5290:	233b      	movs	r3, #59	; 0x3b
    5292:	18fc      	adds	r4, r7, r3
    5294:	68bb      	ldr	r3, [r7, #8]
    5296:	0018      	movs	r0, r3
    5298:	4bc4      	ldr	r3, [pc, #784]	; (55ac <tcc_init+0x328>)
    529a:	4798      	blx	r3
    529c:	0003      	movs	r3, r0
    529e:	7023      	strb	r3, [r4, #0]

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    52a0:	233b      	movs	r3, #59	; 0x3b
    52a2:	18fb      	adds	r3, r7, r3
    52a4:	781a      	ldrb	r2, [r3, #0]
    52a6:	4bc2      	ldr	r3, [pc, #776]	; (55b0 <tcc_init+0x32c>)
    52a8:	0092      	lsls	r2, r2, #2
    52aa:	58d3      	ldr	r3, [r2, r3]
    52ac:	0019      	movs	r1, r3
    52ae:	2002      	movs	r0, #2
    52b0:	4bc0      	ldr	r3, [pc, #768]	; (55b4 <tcc_init+0x330>)
    52b2:	4798      	blx	r3
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    52b4:	68bb      	ldr	r3, [r7, #8]
    52b6:	681b      	ldr	r3, [r3, #0]
    52b8:	2202      	movs	r2, #2
    52ba:	4013      	ands	r3, r2
    52bc:	d001      	beq.n	52c2 <tcc_init+0x3e>
		return STATUS_ERR_DENIED;
    52be:	231c      	movs	r3, #28
    52c0:	e1be      	b.n	5640 <tcc_init+0x3bc>
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    52c2:	68bb      	ldr	r3, [r7, #8]
    52c4:	681b      	ldr	r3, [r3, #0]
    52c6:	2201      	movs	r2, #1
    52c8:	4013      	ands	r3, r2
    52ca:	d001      	beq.n	52d0 <tcc_init+0x4c>
		return STATUS_ERR_DENIED;
    52cc:	231c      	movs	r3, #28
    52ce:	e1b7      	b.n	5640 <tcc_init+0x3bc>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    52d0:	233b      	movs	r3, #59	; 0x3b
    52d2:	18fb      	adds	r3, r7, r3
    52d4:	781a      	ldrb	r2, [r3, #0]
    52d6:	4bb8      	ldr	r3, [pc, #736]	; (55b8 <tcc_init+0x334>)
    52d8:	0092      	lsls	r2, r2, #2
    52da:	58d3      	ldr	r3, [r2, r3]
    52dc:	637b      	str	r3, [r7, #52]	; 0x34

	/* Check all counter values */
	if ((config->counter.count > count_max)
    52de:	687b      	ldr	r3, [r7, #4]
    52e0:	681a      	ldr	r2, [r3, #0]
    52e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52e4:	429a      	cmp	r2, r3
    52e6:	d804      	bhi.n	52f2 <tcc_init+0x6e>
		|| (config->counter.period > count_max)
    52e8:	687b      	ldr	r3, [r7, #4]
    52ea:	685a      	ldr	r2, [r3, #4]
    52ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52ee:	429a      	cmp	r2, r3
    52f0:	d901      	bls.n	52f6 <tcc_init+0x72>
		) {
		return STATUS_ERR_INVALID_ARG;
    52f2:	2317      	movs	r3, #23
    52f4:	e1a4      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    52f6:	2300      	movs	r3, #0
    52f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    52fa:	e00e      	b.n	531a <tcc_init+0x96>
		if ((config->compare.match[i] > count_max)
    52fc:	687a      	ldr	r2, [r7, #4]
    52fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5300:	3306      	adds	r3, #6
    5302:	009b      	lsls	r3, r3, #2
    5304:	18d3      	adds	r3, r2, r3
    5306:	3304      	adds	r3, #4
    5308:	681a      	ldr	r2, [r3, #0]
    530a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    530c:	429a      	cmp	r2, r3
    530e:	d901      	bls.n	5314 <tcc_init+0x90>
			) {
			return STATUS_ERR_INVALID_ARG;
    5310:	2317      	movs	r3, #23
    5312:	e195      	b.n	5640 <tcc_init+0x3bc>
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    5314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5316:	3301      	adds	r3, #1
    5318:	63fb      	str	r3, [r7, #60]	; 0x3c
    531a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    531c:	2b03      	cmp	r3, #3
    531e:	dded      	ble.n	52fc <tcc_init+0x78>
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5320:	2300      	movs	r3, #0
    5322:	63fb      	str	r3, [r7, #60]	; 0x3c
    5324:	e019      	b.n	535a <tcc_init+0xd6>
		if (!config->pins.enable_wave_out_pin[i]) {
    5326:	687a      	ldr	r2, [r7, #4]
    5328:	2198      	movs	r1, #152	; 0x98
    532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    532c:	18d3      	adds	r3, r2, r3
    532e:	185b      	adds	r3, r3, r1
    5330:	781b      	ldrb	r3, [r3, #0]
    5332:	2201      	movs	r2, #1
    5334:	4053      	eors	r3, r2
    5336:	b2db      	uxtb	r3, r3
    5338:	2b00      	cmp	r3, #0
    533a:	d10a      	bne.n	5352 <tcc_init+0xce>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    533c:	233b      	movs	r3, #59	; 0x3b
    533e:	18fb      	adds	r3, r7, r3
    5340:	781b      	ldrb	r3, [r3, #0]
    5342:	4a9e      	ldr	r2, [pc, #632]	; (55bc <tcc_init+0x338>)
    5344:	5cd3      	ldrb	r3, [r2, r3]
    5346:	001a      	movs	r2, r3
    5348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    534a:	429a      	cmp	r2, r3
    534c:	dc02      	bgt.n	5354 <tcc_init+0xd0>
			return STATUS_ERR_INVALID_ARG;
    534e:	2317      	movs	r3, #23
    5350:	e176      	b.n	5640 <tcc_init+0x3bc>
			continue;
    5352:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    5354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5356:	3301      	adds	r3, #1
    5358:	63fb      	str	r3, [r7, #60]	; 0x3c
    535a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    535c:	2b07      	cmp	r3, #7
    535e:	dde2      	ble.n	5326 <tcc_init+0xa2>
		}
	}

	/* CTRLA settings */
	uint32_t ctrla = 0;
    5360:	2300      	movs	r3, #0
    5362:	62fb      	str	r3, [r7, #44]	; 0x2c
	status = _tcc_build_ctrla(module_index, config, &ctrla);
    5364:	2333      	movs	r3, #51	; 0x33
    5366:	18fc      	adds	r4, r7, r3
    5368:	232c      	movs	r3, #44	; 0x2c
    536a:	18fa      	adds	r2, r7, r3
    536c:	6879      	ldr	r1, [r7, #4]
    536e:	233b      	movs	r3, #59	; 0x3b
    5370:	18fb      	adds	r3, r7, r3
    5372:	781b      	ldrb	r3, [r3, #0]
    5374:	0018      	movs	r0, r3
    5376:	4b92      	ldr	r3, [pc, #584]	; (55c0 <tcc_init+0x33c>)
    5378:	4798      	blx	r3
    537a:	0003      	movs	r3, r0
    537c:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    537e:	2333      	movs	r3, #51	; 0x33
    5380:	18fb      	adds	r3, r7, r3
    5382:	781b      	ldrb	r3, [r3, #0]
    5384:	2b00      	cmp	r3, #0
    5386:	d003      	beq.n	5390 <tcc_init+0x10c>
		return status;
    5388:	2333      	movs	r3, #51	; 0x33
    538a:	18fb      	adds	r3, r7, r3
    538c:	781b      	ldrb	r3, [r3, #0]
    538e:	e157      	b.n	5640 <tcc_init+0x3bc>
	}

	/* CTRLB settings */
	uint8_t ctrlb;
	_tcc_build_ctrlb(module_index, config, &ctrlb);
    5390:	232b      	movs	r3, #43	; 0x2b
    5392:	18fa      	adds	r2, r7, r3
    5394:	6879      	ldr	r1, [r7, #4]
    5396:	233b      	movs	r3, #59	; 0x3b
    5398:	18fb      	adds	r3, r7, r3
    539a:	781b      	ldrb	r3, [r3, #0]
    539c:	0018      	movs	r0, r3
    539e:	4b89      	ldr	r3, [pc, #548]	; (55c4 <tcc_init+0x340>)
    53a0:	4798      	blx	r3

	/* FAULTs settings */
	uint32_t faults[TCC_NUM_FAULTS];

	status = _tcc_build_faults(module_index, config, faults);
    53a2:	2333      	movs	r3, #51	; 0x33
    53a4:	18fc      	adds	r4, r7, r3
    53a6:	2320      	movs	r3, #32
    53a8:	18fa      	adds	r2, r7, r3
    53aa:	6879      	ldr	r1, [r7, #4]
    53ac:	233b      	movs	r3, #59	; 0x3b
    53ae:	18fb      	adds	r3, r7, r3
    53b0:	781b      	ldrb	r3, [r3, #0]
    53b2:	0018      	movs	r0, r3
    53b4:	4b84      	ldr	r3, [pc, #528]	; (55c8 <tcc_init+0x344>)
    53b6:	4798      	blx	r3
    53b8:	0003      	movs	r3, r0
    53ba:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53bc:	2333      	movs	r3, #51	; 0x33
    53be:	18fb      	adds	r3, r7, r3
    53c0:	781b      	ldrb	r3, [r3, #0]
    53c2:	2b00      	cmp	r3, #0
    53c4:	d003      	beq.n	53ce <tcc_init+0x14a>
		return status;
    53c6:	2333      	movs	r3, #51	; 0x33
    53c8:	18fb      	adds	r3, r7, r3
    53ca:	781b      	ldrb	r3, [r3, #0]
    53cc:	e138      	b.n	5640 <tcc_init+0x3bc>
	}

	/* DRVCTRL */
	uint32_t drvctrl = 0;
    53ce:	2300      	movs	r3, #0
    53d0:	61fb      	str	r3, [r7, #28]

	status = _tcc_build_drvctrl(module_index, config, &drvctrl);
    53d2:	2333      	movs	r3, #51	; 0x33
    53d4:	18fc      	adds	r4, r7, r3
    53d6:	231c      	movs	r3, #28
    53d8:	18fa      	adds	r2, r7, r3
    53da:	6879      	ldr	r1, [r7, #4]
    53dc:	233b      	movs	r3, #59	; 0x3b
    53de:	18fb      	adds	r3, r7, r3
    53e0:	781b      	ldrb	r3, [r3, #0]
    53e2:	0018      	movs	r0, r3
    53e4:	4b79      	ldr	r3, [pc, #484]	; (55cc <tcc_init+0x348>)
    53e6:	4798      	blx	r3
    53e8:	0003      	movs	r3, r0
    53ea:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    53ec:	2333      	movs	r3, #51	; 0x33
    53ee:	18fb      	adds	r3, r7, r3
    53f0:	781b      	ldrb	r3, [r3, #0]
    53f2:	2b00      	cmp	r3, #0
    53f4:	d003      	beq.n	53fe <tcc_init+0x17a>
		return status;
    53f6:	2333      	movs	r3, #51	; 0x33
    53f8:	18fb      	adds	r3, r7, r3
    53fa:	781b      	ldrb	r3, [r3, #0]
    53fc:	e120      	b.n	5640 <tcc_init+0x3bc>
	}

	/* WAVE */
	uint32_t waves[1];

	status = _tcc_build_waves(module_index, config, waves);
    53fe:	2333      	movs	r3, #51	; 0x33
    5400:	18fc      	adds	r4, r7, r3
    5402:	2318      	movs	r3, #24
    5404:	18fa      	adds	r2, r7, r3
    5406:	6879      	ldr	r1, [r7, #4]
    5408:	233b      	movs	r3, #59	; 0x3b
    540a:	18fb      	adds	r3, r7, r3
    540c:	781b      	ldrb	r3, [r3, #0]
    540e:	0018      	movs	r0, r3
    5410:	4b6f      	ldr	r3, [pc, #444]	; (55d0 <tcc_init+0x34c>)
    5412:	4798      	blx	r3
    5414:	0003      	movs	r3, r0
    5416:	7023      	strb	r3, [r4, #0]
	if (STATUS_OK != status) {
    5418:	2333      	movs	r3, #51	; 0x33
    541a:	18fb      	adds	r3, r7, r3
    541c:	781b      	ldrb	r3, [r3, #0]
    541e:	2b00      	cmp	r3, #0
    5420:	d003      	beq.n	542a <tcc_init+0x1a6>
		return status;
    5422:	2333      	movs	r3, #51	; 0x33
    5424:	18fb      	adds	r3, r7, r3
    5426:	781b      	ldrb	r3, [r3, #0]
    5428:	e10a      	b.n	5640 <tcc_init+0x3bc>
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    542a:	2300      	movs	r3, #0
    542c:	63fb      	str	r3, [r7, #60]	; 0x3c
    542e:	e009      	b.n	5444 <tcc_init+0x1c0>
		module_inst->callback[i] = NULL;
    5430:	68fa      	ldr	r2, [r7, #12]
    5432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5434:	009b      	lsls	r3, r3, #2
    5436:	18d3      	adds	r3, r2, r3
    5438:	3304      	adds	r3, #4
    543a:	2200      	movs	r2, #0
    543c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    543e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5440:	3301      	adds	r3, #1
    5442:	63fb      	str	r3, [r7, #60]	; 0x3c
    5444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5446:	2b0b      	cmp	r3, #11
    5448:	ddf2      	ble.n	5430 <tcc_init+0x1ac>
	}
	module_inst->register_callback_mask = 0;
    544a:	68fb      	ldr	r3, [r7, #12]
    544c:	2200      	movs	r2, #0
    544e:	635a      	str	r2, [r3, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    5450:	68fb      	ldr	r3, [r7, #12]
    5452:	2200      	movs	r2, #0
    5454:	639a      	str	r2, [r3, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    5456:	233b      	movs	r3, #59	; 0x3b
    5458:	18fb      	adds	r3, r7, r3
    545a:	781a      	ldrb	r2, [r3, #0]
    545c:	4b5d      	ldr	r3, [pc, #372]	; (55d4 <tcc_init+0x350>)
    545e:	0092      	lsls	r2, r2, #2
    5460:	68f9      	ldr	r1, [r7, #12]
    5462:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    5464:	68fb      	ldr	r3, [r7, #12]
    5466:	68ba      	ldr	r2, [r7, #8]
    5468:	601a      	str	r2, [r3, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    546a:	687b      	ldr	r3, [r7, #4]
    546c:	22a0      	movs	r2, #160	; 0xa0
    546e:	5c99      	ldrb	r1, [r3, r2]
    5470:	68fb      	ldr	r3, [r7, #12]
    5472:	223c      	movs	r2, #60	; 0x3c
    5474:	5499      	strb	r1, [r3, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5476:	2314      	movs	r3, #20
    5478:	18fb      	adds	r3, r7, r3
    547a:	0018      	movs	r0, r3
    547c:	4b56      	ldr	r3, [pc, #344]	; (55d8 <tcc_init+0x354>)
    547e:	4798      	blx	r3
	gclk_chan_config.source_generator = config->counter.clock_source;
    5480:	687b      	ldr	r3, [r7, #4]
    5482:	7a9a      	ldrb	r2, [r3, #10]
    5484:	2314      	movs	r3, #20
    5486:	18fb      	adds	r3, r7, r3
    5488:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    548a:	233b      	movs	r3, #59	; 0x3b
    548c:	18fb      	adds	r3, r7, r3
    548e:	781b      	ldrb	r3, [r3, #0]
    5490:	4a52      	ldr	r2, [pc, #328]	; (55dc <tcc_init+0x358>)
    5492:	5cd3      	ldrb	r3, [r2, r3]
    5494:	2214      	movs	r2, #20
    5496:	18ba      	adds	r2, r7, r2
    5498:	0011      	movs	r1, r2
    549a:	0018      	movs	r0, r3
    549c:	4b50      	ldr	r3, [pc, #320]	; (55e0 <tcc_init+0x35c>)
    549e:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    54a0:	233b      	movs	r3, #59	; 0x3b
    54a2:	18fb      	adds	r3, r7, r3
    54a4:	781b      	ldrb	r3, [r3, #0]
    54a6:	4a4d      	ldr	r2, [pc, #308]	; (55dc <tcc_init+0x358>)
    54a8:	5cd3      	ldrb	r3, [r2, r3]
    54aa:	0018      	movs	r0, r3
    54ac:	4b4d      	ldr	r3, [pc, #308]	; (55e4 <tcc_init+0x360>)
    54ae:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    54b0:	2300      	movs	r3, #0
    54b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    54b4:	e02d      	b.n	5512 <tcc_init+0x28e>
		if (!config->pins.enable_wave_out_pin[i]) {
    54b6:	687a      	ldr	r2, [r7, #4]
    54b8:	2198      	movs	r1, #152	; 0x98
    54ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    54bc:	18d3      	adds	r3, r2, r3
    54be:	185b      	adds	r3, r3, r1
    54c0:	781b      	ldrb	r3, [r3, #0]
    54c2:	2201      	movs	r2, #1
    54c4:	4053      	eors	r3, r2
    54c6:	b2db      	uxtb	r3, r3
    54c8:	2b00      	cmp	r3, #0
    54ca:	d11e      	bne.n	550a <tcc_init+0x286>
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
    54cc:	2310      	movs	r3, #16
    54ce:	18fb      	adds	r3, r7, r3
    54d0:	0018      	movs	r0, r3
    54d2:	4b45      	ldr	r3, [pc, #276]	; (55e8 <tcc_init+0x364>)
    54d4:	4798      	blx	r3
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    54d6:	687b      	ldr	r3, [r7, #4]
    54d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54da:	321e      	adds	r2, #30
    54dc:	0092      	lsls	r2, r2, #2
    54de:	58d3      	ldr	r3, [r2, r3]
    54e0:	b2da      	uxtb	r2, r3
    54e2:	2310      	movs	r3, #16
    54e4:	18fb      	adds	r3, r7, r3
    54e6:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    54e8:	2310      	movs	r3, #16
    54ea:	18fb      	adds	r3, r7, r3
    54ec:	2201      	movs	r2, #1
    54ee:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pins.wave_out_pin[i], &pin_config);
    54f0:	687b      	ldr	r3, [r7, #4]
    54f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    54f4:	3216      	adds	r2, #22
    54f6:	0092      	lsls	r2, r2, #2
    54f8:	58d3      	ldr	r3, [r2, r3]
		system_pinmux_pin_set_config(
    54fa:	b2db      	uxtb	r3, r3
    54fc:	2210      	movs	r2, #16
    54fe:	18ba      	adds	r2, r7, r2
    5500:	0011      	movs	r1, r2
    5502:	0018      	movs	r0, r3
    5504:	4b39      	ldr	r3, [pc, #228]	; (55ec <tcc_init+0x368>)
    5506:	4798      	blx	r3
    5508:	e000      	b.n	550c <tcc_init+0x288>
			continue;
    550a:	46c0      	nop			; (mov r8, r8)
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    550c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    550e:	3301      	adds	r3, #1
    5510:	63fb      	str	r3, [r7, #60]	; 0x3c
    5512:	233b      	movs	r3, #59	; 0x3b
    5514:	18fb      	adds	r3, r7, r3
    5516:	781b      	ldrb	r3, [r3, #0]
    5518:	4a28      	ldr	r2, [pc, #160]	; (55bc <tcc_init+0x338>)
    551a:	5cd3      	ldrb	r3, [r2, r3]
    551c:	001a      	movs	r2, r3
    551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5520:	429a      	cmp	r2, r3
    5522:	dcc8      	bgt.n	54b6 <tcc_init+0x232>
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    5524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    5526:	68bb      	ldr	r3, [r7, #8]
    5528:	601a      	str	r2, [r3, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    552a:	46c0      	nop			; (mov r8, r8)
    552c:	68bb      	ldr	r3, [r7, #8]
    552e:	689b      	ldr	r3, [r3, #8]
    5530:	2204      	movs	r2, #4
    5532:	4013      	ands	r3, r2
    5534:	d1fa      	bne.n	552c <tcc_init+0x2a8>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    5536:	68bb      	ldr	r3, [r7, #8]
    5538:	22ff      	movs	r2, #255	; 0xff
    553a:	711a      	strb	r2, [r3, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    553c:	46c0      	nop			; (mov r8, r8)
    553e:	68bb      	ldr	r3, [r7, #8]
    5540:	689b      	ldr	r3, [r3, #8]
    5542:	2204      	movs	r2, #4
    5544:	4013      	ands	r3, r2
    5546:	d1fa      	bne.n	553e <tcc_init+0x2ba>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    5548:	232b      	movs	r3, #43	; 0x2b
    554a:	18fb      	adds	r3, r7, r3
    554c:	781a      	ldrb	r2, [r3, #0]
    554e:	68bb      	ldr	r3, [r7, #8]
    5550:	715a      	strb	r2, [r3, #5]

	hw->FCTRLA.reg = faults[0];
    5552:	2320      	movs	r3, #32
    5554:	18fb      	adds	r3, r7, r3
    5556:	681a      	ldr	r2, [r3, #0]
    5558:	68bb      	ldr	r3, [r7, #8]
    555a:	60da      	str	r2, [r3, #12]
	hw->FCTRLB.reg = faults[1];
    555c:	2320      	movs	r3, #32
    555e:	18fb      	adds	r3, r7, r3
    5560:	685a      	ldr	r2, [r3, #4]
    5562:	68bb      	ldr	r3, [r7, #8]
    5564:	611a      	str	r2, [r3, #16]

	hw->DRVCTRL.reg = drvctrl;
    5566:	69fa      	ldr	r2, [r7, #28]
    5568:	68bb      	ldr	r3, [r7, #8]
    556a:	619a      	str	r2, [r3, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    556c:	46c0      	nop			; (mov r8, r8)
    556e:	68bb      	ldr	r3, [r7, #8]
    5570:	689b      	ldr	r3, [r3, #8]
    5572:	4a1f      	ldr	r2, [pc, #124]	; (55f0 <tcc_init+0x36c>)
    5574:	4013      	ands	r3, r2
    5576:	d1fa      	bne.n	556e <tcc_init+0x2ea>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    5578:	69ba      	ldr	r2, [r7, #24]
    557a:	68bb      	ldr	r3, [r7, #8]
    557c:	63da      	str	r2, [r3, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    557e:	46c0      	nop			; (mov r8, r8)
    5580:	68bb      	ldr	r3, [r7, #8]
    5582:	689b      	ldr	r3, [r3, #8]
    5584:	2210      	movs	r2, #16
    5586:	4013      	ands	r3, r2
    5588:	d1fa      	bne.n	5580 <tcc_init+0x2fc>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    558a:	687b      	ldr	r3, [r7, #4]
    558c:	681a      	ldr	r2, [r3, #0]
    558e:	68bb      	ldr	r3, [r7, #8]
    5590:	635a      	str	r2, [r3, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    5592:	46c0      	nop			; (mov r8, r8)
    5594:	68bb      	ldr	r3, [r7, #8]
    5596:	689b      	ldr	r3, [r3, #8]
    5598:	4a16      	ldr	r2, [pc, #88]	; (55f4 <tcc_init+0x370>)
    559a:	4013      	ands	r3, r2
    559c:	d1fa      	bne.n	5594 <tcc_init+0x310>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    559e:	687b      	ldr	r3, [r7, #4]
    55a0:	685a      	ldr	r2, [r3, #4]
    55a2:	68bb      	ldr	r3, [r7, #8]
    55a4:	641a      	str	r2, [r3, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    55a6:	2300      	movs	r3, #0
    55a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    55aa:	e03f      	b.n	562c <tcc_init+0x3a8>
    55ac:	00004bed 	.word	0x00004bed
    55b0:	00017344 	.word	0x00017344
    55b4:	00004b69 	.word	0x00004b69
    55b8:	00017350 	.word	0x00017350
    55bc:	00017360 	.word	0x00017360
    55c0:	00004ef9 	.word	0x00004ef9
    55c4:	00004f9d 	.word	0x00004f9d
    55c8:	00004ff9 	.word	0x00004ff9
    55cc:	00005115 	.word	0x00005115
    55d0:	000051ed 	.word	0x000051ed
    55d4:	20000450 	.word	0x20000450
    55d8:	00004b51 	.word	0x00004b51
    55dc:	00017340 	.word	0x00017340
    55e0:	00007c25 	.word	0x00007c25
    55e4:	00007c69 	.word	0x00007c69
    55e8:	00004bc5 	.word	0x00004bc5
    55ec:	00007f11 	.word	0x00007f11
    55f0:	00020040 	.word	0x00020040
    55f4:	00040080 	.word	0x00040080
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
		while (hw->SYNCBUSY.reg & (
    55f8:	46c0      	nop			; (mov r8, r8)
    55fa:	68bb      	ldr	r3, [r7, #8]
    55fc:	689b      	ldr	r3, [r3, #8]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    55fe:	4912      	ldr	r1, [pc, #72]	; (5648 <tcc_init+0x3c4>)
    5600:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    5602:	4091      	lsls	r1, r2
    5604:	000a      	movs	r2, r1
		while (hw->SYNCBUSY.reg & (
    5606:	4013      	ands	r3, r2
    5608:	d1f7      	bne.n	55fa <tcc_init+0x376>
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    560a:	687a      	ldr	r2, [r7, #4]
    560c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    560e:	3306      	adds	r3, #6
    5610:	009b      	lsls	r3, r3, #2
    5612:	18d3      	adds	r3, r2, r3
    5614:	3304      	adds	r3, #4
    5616:	681a      	ldr	r2, [r3, #0]
    5618:	68b9      	ldr	r1, [r7, #8]
    561a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    561c:	3310      	adds	r3, #16
    561e:	009b      	lsls	r3, r3, #2
    5620:	18cb      	adds	r3, r1, r3
    5622:	3304      	adds	r3, #4
    5624:	601a      	str	r2, [r3, #0]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    5626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5628:	3301      	adds	r3, #1
    562a:	63fb      	str	r3, [r7, #60]	; 0x3c
    562c:	233b      	movs	r3, #59	; 0x3b
    562e:	18fb      	adds	r3, r7, r3
    5630:	781b      	ldrb	r3, [r3, #0]
    5632:	4a06      	ldr	r2, [pc, #24]	; (564c <tcc_init+0x3c8>)
    5634:	5cd3      	ldrb	r3, [r2, r3]
    5636:	001a      	movs	r2, r3
    5638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    563a:	429a      	cmp	r2, r3
    563c:	dcdc      	bgt.n	55f8 <tcc_init+0x374>
	}

	return STATUS_OK;
    563e:	2300      	movs	r3, #0
}
    5640:	0018      	movs	r0, r3
    5642:	46bd      	mov	sp, r7
    5644:	b011      	add	sp, #68	; 0x44
    5646:	bd90      	pop	{r4, r7, pc}
    5648:	00080100 	.word	0x00080100
    564c:	0001735c 	.word	0x0001735c

00005650 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    5650:	b590      	push	{r4, r7, lr}
    5652:	b089      	sub	sp, #36	; 0x24
    5654:	af00      	add	r7, sp, #0
    5656:	60f8      	str	r0, [r7, #12]
    5658:	0008      	movs	r0, r1
    565a:	607a      	str	r2, [r7, #4]
    565c:	0019      	movs	r1, r3
    565e:	230b      	movs	r3, #11
    5660:	18fb      	adds	r3, r7, r3
    5662:	1c02      	adds	r2, r0, #0
    5664:	701a      	strb	r2, [r3, #0]
    5666:	230a      	movs	r3, #10
    5668:	18fb      	adds	r3, r7, r3
    566a:	1c0a      	adds	r2, r1, #0
    566c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    566e:	68fb      	ldr	r3, [r7, #12]
    5670:	681b      	ldr	r3, [r3, #0]
    5672:	61fb      	str	r3, [r7, #28]
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);
    5674:	231b      	movs	r3, #27
    5676:	18fc      	adds	r4, r7, r3
    5678:	69fb      	ldr	r3, [r7, #28]
    567a:	0018      	movs	r0, r3
    567c:	4b28      	ldr	r3, [pc, #160]	; (5720 <_tcc_set_compare_value+0xd0>)
    567e:	4798      	blx	r3
    5680:	0003      	movs	r3, r0
    5682:	7023      	strb	r3, [r4, #0]

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
    5684:	231b      	movs	r3, #27
    5686:	18fb      	adds	r3, r7, r3
    5688:	781b      	ldrb	r3, [r3, #0]
    568a:	4a26      	ldr	r2, [pc, #152]	; (5724 <_tcc_set_compare_value+0xd4>)
    568c:	5cd3      	ldrb	r3, [r2, r3]
    568e:	220b      	movs	r2, #11
    5690:	18ba      	adds	r2, r7, r2
    5692:	7812      	ldrb	r2, [r2, #0]
    5694:	429a      	cmp	r2, r3
    5696:	d301      	bcc.n	569c <_tcc_set_compare_value+0x4c>
		return STATUS_ERR_INVALID_ARG;
    5698:	2317      	movs	r3, #23
    569a:	e03d      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	uint32_t max_count = _tcc_maxs[module_index];
    569c:	231b      	movs	r3, #27
    569e:	18fb      	adds	r3, r7, r3
    56a0:	781a      	ldrb	r2, [r3, #0]
    56a2:	4b21      	ldr	r3, [pc, #132]	; (5728 <_tcc_set_compare_value+0xd8>)
    56a4:	0092      	lsls	r2, r2, #2
    56a6:	58d3      	ldr	r3, [r2, r3]
    56a8:	617b      	str	r3, [r7, #20]

	/* Check compare value */
	if (compare > max_count) {
    56aa:	687a      	ldr	r2, [r7, #4]
    56ac:	697b      	ldr	r3, [r7, #20]
    56ae:	429a      	cmp	r2, r3
    56b0:	d901      	bls.n	56b6 <_tcc_set_compare_value+0x66>
		return STATUS_ERR_INVALID_ARG;
    56b2:	2317      	movs	r3, #23
    56b4:	e030      	b.n	5718 <_tcc_set_compare_value+0xc8>
	}

	if (double_buffering_enabled) {
    56b6:	230a      	movs	r3, #10
    56b8:	18fb      	adds	r3, r7, r3
    56ba:	781b      	ldrb	r3, [r3, #0]
    56bc:	2b00      	cmp	r3, #0
    56be:	d014      	beq.n	56ea <_tcc_set_compare_value+0x9a>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->SYNCBUSY.reg  &
    56c0:	46c0      	nop			; (mov r8, r8)
    56c2:	69fb      	ldr	r3, [r7, #28]
    56c4:	689b      	ldr	r3, [r3, #8]
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    56c6:	220b      	movs	r2, #11
    56c8:	18ba      	adds	r2, r7, r2
    56ca:	7812      	ldrb	r2, [r2, #0]
    56cc:	2180      	movs	r1, #128	; 0x80
    56ce:	0309      	lsls	r1, r1, #12
    56d0:	4091      	lsls	r1, r2
    56d2:	000a      	movs	r2, r1
		while(tcc_module->SYNCBUSY.reg  &
    56d4:	4013      	ands	r3, r2
    56d6:	d1f4      	bne.n	56c2 <_tcc_set_compare_value+0x72>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    56d8:	230b      	movs	r3, #11
    56da:	18fb      	adds	r3, r7, r3
    56dc:	781a      	ldrb	r2, [r3, #0]
    56de:	69fb      	ldr	r3, [r7, #28]
    56e0:	321c      	adds	r2, #28
    56e2:	0092      	lsls	r2, r2, #2
    56e4:	6879      	ldr	r1, [r7, #4]
    56e6:	50d1      	str	r1, [r2, r3]
    56e8:	e015      	b.n	5716 <_tcc_set_compare_value+0xc6>
#endif
	} else {
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    56ea:	46c0      	nop			; (mov r8, r8)
    56ec:	69fb      	ldr	r3, [r7, #28]
    56ee:	689b      	ldr	r3, [r3, #8]
    56f0:	220b      	movs	r2, #11
    56f2:	18ba      	adds	r2, r7, r2
    56f4:	7812      	ldrb	r2, [r2, #0]
    56f6:	2180      	movs	r1, #128	; 0x80
    56f8:	0049      	lsls	r1, r1, #1
    56fa:	4091      	lsls	r1, r2
    56fc:	000a      	movs	r2, r1
    56fe:	4013      	ands	r3, r2
    5700:	d1f4      	bne.n	56ec <_tcc_set_compare_value+0x9c>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
    5702:	230b      	movs	r3, #11
    5704:	18fb      	adds	r3, r7, r3
    5706:	781b      	ldrb	r3, [r3, #0]
    5708:	69fa      	ldr	r2, [r7, #28]
    570a:	3310      	adds	r3, #16
    570c:	009b      	lsls	r3, r3, #2
    570e:	18d3      	adds	r3, r2, r3
    5710:	3304      	adds	r3, #4
    5712:	687a      	ldr	r2, [r7, #4]
    5714:	601a      	str	r2, [r3, #0]
	}
	return STATUS_OK;
    5716:	2300      	movs	r3, #0
}
    5718:	0018      	movs	r0, r3
    571a:	46bd      	mov	sp, r7
    571c:	b009      	add	sp, #36	; 0x24
    571e:	bd90      	pop	{r4, r7, pc}
    5720:	00004bed 	.word	0x00004bed
    5724:	0001735c 	.word	0x0001735c
    5728:	00017350 	.word	0x00017350

0000572c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    572c:	b590      	push	{r4, r7, lr}
    572e:	b085      	sub	sp, #20
    5730:	af00      	add	r7, sp, #0
    5732:	60f8      	str	r0, [r7, #12]
    5734:	607a      	str	r2, [r7, #4]
    5736:	230b      	movs	r3, #11
    5738:	18fb      	adds	r3, r7, r3
    573a:	1c0a      	adds	r2, r1, #0
    573c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    573e:	68fb      	ldr	r3, [r7, #12]
    5740:	223c      	movs	r2, #60	; 0x3c
    5742:	5c9c      	ldrb	r4, [r3, r2]
    5744:	687a      	ldr	r2, [r7, #4]
    5746:	230b      	movs	r3, #11
    5748:	18fb      	adds	r3, r7, r3
    574a:	7819      	ldrb	r1, [r3, #0]
    574c:	68f8      	ldr	r0, [r7, #12]
    574e:	0023      	movs	r3, r4
    5750:	4c03      	ldr	r4, [pc, #12]	; (5760 <tcc_set_compare_value+0x34>)
    5752:	47a0      	blx	r4
    5754:	0003      	movs	r3, r0
			module_inst->double_buffering_enabled);
}
    5756:	0018      	movs	r0, r3
    5758:	46bd      	mov	sp, r7
    575a:	b005      	add	sp, #20
    575c:	bd90      	pop	{r4, r7, pc}
    575e:	46c0      	nop			; (mov r8, r8)
    5760:	00005651 	.word	0x00005651

00005764 <system_gclk_chan_get_config_defaults>:
{
    5764:	b580      	push	{r7, lr}
    5766:	b082      	sub	sp, #8
    5768:	af00      	add	r7, sp, #0
    576a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    576c:	687b      	ldr	r3, [r7, #4]
    576e:	2200      	movs	r2, #0
    5770:	701a      	strb	r2, [r3, #0]
}
    5772:	46c0      	nop			; (mov r8, r8)
    5774:	46bd      	mov	sp, r7
    5776:	b002      	add	sp, #8
    5778:	bd80      	pop	{r7, pc}
	...

0000577c <system_apb_clock_set_mask>:
{
    577c:	b580      	push	{r7, lr}
    577e:	b082      	sub	sp, #8
    5780:	af00      	add	r7, sp, #0
    5782:	0002      	movs	r2, r0
    5784:	6039      	str	r1, [r7, #0]
    5786:	1dfb      	adds	r3, r7, #7
    5788:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    578a:	1dfb      	adds	r3, r7, #7
    578c:	781b      	ldrb	r3, [r3, #0]
    578e:	2b01      	cmp	r3, #1
    5790:	d00a      	beq.n	57a8 <system_apb_clock_set_mask+0x2c>
    5792:	2b02      	cmp	r3, #2
    5794:	d00f      	beq.n	57b6 <system_apb_clock_set_mask+0x3a>
    5796:	2b00      	cmp	r3, #0
    5798:	d114      	bne.n	57c4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    579a:	4b0e      	ldr	r3, [pc, #56]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579c:	4a0d      	ldr	r2, [pc, #52]	; (57d4 <system_apb_clock_set_mask+0x58>)
    579e:	6991      	ldr	r1, [r2, #24]
    57a0:	683a      	ldr	r2, [r7, #0]
    57a2:	430a      	orrs	r2, r1
    57a4:	619a      	str	r2, [r3, #24]
			break;
    57a6:	e00f      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    57a8:	4b0a      	ldr	r3, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57aa:	4a0a      	ldr	r2, [pc, #40]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ac:	69d1      	ldr	r1, [r2, #28]
    57ae:	683a      	ldr	r2, [r7, #0]
    57b0:	430a      	orrs	r2, r1
    57b2:	61da      	str	r2, [r3, #28]
			break;
    57b4:	e008      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    57b6:	4b07      	ldr	r3, [pc, #28]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57b8:	4a06      	ldr	r2, [pc, #24]	; (57d4 <system_apb_clock_set_mask+0x58>)
    57ba:	6a11      	ldr	r1, [r2, #32]
    57bc:	683a      	ldr	r2, [r7, #0]
    57be:	430a      	orrs	r2, r1
    57c0:	621a      	str	r2, [r3, #32]
			break;
    57c2:	e001      	b.n	57c8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    57c4:	2317      	movs	r3, #23
    57c6:	e000      	b.n	57ca <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    57c8:	2300      	movs	r3, #0
}
    57ca:	0018      	movs	r0, r3
    57cc:	46bd      	mov	sp, r7
    57ce:	b002      	add	sp, #8
    57d0:	bd80      	pop	{r7, pc}
    57d2:	46c0      	nop			; (mov r8, r8)
    57d4:	40000400 	.word	0x40000400

000057d8 <system_pinmux_get_config_defaults>:
{
    57d8:	b580      	push	{r7, lr}
    57da:	b082      	sub	sp, #8
    57dc:	af00      	add	r7, sp, #0
    57de:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    57e0:	687b      	ldr	r3, [r7, #4]
    57e2:	2280      	movs	r2, #128	; 0x80
    57e4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    57e6:	687b      	ldr	r3, [r7, #4]
    57e8:	2200      	movs	r2, #0
    57ea:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    57ec:	687b      	ldr	r3, [r7, #4]
    57ee:	2201      	movs	r2, #1
    57f0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    57f2:	687b      	ldr	r3, [r7, #4]
    57f4:	2200      	movs	r2, #0
    57f6:	70da      	strb	r2, [r3, #3]
}
    57f8:	46c0      	nop			; (mov r8, r8)
    57fa:	46bd      	mov	sp, r7
    57fc:	b002      	add	sp, #8
    57fe:	bd80      	pop	{r7, pc}

00005800 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    5800:	b580      	push	{r7, lr}
    5802:	b084      	sub	sp, #16
    5804:	af00      	add	r7, sp, #0
    5806:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5808:	687b      	ldr	r3, [r7, #4]
    580a:	681b      	ldr	r3, [r3, #0]
    580c:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    580e:	68fb      	ldr	r3, [r7, #12]
    5810:	7bdb      	ldrb	r3, [r3, #15]
    5812:	b2db      	uxtb	r3, r3
    5814:	001a      	movs	r2, r3
    5816:	2380      	movs	r3, #128	; 0x80
    5818:	4013      	ands	r3, r2
    581a:	1e5a      	subs	r2, r3, #1
    581c:	4193      	sbcs	r3, r2
    581e:	b2db      	uxtb	r3, r3
#endif
}
    5820:	0018      	movs	r0, r3
    5822:	46bd      	mov	sp, r7
    5824:	b004      	add	sp, #16
    5826:	bd80      	pop	{r7, pc}

00005828 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    5828:	b590      	push	{r4, r7, lr}
    582a:	b087      	sub	sp, #28
    582c:	af00      	add	r7, sp, #0
    582e:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    5830:	2308      	movs	r3, #8
    5832:	18fb      	adds	r3, r7, r3
    5834:	4a0d      	ldr	r2, [pc, #52]	; (586c <_tc_get_inst_index+0x44>)
    5836:	ca13      	ldmia	r2!, {r0, r1, r4}
    5838:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    583a:	2300      	movs	r3, #0
    583c:	617b      	str	r3, [r7, #20]
    583e:	e00d      	b.n	585c <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
    5840:	2308      	movs	r3, #8
    5842:	18fb      	adds	r3, r7, r3
    5844:	697a      	ldr	r2, [r7, #20]
    5846:	0092      	lsls	r2, r2, #2
    5848:	58d2      	ldr	r2, [r2, r3]
    584a:	687b      	ldr	r3, [r7, #4]
    584c:	429a      	cmp	r2, r3
    584e:	d102      	bne.n	5856 <_tc_get_inst_index+0x2e>
			return i;
    5850:	697b      	ldr	r3, [r7, #20]
    5852:	b2db      	uxtb	r3, r3
    5854:	e006      	b.n	5864 <_tc_get_inst_index+0x3c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    5856:	697b      	ldr	r3, [r7, #20]
    5858:	3301      	adds	r3, #1
    585a:	617b      	str	r3, [r7, #20]
    585c:	697b      	ldr	r3, [r7, #20]
    585e:	2b02      	cmp	r3, #2
    5860:	d9ee      	bls.n	5840 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    5862:	2300      	movs	r3, #0
}
    5864:	0018      	movs	r0, r3
    5866:	46bd      	mov	sp, r7
    5868:	b007      	add	sp, #28
    586a:	bd90      	pop	{r4, r7, pc}
    586c:	00017364 	.word	0x00017364

00005870 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    5870:	b590      	push	{r4, r7, lr}
    5872:	b08d      	sub	sp, #52	; 0x34
    5874:	af00      	add	r7, sp, #0
    5876:	60f8      	str	r0, [r7, #12]
    5878:	60b9      	str	r1, [r7, #8]
    587a:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
    587c:	232e      	movs	r3, #46	; 0x2e
    587e:	18fb      	adds	r3, r7, r3
    5880:	2200      	movs	r2, #0
    5882:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    5884:	232d      	movs	r3, #45	; 0x2d
    5886:	18fb      	adds	r3, r7, r3
    5888:	2200      	movs	r2, #0
    588a:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
    588c:	232c      	movs	r3, #44	; 0x2c
    588e:	18fb      	adds	r3, r7, r3
    5890:	2200      	movs	r2, #0
    5892:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    5894:	2329      	movs	r3, #41	; 0x29
    5896:	18fc      	adds	r4, r7, r3
    5898:	68bb      	ldr	r3, [r7, #8]
    589a:	0018      	movs	r0, r3
    589c:	4bbd      	ldr	r3, [pc, #756]	; (5b94 <tc_init+0x324>)
    589e:	4798      	blx	r3
    58a0:	0003      	movs	r3, r0
    58a2:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    58a4:	2324      	movs	r3, #36	; 0x24
    58a6:	18fb      	adds	r3, r7, r3
    58a8:	4abb      	ldr	r2, [pc, #748]	; (5b98 <tc_init+0x328>)
    58aa:	8811      	ldrh	r1, [r2, #0]
    58ac:	8019      	strh	r1, [r3, #0]
    58ae:	7892      	ldrb	r2, [r2, #2]
    58b0:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    58b2:	231c      	movs	r3, #28
    58b4:	18fb      	adds	r3, r7, r3
    58b6:	4ab9      	ldr	r2, [pc, #740]	; (5b9c <tc_init+0x32c>)
    58b8:	6811      	ldr	r1, [r2, #0]
    58ba:	6019      	str	r1, [r3, #0]
    58bc:	8892      	ldrh	r2, [r2, #4]
    58be:	809a      	strh	r2, [r3, #4]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58c0:	232b      	movs	r3, #43	; 0x2b
    58c2:	18fb      	adds	r3, r7, r3
    58c4:	2200      	movs	r2, #0
    58c6:	701a      	strb	r2, [r3, #0]
    58c8:	e00e      	b.n	58e8 <tc_init+0x78>
		module_inst->callback[i]        = NULL;
    58ca:	232b      	movs	r3, #43	; 0x2b
    58cc:	18fb      	adds	r3, r7, r3
    58ce:	781a      	ldrb	r2, [r3, #0]
    58d0:	68fb      	ldr	r3, [r7, #12]
    58d2:	3202      	adds	r2, #2
    58d4:	0092      	lsls	r2, r2, #2
    58d6:	2100      	movs	r1, #0
    58d8:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    58da:	232b      	movs	r3, #43	; 0x2b
    58dc:	18fb      	adds	r3, r7, r3
    58de:	781a      	ldrb	r2, [r3, #0]
    58e0:	232b      	movs	r3, #43	; 0x2b
    58e2:	18fb      	adds	r3, r7, r3
    58e4:	3201      	adds	r2, #1
    58e6:	701a      	strb	r2, [r3, #0]
    58e8:	232b      	movs	r3, #43	; 0x2b
    58ea:	18fb      	adds	r3, r7, r3
    58ec:	781b      	ldrb	r3, [r3, #0]
    58ee:	2b03      	cmp	r3, #3
    58f0:	d9eb      	bls.n	58ca <tc_init+0x5a>
	}
	module_inst->register_callback_mask     = 0x00;
    58f2:	68fb      	ldr	r3, [r7, #12]
    58f4:	2200      	movs	r2, #0
    58f6:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
    58f8:	68fb      	ldr	r3, [r7, #12]
    58fa:	2200      	movs	r2, #0
    58fc:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    58fe:	2329      	movs	r3, #41	; 0x29
    5900:	18fb      	adds	r3, r7, r3
    5902:	781a      	ldrb	r2, [r3, #0]
    5904:	4ba6      	ldr	r3, [pc, #664]	; (5ba0 <tc_init+0x330>)
    5906:	0092      	lsls	r2, r2, #2
    5908:	68f9      	ldr	r1, [r7, #12]
    590a:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    590c:	68fb      	ldr	r3, [r7, #12]
    590e:	68ba      	ldr	r2, [r7, #8]
    5910:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5912:	687b      	ldr	r3, [r7, #4]
    5914:	789b      	ldrb	r3, [r3, #2]
    5916:	2b08      	cmp	r3, #8
    5918:	d108      	bne.n	592c <tc_init+0xbc>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
    591a:	2329      	movs	r3, #41	; 0x29
    591c:	18fb      	adds	r3, r7, r3
    591e:	781b      	ldrb	r3, [r3, #0]
    5920:	3303      	adds	r3, #3
    5922:	2201      	movs	r2, #1
    5924:	4013      	ands	r3, r2
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    5926:	d001      	beq.n	592c <tc_init+0xbc>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5928:	2317      	movs	r3, #23
    592a:	e1c2      	b.n	5cb2 <tc_init+0x442>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    592c:	687b      	ldr	r3, [r7, #4]
    592e:	789a      	ldrb	r2, [r3, #2]
    5930:	68fb      	ldr	r3, [r7, #12]
    5932:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    5934:	68bb      	ldr	r3, [r7, #8]
    5936:	881b      	ldrh	r3, [r3, #0]
    5938:	b29b      	uxth	r3, r3
    593a:	001a      	movs	r2, r3
    593c:	2301      	movs	r3, #1
    593e:	4013      	ands	r3, r2
    5940:	d001      	beq.n	5946 <tc_init+0xd6>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    5942:	2305      	movs	r3, #5
    5944:	e1b5      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    5946:	68bb      	ldr	r3, [r7, #8]
    5948:	7bdb      	ldrb	r3, [r3, #15]
    594a:	b2db      	uxtb	r3, r3
    594c:	001a      	movs	r2, r3
    594e:	2310      	movs	r3, #16
    5950:	4013      	ands	r3, r2
    5952:	d001      	beq.n	5958 <tc_init+0xe8>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    5954:	231c      	movs	r3, #28
    5956:	e1ac      	b.n	5cb2 <tc_init+0x442>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    5958:	68bb      	ldr	r3, [r7, #8]
    595a:	881b      	ldrh	r3, [r3, #0]
    595c:	b29b      	uxth	r3, r3
    595e:	001a      	movs	r2, r3
    5960:	2302      	movs	r3, #2
    5962:	4013      	ands	r3, r2
    5964:	d001      	beq.n	596a <tc_init+0xfa>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    5966:	231c      	movs	r3, #28
    5968:	e1a3      	b.n	5cb2 <tc_init+0x442>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    596a:	687b      	ldr	r3, [r7, #4]
    596c:	7c1b      	ldrb	r3, [r3, #16]
    596e:	2b00      	cmp	r3, #0
    5970:	d017      	beq.n	59a2 <tc_init+0x132>
		system_pinmux_get_config_defaults(&pin_config);
    5972:	2318      	movs	r3, #24
    5974:	18fb      	adds	r3, r7, r3
    5976:	0018      	movs	r0, r3
    5978:	4b8a      	ldr	r3, [pc, #552]	; (5ba4 <tc_init+0x334>)
    597a:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    597c:	687b      	ldr	r3, [r7, #4]
    597e:	699b      	ldr	r3, [r3, #24]
    5980:	b2da      	uxtb	r2, r3
    5982:	2318      	movs	r3, #24
    5984:	18fb      	adds	r3, r7, r3
    5986:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5988:	2318      	movs	r3, #24
    598a:	18fb      	adds	r3, r7, r3
    598c:	2201      	movs	r2, #1
    598e:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
    5990:	687b      	ldr	r3, [r7, #4]
    5992:	695b      	ldr	r3, [r3, #20]
		system_pinmux_pin_set_config(
    5994:	b2db      	uxtb	r3, r3
    5996:	2218      	movs	r2, #24
    5998:	18ba      	adds	r2, r7, r2
    599a:	0011      	movs	r1, r2
    599c:	0018      	movs	r0, r3
    599e:	4b82      	ldr	r3, [pc, #520]	; (5ba8 <tc_init+0x338>)
    59a0:	4798      	blx	r3
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    59a2:	687b      	ldr	r3, [r7, #4]
    59a4:	7f1b      	ldrb	r3, [r3, #28]
    59a6:	2b00      	cmp	r3, #0
    59a8:	d017      	beq.n	59da <tc_init+0x16a>
		system_pinmux_get_config_defaults(&pin_config);
    59aa:	2318      	movs	r3, #24
    59ac:	18fb      	adds	r3, r7, r3
    59ae:	0018      	movs	r0, r3
    59b0:	4b7c      	ldr	r3, [pc, #496]	; (5ba4 <tc_init+0x334>)
    59b2:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    59b4:	687b      	ldr	r3, [r7, #4]
    59b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    59b8:	b2da      	uxtb	r2, r3
    59ba:	2318      	movs	r3, #24
    59bc:	18fb      	adds	r3, r7, r3
    59be:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    59c0:	2318      	movs	r3, #24
    59c2:	18fb      	adds	r3, r7, r3
    59c4:	2201      	movs	r2, #1
    59c6:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
    59c8:	687b      	ldr	r3, [r7, #4]
    59ca:	6a1b      	ldr	r3, [r3, #32]
		system_pinmux_pin_set_config(
    59cc:	b2db      	uxtb	r3, r3
    59ce:	2218      	movs	r2, #24
    59d0:	18ba      	adds	r2, r7, r2
    59d2:	0011      	movs	r1, r2
    59d4:	0018      	movs	r0, r3
    59d6:	4b74      	ldr	r3, [pc, #464]	; (5ba8 <tc_init+0x338>)
    59d8:	4798      	blx	r3
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    59da:	2329      	movs	r3, #41	; 0x29
    59dc:	18fb      	adds	r3, r7, r3
    59de:	781a      	ldrb	r2, [r3, #0]
    59e0:	231c      	movs	r3, #28
    59e2:	18fb      	adds	r3, r7, r3
    59e4:	0052      	lsls	r2, r2, #1
    59e6:	5ad3      	ldrh	r3, [r2, r3]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    59e8:	0019      	movs	r1, r3
    59ea:	2002      	movs	r0, #2
    59ec:	4b6f      	ldr	r3, [pc, #444]	; (5bac <tc_init+0x33c>)
    59ee:	4798      	blx	r3

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    59f0:	687b      	ldr	r3, [r7, #4]
    59f2:	789b      	ldrb	r3, [r3, #2]
    59f4:	2b08      	cmp	r3, #8
    59f6:	d10b      	bne.n	5a10 <tc_init+0x1a0>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    59f8:	2329      	movs	r3, #41	; 0x29
    59fa:	18fb      	adds	r3, r7, r3
    59fc:	781b      	ldrb	r3, [r3, #0]
    59fe:	1c5a      	adds	r2, r3, #1
    5a00:	231c      	movs	r3, #28
    5a02:	18fb      	adds	r3, r7, r3
    5a04:	0052      	lsls	r2, r2, #1
    5a06:	5ad3      	ldrh	r3, [r2, r3]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5a08:	0019      	movs	r1, r3
    5a0a:	2002      	movs	r0, #2
    5a0c:	4b67      	ldr	r3, [pc, #412]	; (5bac <tc_init+0x33c>)
    5a0e:	4798      	blx	r3
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    5a10:	2314      	movs	r3, #20
    5a12:	18fb      	adds	r3, r7, r3
    5a14:	0018      	movs	r0, r3
    5a16:	4b66      	ldr	r3, [pc, #408]	; (5bb0 <tc_init+0x340>)
    5a18:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
    5a1a:	687b      	ldr	r3, [r7, #4]
    5a1c:	781a      	ldrb	r2, [r3, #0]
    5a1e:	2314      	movs	r3, #20
    5a20:	18fb      	adds	r3, r7, r3
    5a22:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    5a24:	2329      	movs	r3, #41	; 0x29
    5a26:	18fb      	adds	r3, r7, r3
    5a28:	781b      	ldrb	r3, [r3, #0]
    5a2a:	2224      	movs	r2, #36	; 0x24
    5a2c:	18ba      	adds	r2, r7, r2
    5a2e:	5cd3      	ldrb	r3, [r2, r3]
    5a30:	2214      	movs	r2, #20
    5a32:	18ba      	adds	r2, r7, r2
    5a34:	0011      	movs	r1, r2
    5a36:	0018      	movs	r0, r3
    5a38:	4b5e      	ldr	r3, [pc, #376]	; (5bb4 <tc_init+0x344>)
    5a3a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    5a3c:	2329      	movs	r3, #41	; 0x29
    5a3e:	18fb      	adds	r3, r7, r3
    5a40:	781b      	ldrb	r3, [r3, #0]
    5a42:	2224      	movs	r2, #36	; 0x24
    5a44:	18ba      	adds	r2, r7, r2
    5a46:	5cd3      	ldrb	r3, [r2, r3]
    5a48:	0018      	movs	r0, r3
    5a4a:	4b5b      	ldr	r3, [pc, #364]	; (5bb8 <tc_init+0x348>)
    5a4c:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
    5a4e:	687b      	ldr	r3, [r7, #4]
    5a50:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
    5a52:	687b      	ldr	r3, [r7, #4]
    5a54:	799b      	ldrb	r3, [r3, #6]
    5a56:	4313      	orrs	r3, r2
    5a58:	b2db      	uxtb	r3, r3
    5a5a:	b29a      	uxth	r2, r3
			(uint32_t)config->reload_action |
    5a5c:	687b      	ldr	r3, [r7, #4]
    5a5e:	891b      	ldrh	r3, [r3, #8]
			(uint32_t)config->wave_generation |
    5a60:	4313      	orrs	r3, r2
    5a62:	b299      	uxth	r1, r3
			(uint32_t)config->clock_prescaler;
    5a64:	687b      	ldr	r3, [r7, #4]
    5a66:	889a      	ldrh	r2, [r3, #4]
	ctrla_tmp =
    5a68:	232e      	movs	r3, #46	; 0x2e
    5a6a:	18fb      	adds	r3, r7, r3
    5a6c:	430a      	orrs	r2, r1
    5a6e:	801a      	strh	r2, [r3, #0]

	if (config->run_in_standby) {
    5a70:	687b      	ldr	r3, [r7, #4]
    5a72:	785b      	ldrb	r3, [r3, #1]
    5a74:	2b00      	cmp	r3, #0
    5a76:	d008      	beq.n	5a8a <tc_init+0x21a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    5a78:	232e      	movs	r3, #46	; 0x2e
    5a7a:	18fb      	adds	r3, r7, r3
    5a7c:	222e      	movs	r2, #46	; 0x2e
    5a7e:	18ba      	adds	r2, r7, r2
    5a80:	8812      	ldrh	r2, [r2, #0]
    5a82:	2180      	movs	r1, #128	; 0x80
    5a84:	0109      	lsls	r1, r1, #4
    5a86:	430a      	orrs	r2, r1
    5a88:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5a8a:	46c0      	nop			; (mov r8, r8)
    5a8c:	68fb      	ldr	r3, [r7, #12]
    5a8e:	0018      	movs	r0, r3
    5a90:	4b4a      	ldr	r3, [pc, #296]	; (5bbc <tc_init+0x34c>)
    5a92:	4798      	blx	r3
    5a94:	1e03      	subs	r3, r0, #0
    5a96:	d1f9      	bne.n	5a8c <tc_init+0x21c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    5a98:	68bb      	ldr	r3, [r7, #8]
    5a9a:	222e      	movs	r2, #46	; 0x2e
    5a9c:	18ba      	adds	r2, r7, r2
    5a9e:	8812      	ldrh	r2, [r2, #0]
    5aa0:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    5aa2:	687b      	ldr	r3, [r7, #4]
    5aa4:	7b5b      	ldrb	r3, [r3, #13]
    5aa6:	2b00      	cmp	r3, #0
    5aa8:	d003      	beq.n	5ab2 <tc_init+0x242>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    5aaa:	232d      	movs	r3, #45	; 0x2d
    5aac:	18fb      	adds	r3, r7, r3
    5aae:	2204      	movs	r2, #4
    5ab0:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
    5ab2:	687b      	ldr	r3, [r7, #4]
    5ab4:	7b9b      	ldrb	r3, [r3, #14]
    5ab6:	2b00      	cmp	r3, #0
    5ab8:	d007      	beq.n	5aca <tc_init+0x25a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    5aba:	232d      	movs	r3, #45	; 0x2d
    5abc:	18fb      	adds	r3, r7, r3
    5abe:	222d      	movs	r2, #45	; 0x2d
    5ac0:	18ba      	adds	r2, r7, r2
    5ac2:	7812      	ldrb	r2, [r2, #0]
    5ac4:	2101      	movs	r1, #1
    5ac6:	430a      	orrs	r2, r1
    5ac8:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    5aca:	46c0      	nop			; (mov r8, r8)
    5acc:	68fb      	ldr	r3, [r7, #12]
    5ace:	0018      	movs	r0, r3
    5ad0:	4b3a      	ldr	r3, [pc, #232]	; (5bbc <tc_init+0x34c>)
    5ad2:	4798      	blx	r3
    5ad4:	1e03      	subs	r3, r0, #0
    5ad6:	d1f9      	bne.n	5acc <tc_init+0x25c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    5ad8:	68bb      	ldr	r3, [r7, #8]
    5ada:	22ff      	movs	r2, #255	; 0xff
    5adc:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    5ade:	232d      	movs	r3, #45	; 0x2d
    5ae0:	18fb      	adds	r3, r7, r3
    5ae2:	781b      	ldrb	r3, [r3, #0]
    5ae4:	2b00      	cmp	r3, #0
    5ae6:	d00b      	beq.n	5b00 <tc_init+0x290>
		while (tc_is_syncing(module_inst)) {
    5ae8:	46c0      	nop			; (mov r8, r8)
    5aea:	68fb      	ldr	r3, [r7, #12]
    5aec:	0018      	movs	r0, r3
    5aee:	4b33      	ldr	r3, [pc, #204]	; (5bbc <tc_init+0x34c>)
    5af0:	4798      	blx	r3
    5af2:	1e03      	subs	r3, r0, #0
    5af4:	d1f9      	bne.n	5aea <tc_init+0x27a>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    5af6:	68bb      	ldr	r3, [r7, #8]
    5af8:	222d      	movs	r2, #45	; 0x2d
    5afa:	18ba      	adds	r2, r7, r2
    5afc:	7812      	ldrb	r2, [r2, #0]
    5afe:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    5b00:	232c      	movs	r3, #44	; 0x2c
    5b02:	18fb      	adds	r3, r7, r3
    5b04:	687a      	ldr	r2, [r7, #4]
    5b06:	7a92      	ldrb	r2, [r2, #10]
    5b08:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b0a:	232a      	movs	r3, #42	; 0x2a
    5b0c:	18fb      	adds	r3, r7, r3
    5b0e:	2200      	movs	r2, #0
    5b10:	701a      	strb	r2, [r3, #0]
    5b12:	e01c      	b.n	5b4e <tc_init+0x2de>
		if (config->enable_capture_on_channel[i] == true) {
    5b14:	232a      	movs	r3, #42	; 0x2a
    5b16:	18fb      	adds	r3, r7, r3
    5b18:	781b      	ldrb	r3, [r3, #0]
    5b1a:	687a      	ldr	r2, [r7, #4]
    5b1c:	18d3      	adds	r3, r2, r3
    5b1e:	7adb      	ldrb	r3, [r3, #11]
    5b20:	2b00      	cmp	r3, #0
    5b22:	d00d      	beq.n	5b40 <tc_init+0x2d0>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5b24:	232a      	movs	r3, #42	; 0x2a
    5b26:	18fb      	adds	r3, r7, r3
    5b28:	781b      	ldrb	r3, [r3, #0]
    5b2a:	2210      	movs	r2, #16
    5b2c:	409a      	lsls	r2, r3
    5b2e:	0013      	movs	r3, r2
    5b30:	b2d9      	uxtb	r1, r3
    5b32:	232c      	movs	r3, #44	; 0x2c
    5b34:	18fb      	adds	r3, r7, r3
    5b36:	222c      	movs	r2, #44	; 0x2c
    5b38:	18ba      	adds	r2, r7, r2
    5b3a:	7812      	ldrb	r2, [r2, #0]
    5b3c:	430a      	orrs	r2, r1
    5b3e:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    5b40:	232a      	movs	r3, #42	; 0x2a
    5b42:	18fb      	adds	r3, r7, r3
    5b44:	781a      	ldrb	r2, [r3, #0]
    5b46:	232a      	movs	r3, #42	; 0x2a
    5b48:	18fb      	adds	r3, r7, r3
    5b4a:	3201      	adds	r2, #1
    5b4c:	701a      	strb	r2, [r3, #0]
    5b4e:	232a      	movs	r3, #42	; 0x2a
    5b50:	18fb      	adds	r3, r7, r3
    5b52:	781b      	ldrb	r3, [r3, #0]
    5b54:	2b01      	cmp	r3, #1
    5b56:	d9dd      	bls.n	5b14 <tc_init+0x2a4>
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b58:	46c0      	nop			; (mov r8, r8)
    5b5a:	68fb      	ldr	r3, [r7, #12]
    5b5c:	0018      	movs	r0, r3
    5b5e:	4b17      	ldr	r3, [pc, #92]	; (5bbc <tc_init+0x34c>)
    5b60:	4798      	blx	r3
    5b62:	1e03      	subs	r3, r0, #0
    5b64:	d1f9      	bne.n	5b5a <tc_init+0x2ea>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    5b66:	68bb      	ldr	r3, [r7, #8]
    5b68:	222c      	movs	r2, #44	; 0x2c
    5b6a:	18ba      	adds	r2, r7, r2
    5b6c:	7812      	ldrb	r2, [r2, #0]
    5b6e:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    5b70:	46c0      	nop			; (mov r8, r8)
    5b72:	68fb      	ldr	r3, [r7, #12]
    5b74:	0018      	movs	r0, r3
    5b76:	4b11      	ldr	r3, [pc, #68]	; (5bbc <tc_init+0x34c>)
    5b78:	4798      	blx	r3
    5b7a:	1e03      	subs	r3, r0, #0
    5b7c:	d1f9      	bne.n	5b72 <tc_init+0x302>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	791b      	ldrb	r3, [r3, #4]
    5b82:	2b04      	cmp	r3, #4
    5b84:	d01c      	beq.n	5bc0 <tc_init+0x350>
    5b86:	2b08      	cmp	r3, #8
    5b88:	d100      	bne.n	5b8c <tc_init+0x31c>
    5b8a:	e06e      	b.n	5c6a <tc_init+0x3fa>
    5b8c:	2b00      	cmp	r3, #0
    5b8e:	d049      	beq.n	5c24 <tc_init+0x3b4>
    5b90:	e08e      	b.n	5cb0 <tc_init+0x440>
    5b92:	46c0      	nop			; (mov r8, r8)
    5b94:	00005829 	.word	0x00005829
    5b98:	00017370 	.word	0x00017370
    5b9c:	00017374 	.word	0x00017374
    5ba0:	2000045c 	.word	0x2000045c
    5ba4:	000057d9 	.word	0x000057d9
    5ba8:	00007f11 	.word	0x00007f11
    5bac:	0000577d 	.word	0x0000577d
    5bb0:	00005765 	.word	0x00005765
    5bb4:	00007c25 	.word	0x00007c25
    5bb8:	00007c69 	.word	0x00007c69
    5bbc:	00005801 	.word	0x00005801
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    5bc0:	46c0      	nop			; (mov r8, r8)
    5bc2:	68fb      	ldr	r3, [r7, #12]
    5bc4:	0018      	movs	r0, r3
    5bc6:	4b3d      	ldr	r3, [pc, #244]	; (5cbc <tc_init+0x44c>)
    5bc8:	4798      	blx	r3
    5bca:	1e03      	subs	r3, r0, #0
    5bcc:	d1f9      	bne.n	5bc2 <tc_init+0x352>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    5bce:	687b      	ldr	r3, [r7, #4]
    5bd0:	2228      	movs	r2, #40	; 0x28
    5bd2:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.COUNT.reg =
    5bd4:	68bb      	ldr	r3, [r7, #8]
    5bd6:	741a      	strb	r2, [r3, #16]


			while (tc_is_syncing(module_inst)) {
    5bd8:	46c0      	nop			; (mov r8, r8)
    5bda:	68fb      	ldr	r3, [r7, #12]
    5bdc:	0018      	movs	r0, r3
    5bde:	4b37      	ldr	r3, [pc, #220]	; (5cbc <tc_init+0x44c>)
    5be0:	4798      	blx	r3
    5be2:	1e03      	subs	r3, r0, #0
    5be4:	d1f9      	bne.n	5bda <tc_init+0x36a>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    5be6:	687b      	ldr	r3, [r7, #4]
    5be8:	2229      	movs	r2, #41	; 0x29
    5bea:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.PER.reg =
    5bec:	68bb      	ldr	r3, [r7, #8]
    5bee:	751a      	strb	r2, [r3, #20]

			while (tc_is_syncing(module_inst)) {
    5bf0:	46c0      	nop			; (mov r8, r8)
    5bf2:	68fb      	ldr	r3, [r7, #12]
    5bf4:	0018      	movs	r0, r3
    5bf6:	4b31      	ldr	r3, [pc, #196]	; (5cbc <tc_init+0x44c>)
    5bf8:	4798      	blx	r3
    5bfa:	1e03      	subs	r3, r0, #0
    5bfc:	d1f9      	bne.n	5bf2 <tc_init+0x382>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	222a      	movs	r2, #42	; 0x2a
    5c02:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[0].reg =
    5c04:	68bb      	ldr	r3, [r7, #8]
    5c06:	761a      	strb	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c08:	46c0      	nop			; (mov r8, r8)
    5c0a:	68fb      	ldr	r3, [r7, #12]
    5c0c:	0018      	movs	r0, r3
    5c0e:	4b2b      	ldr	r3, [pc, #172]	; (5cbc <tc_init+0x44c>)
    5c10:	4798      	blx	r3
    5c12:	1e03      	subs	r3, r0, #0
    5c14:	d1f9      	bne.n	5c0a <tc_init+0x39a>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    5c16:	687b      	ldr	r3, [r7, #4]
    5c18:	222b      	movs	r2, #43	; 0x2b
    5c1a:	5c9a      	ldrb	r2, [r3, r2]
			hw->COUNT8.CC[1].reg =
    5c1c:	68bb      	ldr	r3, [r7, #8]
    5c1e:	765a      	strb	r2, [r3, #25]

			return STATUS_OK;
    5c20:	2300      	movs	r3, #0
    5c22:	e046      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    5c24:	46c0      	nop			; (mov r8, r8)
    5c26:	68fb      	ldr	r3, [r7, #12]
    5c28:	0018      	movs	r0, r3
    5c2a:	4b24      	ldr	r3, [pc, #144]	; (5cbc <tc_init+0x44c>)
    5c2c:	4798      	blx	r3
    5c2e:	1e03      	subs	r3, r0, #0
    5c30:	d1f9      	bne.n	5c26 <tc_init+0x3b6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    5c32:	687b      	ldr	r3, [r7, #4]
    5c34:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    5c36:	68bb      	ldr	r3, [r7, #8]
    5c38:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c3a:	46c0      	nop			; (mov r8, r8)
    5c3c:	68fb      	ldr	r3, [r7, #12]
    5c3e:	0018      	movs	r0, r3
    5c40:	4b1e      	ldr	r3, [pc, #120]	; (5cbc <tc_init+0x44c>)
    5c42:	4798      	blx	r3
    5c44:	1e03      	subs	r3, r0, #0
    5c46:	d1f9      	bne.n	5c3c <tc_init+0x3cc>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    5c48:	687b      	ldr	r3, [r7, #4]
    5c4a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5c4c:	68bb      	ldr	r3, [r7, #8]
    5c4e:	831a      	strh	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c50:	46c0      	nop			; (mov r8, r8)
    5c52:	68fb      	ldr	r3, [r7, #12]
    5c54:	0018      	movs	r0, r3
    5c56:	4b19      	ldr	r3, [pc, #100]	; (5cbc <tc_init+0x44c>)
    5c58:	4798      	blx	r3
    5c5a:	1e03      	subs	r3, r0, #0
    5c5c:	d1f9      	bne.n	5c52 <tc_init+0x3e2>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    5c5e:	687b      	ldr	r3, [r7, #4]
    5c60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    5c62:	68bb      	ldr	r3, [r7, #8]
    5c64:	835a      	strh	r2, [r3, #26]

			return STATUS_OK;
    5c66:	2300      	movs	r3, #0
    5c68:	e023      	b.n	5cb2 <tc_init+0x442>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    5c6a:	46c0      	nop			; (mov r8, r8)
    5c6c:	68fb      	ldr	r3, [r7, #12]
    5c6e:	0018      	movs	r0, r3
    5c70:	4b12      	ldr	r3, [pc, #72]	; (5cbc <tc_init+0x44c>)
    5c72:	4798      	blx	r3
    5c74:	1e03      	subs	r3, r0, #0
    5c76:	d1f9      	bne.n	5c6c <tc_init+0x3fc>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    5c78:	687b      	ldr	r3, [r7, #4]
    5c7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5c7c:	68bb      	ldr	r3, [r7, #8]
    5c7e:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    5c80:	46c0      	nop			; (mov r8, r8)
    5c82:	68fb      	ldr	r3, [r7, #12]
    5c84:	0018      	movs	r0, r3
    5c86:	4b0d      	ldr	r3, [pc, #52]	; (5cbc <tc_init+0x44c>)
    5c88:	4798      	blx	r3
    5c8a:	1e03      	subs	r3, r0, #0
    5c8c:	d1f9      	bne.n	5c82 <tc_init+0x412>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
    5c8e:	687b      	ldr	r3, [r7, #4]
    5c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			hw->COUNT32.CC[0].reg =
    5c92:	68bb      	ldr	r3, [r7, #8]
    5c94:	619a      	str	r2, [r3, #24]

			while (tc_is_syncing(module_inst)) {
    5c96:	46c0      	nop			; (mov r8, r8)
    5c98:	68fb      	ldr	r3, [r7, #12]
    5c9a:	0018      	movs	r0, r3
    5c9c:	4b07      	ldr	r3, [pc, #28]	; (5cbc <tc_init+0x44c>)
    5c9e:	4798      	blx	r3
    5ca0:	1e03      	subs	r3, r0, #0
    5ca2:	d1f9      	bne.n	5c98 <tc_init+0x428>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    5ca4:	687b      	ldr	r3, [r7, #4]
    5ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5ca8:	68bb      	ldr	r3, [r7, #8]
    5caa:	61da      	str	r2, [r3, #28]

			return STATUS_OK;
    5cac:	2300      	movs	r3, #0
    5cae:	e000      	b.n	5cb2 <tc_init+0x442>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    5cb0:	2317      	movs	r3, #23
}
    5cb2:	0018      	movs	r0, r3
    5cb4:	46bd      	mov	sp, r7
    5cb6:	b00d      	add	sp, #52	; 0x34
    5cb8:	bd90      	pop	{r4, r7, pc}
    5cba:	46c0      	nop			; (mov r8, r8)
    5cbc:	00005801 	.word	0x00005801

00005cc0 <tc_get_count_value>:
 *
 * \return Count value of the specified TC module.
 */
uint32_t tc_get_count_value(
		const struct tc_module *const module_inst)
{
    5cc0:	b580      	push	{r7, lr}
    5cc2:	b084      	sub	sp, #16
    5cc4:	af00      	add	r7, sp, #0
    5cc6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5cc8:	687b      	ldr	r3, [r7, #4]
    5cca:	681b      	ldr	r3, [r3, #0]
    5ccc:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    5cce:	46c0      	nop			; (mov r8, r8)
    5cd0:	687b      	ldr	r3, [r7, #4]
    5cd2:	0018      	movs	r0, r3
    5cd4:	4b0e      	ldr	r3, [pc, #56]	; (5d10 <tc_get_count_value+0x50>)
    5cd6:	4798      	blx	r3
    5cd8:	1e03      	subs	r3, r0, #0
    5cda:	d1f9      	bne.n	5cd0 <tc_get_count_value+0x10>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5cdc:	687b      	ldr	r3, [r7, #4]
    5cde:	791b      	ldrb	r3, [r3, #4]
    5ce0:	2b04      	cmp	r3, #4
    5ce2:	d004      	beq.n	5cee <tc_get_count_value+0x2e>
    5ce4:	2b08      	cmp	r3, #8
    5ce6:	d00a      	beq.n	5cfe <tc_get_count_value+0x3e>
    5ce8:	2b00      	cmp	r3, #0
    5cea:	d004      	beq.n	5cf6 <tc_get_count_value+0x36>
    5cec:	e00a      	b.n	5d04 <tc_get_count_value+0x44>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5cee:	68fb      	ldr	r3, [r7, #12]
    5cf0:	7c1b      	ldrb	r3, [r3, #16]
    5cf2:	b2db      	uxtb	r3, r3
    5cf4:	e007      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    5cf6:	68fb      	ldr	r3, [r7, #12]
    5cf8:	8a1b      	ldrh	r3, [r3, #16]
    5cfa:	b29b      	uxth	r3, r3
    5cfc:	e003      	b.n	5d06 <tc_get_count_value+0x46>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    5cfe:	68fb      	ldr	r3, [r7, #12]
    5d00:	691b      	ldr	r3, [r3, #16]
    5d02:	e000      	b.n	5d06 <tc_get_count_value+0x46>
	}

	Assert(false);
	return 0;
    5d04:	2300      	movs	r3, #0
}
    5d06:	0018      	movs	r0, r3
    5d08:	46bd      	mov	sp, r7
    5d0a:	b004      	add	sp, #16
    5d0c:	bd80      	pop	{r7, pc}
    5d0e:	46c0      	nop			; (mov r8, r8)
    5d10:	00005801 	.word	0x00005801

00005d14 <system_gclk_chan_get_config_defaults>:
{
    5d14:	b580      	push	{r7, lr}
    5d16:	b082      	sub	sp, #8
    5d18:	af00      	add	r7, sp, #0
    5d1a:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    5d1c:	687b      	ldr	r3, [r7, #4]
    5d1e:	2200      	movs	r2, #0
    5d20:	701a      	strb	r2, [r3, #0]
}
    5d22:	46c0      	nop			; (mov r8, r8)
    5d24:	46bd      	mov	sp, r7
    5d26:	b002      	add	sp, #8
    5d28:	bd80      	pop	{r7, pc}
	...

00005d2c <system_apb_clock_set_mask>:
{
    5d2c:	b580      	push	{r7, lr}
    5d2e:	b082      	sub	sp, #8
    5d30:	af00      	add	r7, sp, #0
    5d32:	0002      	movs	r2, r0
    5d34:	6039      	str	r1, [r7, #0]
    5d36:	1dfb      	adds	r3, r7, #7
    5d38:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    5d3a:	1dfb      	adds	r3, r7, #7
    5d3c:	781b      	ldrb	r3, [r3, #0]
    5d3e:	2b01      	cmp	r3, #1
    5d40:	d00a      	beq.n	5d58 <system_apb_clock_set_mask+0x2c>
    5d42:	2b02      	cmp	r3, #2
    5d44:	d00f      	beq.n	5d66 <system_apb_clock_set_mask+0x3a>
    5d46:	2b00      	cmp	r3, #0
    5d48:	d114      	bne.n	5d74 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    5d4a:	4b0e      	ldr	r3, [pc, #56]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4c:	4a0d      	ldr	r2, [pc, #52]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d4e:	6991      	ldr	r1, [r2, #24]
    5d50:	683a      	ldr	r2, [r7, #0]
    5d52:	430a      	orrs	r2, r1
    5d54:	619a      	str	r2, [r3, #24]
			break;
    5d56:	e00f      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    5d58:	4b0a      	ldr	r3, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5a:	4a0a      	ldr	r2, [pc, #40]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d5c:	69d1      	ldr	r1, [r2, #28]
    5d5e:	683a      	ldr	r2, [r7, #0]
    5d60:	430a      	orrs	r2, r1
    5d62:	61da      	str	r2, [r3, #28]
			break;
    5d64:	e008      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    5d66:	4b07      	ldr	r3, [pc, #28]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d68:	4a06      	ldr	r2, [pc, #24]	; (5d84 <system_apb_clock_set_mask+0x58>)
    5d6a:	6a11      	ldr	r1, [r2, #32]
    5d6c:	683a      	ldr	r2, [r7, #0]
    5d6e:	430a      	orrs	r2, r1
    5d70:	621a      	str	r2, [r3, #32]
			break;
    5d72:	e001      	b.n	5d78 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    5d74:	2317      	movs	r3, #23
    5d76:	e000      	b.n	5d7a <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    5d78:	2300      	movs	r3, #0
}
    5d7a:	0018      	movs	r0, r3
    5d7c:	46bd      	mov	sp, r7
    5d7e:	b002      	add	sp, #8
    5d80:	bd80      	pop	{r7, pc}
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	40000400 	.word	0x40000400

00005d88 <system_pinmux_get_config_defaults>:
{
    5d88:	b580      	push	{r7, lr}
    5d8a:	b082      	sub	sp, #8
    5d8c:	af00      	add	r7, sp, #0
    5d8e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    5d90:	687b      	ldr	r3, [r7, #4]
    5d92:	2280      	movs	r2, #128	; 0x80
    5d94:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5d96:	687b      	ldr	r3, [r7, #4]
    5d98:	2200      	movs	r2, #0
    5d9a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5d9c:	687b      	ldr	r3, [r7, #4]
    5d9e:	2201      	movs	r2, #1
    5da0:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    5da2:	687b      	ldr	r3, [r7, #4]
    5da4:	2200      	movs	r2, #0
    5da6:	70da      	strb	r2, [r3, #3]
}
    5da8:	46c0      	nop			; (mov r8, r8)
    5daa:	46bd      	mov	sp, r7
    5dac:	b002      	add	sp, #8
    5dae:	bd80      	pop	{r7, pc}

00005db0 <system_is_debugger_present>:
{
    5db0:	b580      	push	{r7, lr}
    5db2:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    5db4:	4b05      	ldr	r3, [pc, #20]	; (5dcc <system_is_debugger_present+0x1c>)
    5db6:	789b      	ldrb	r3, [r3, #2]
    5db8:	b2db      	uxtb	r3, r3
    5dba:	001a      	movs	r2, r3
    5dbc:	2302      	movs	r3, #2
    5dbe:	4013      	ands	r3, r2
    5dc0:	1e5a      	subs	r2, r3, #1
    5dc2:	4193      	sbcs	r3, r2
    5dc4:	b2db      	uxtb	r3, r3
}
    5dc6:	0018      	movs	r0, r3
    5dc8:	46bd      	mov	sp, r7
    5dca:	bd80      	pop	{r7, pc}
    5dcc:	41002000 	.word	0x41002000

00005dd0 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    5dd0:	b580      	push	{r7, lr}
    5dd2:	b084      	sub	sp, #16
    5dd4:	af00      	add	r7, sp, #0
    5dd6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5dd8:	687b      	ldr	r3, [r7, #4]
    5dda:	681b      	ldr	r3, [r3, #0]
    5ddc:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5dde:	68fb      	ldr	r3, [r7, #12]
    5de0:	69db      	ldr	r3, [r3, #28]
    5de2:	1e5a      	subs	r2, r3, #1
    5de4:	4193      	sbcs	r3, r2
    5de6:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    5de8:	0018      	movs	r0, r3
    5dea:	46bd      	mov	sp, r7
    5dec:	b004      	add	sp, #16
    5dee:	bd80      	pop	{r7, pc}

00005df0 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    5df0:	b580      	push	{r7, lr}
    5df2:	b082      	sub	sp, #8
    5df4:	af00      	add	r7, sp, #0
    5df6:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    5df8:	46c0      	nop			; (mov r8, r8)
    5dfa:	687b      	ldr	r3, [r7, #4]
    5dfc:	0018      	movs	r0, r3
    5dfe:	4b04      	ldr	r3, [pc, #16]	; (5e10 <_usart_wait_for_sync+0x20>)
    5e00:	4798      	blx	r3
    5e02:	1e03      	subs	r3, r0, #0
    5e04:	d1f9      	bne.n	5dfa <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    5e06:	46c0      	nop			; (mov r8, r8)
    5e08:	46bd      	mov	sp, r7
    5e0a:	b002      	add	sp, #8
    5e0c:	bd80      	pop	{r7, pc}
    5e0e:	46c0      	nop			; (mov r8, r8)
    5e10:	00005dd1 	.word	0x00005dd1

00005e14 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    5e14:	b5b0      	push	{r4, r5, r7, lr}
    5e16:	b08c      	sub	sp, #48	; 0x30
    5e18:	af02      	add	r7, sp, #8
    5e1a:	6078      	str	r0, [r7, #4]
    5e1c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5e1e:	687b      	ldr	r3, [r7, #4]
    5e20:	681b      	ldr	r3, [r3, #0]
    5e22:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    5e24:	687b      	ldr	r3, [r7, #4]
    5e26:	681b      	ldr	r3, [r3, #0]
    5e28:	0018      	movs	r0, r3
    5e2a:	4ba8      	ldr	r3, [pc, #672]	; (60cc <_usart_set_config+0x2b8>)
    5e2c:	4798      	blx	r3
    5e2e:	0003      	movs	r3, r0
    5e30:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    5e32:	697b      	ldr	r3, [r7, #20]
    5e34:	3314      	adds	r3, #20
    5e36:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    5e38:	2300      	movs	r3, #0
    5e3a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    5e3c:	2300      	movs	r3, #0
    5e3e:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    5e40:	230a      	movs	r3, #10
    5e42:	18fb      	adds	r3, r7, r3
    5e44:	2200      	movs	r2, #0
    5e46:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e48:	231f      	movs	r3, #31
    5e4a:	18fb      	adds	r3, r7, r3
    5e4c:	2200      	movs	r2, #0
    5e4e:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e50:	231e      	movs	r3, #30
    5e52:	18fb      	adds	r3, r7, r3
    5e54:	2210      	movs	r2, #16
    5e56:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    5e58:	683b      	ldr	r3, [r7, #0]
    5e5a:	8a1b      	ldrh	r3, [r3, #16]
    5e5c:	2280      	movs	r2, #128	; 0x80
    5e5e:	01d2      	lsls	r2, r2, #7
    5e60:	4293      	cmp	r3, r2
    5e62:	d01c      	beq.n	5e9e <_usart_set_config+0x8a>
    5e64:	2280      	movs	r2, #128	; 0x80
    5e66:	01d2      	lsls	r2, r2, #7
    5e68:	4293      	cmp	r3, r2
    5e6a:	dc06      	bgt.n	5e7a <_usart_set_config+0x66>
    5e6c:	2b00      	cmp	r3, #0
    5e6e:	d00d      	beq.n	5e8c <_usart_set_config+0x78>
    5e70:	2280      	movs	r2, #128	; 0x80
    5e72:	0192      	lsls	r2, r2, #6
    5e74:	4293      	cmp	r3, r2
    5e76:	d024      	beq.n	5ec2 <_usart_set_config+0xae>
    5e78:	e035      	b.n	5ee6 <_usart_set_config+0xd2>
    5e7a:	22c0      	movs	r2, #192	; 0xc0
    5e7c:	01d2      	lsls	r2, r2, #7
    5e7e:	4293      	cmp	r3, r2
    5e80:	d028      	beq.n	5ed4 <_usart_set_config+0xc0>
    5e82:	2280      	movs	r2, #128	; 0x80
    5e84:	0212      	lsls	r2, r2, #8
    5e86:	4293      	cmp	r3, r2
    5e88:	d012      	beq.n	5eb0 <_usart_set_config+0x9c>
    5e8a:	e02c      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e8c:	231f      	movs	r3, #31
    5e8e:	18fb      	adds	r3, r7, r3
    5e90:	2200      	movs	r2, #0
    5e92:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5e94:	231e      	movs	r3, #30
    5e96:	18fb      	adds	r3, r7, r3
    5e98:	2210      	movs	r2, #16
    5e9a:	701a      	strb	r2, [r3, #0]
			break;
    5e9c:	e023      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5e9e:	231f      	movs	r3, #31
    5ea0:	18fb      	adds	r3, r7, r3
    5ea2:	2200      	movs	r2, #0
    5ea4:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5ea6:	231e      	movs	r3, #30
    5ea8:	18fb      	adds	r3, r7, r3
    5eaa:	2208      	movs	r2, #8
    5eac:	701a      	strb	r2, [r3, #0]
			break;
    5eae:	e01a      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    5eb0:	231f      	movs	r3, #31
    5eb2:	18fb      	adds	r3, r7, r3
    5eb4:	2200      	movs	r2, #0
    5eb6:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    5eb8:	231e      	movs	r3, #30
    5eba:	18fb      	adds	r3, r7, r3
    5ebc:	2203      	movs	r2, #3
    5ebe:	701a      	strb	r2, [r3, #0]
			break;
    5ec0:	e011      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ec2:	231f      	movs	r3, #31
    5ec4:	18fb      	adds	r3, r7, r3
    5ec6:	2201      	movs	r2, #1
    5ec8:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    5eca:	231e      	movs	r3, #30
    5ecc:	18fb      	adds	r3, r7, r3
    5ece:	2210      	movs	r2, #16
    5ed0:	701a      	strb	r2, [r3, #0]
			break;
    5ed2:	e008      	b.n	5ee6 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    5ed4:	231f      	movs	r3, #31
    5ed6:	18fb      	adds	r3, r7, r3
    5ed8:	2201      	movs	r2, #1
    5eda:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    5edc:	231e      	movs	r3, #30
    5ede:	18fb      	adds	r3, r7, r3
    5ee0:	2208      	movs	r2, #8
    5ee2:	701a      	strb	r2, [r3, #0]
			break;
    5ee4:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    5ee6:	683b      	ldr	r3, [r7, #0]
    5ee8:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    5eea:	683b      	ldr	r3, [r7, #0]
    5eec:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    5eee:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    5ef0:	683b      	ldr	r3, [r7, #0]
    5ef2:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    5ef4:	4313      	orrs	r3, r2
		config->sample_rate |
    5ef6:	683a      	ldr	r2, [r7, #0]
    5ef8:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    5efa:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    5efc:	683a      	ldr	r2, [r7, #0]
    5efe:	7e12      	ldrb	r2, [r2, #24]
    5f00:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    5f02:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    5f04:	683a      	ldr	r2, [r7, #0]
    5f06:	2126      	movs	r1, #38	; 0x26
    5f08:	5c52      	ldrb	r2, [r2, r1]
    5f0a:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    5f0c:	4313      	orrs	r3, r2
    5f0e:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    5f10:	231d      	movs	r3, #29
    5f12:	18fb      	adds	r3, r7, r3
    5f14:	2200      	movs	r2, #0
    5f16:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    5f18:	683b      	ldr	r3, [r7, #0]
    5f1a:	685b      	ldr	r3, [r3, #4]
    5f1c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    5f1e:	68fb      	ldr	r3, [r7, #12]
    5f20:	2b00      	cmp	r3, #0
    5f22:	d01e      	beq.n	5f62 <_usart_set_config+0x14e>
    5f24:	2280      	movs	r2, #128	; 0x80
    5f26:	0552      	lsls	r2, r2, #21
    5f28:	4293      	cmp	r3, r2
    5f2a:	d14f      	bne.n	5fcc <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    5f2c:	683b      	ldr	r3, [r7, #0]
    5f2e:	2227      	movs	r2, #39	; 0x27
    5f30:	5c9b      	ldrb	r3, [r3, r2]
    5f32:	2201      	movs	r2, #1
    5f34:	4053      	eors	r3, r2
    5f36:	b2db      	uxtb	r3, r3
    5f38:	2b00      	cmp	r3, #0
    5f3a:	d046      	beq.n	5fca <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    5f3c:	683b      	ldr	r3, [r7, #0]
    5f3e:	6a1d      	ldr	r5, [r3, #32]
    5f40:	693b      	ldr	r3, [r7, #16]
    5f42:	b2db      	uxtb	r3, r3
    5f44:	0018      	movs	r0, r3
    5f46:	4b62      	ldr	r3, [pc, #392]	; (60d0 <_usart_set_config+0x2bc>)
    5f48:	4798      	blx	r3
    5f4a:	0001      	movs	r1, r0
    5f4c:	231d      	movs	r3, #29
    5f4e:	18fc      	adds	r4, r7, r3
    5f50:	230a      	movs	r3, #10
    5f52:	18fb      	adds	r3, r7, r3
    5f54:	001a      	movs	r2, r3
    5f56:	0028      	movs	r0, r5
    5f58:	4b5e      	ldr	r3, [pc, #376]	; (60d4 <_usart_set_config+0x2c0>)
    5f5a:	4798      	blx	r3
    5f5c:	0003      	movs	r3, r0
    5f5e:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    5f60:	e033      	b.n	5fca <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    5f62:	683b      	ldr	r3, [r7, #0]
    5f64:	2227      	movs	r2, #39	; 0x27
    5f66:	5c9b      	ldrb	r3, [r3, r2]
    5f68:	2b00      	cmp	r3, #0
    5f6a:	d014      	beq.n	5f96 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    5f6c:	683b      	ldr	r3, [r7, #0]
    5f6e:	6a18      	ldr	r0, [r3, #32]
    5f70:	683b      	ldr	r3, [r7, #0]
    5f72:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    5f74:	231d      	movs	r3, #29
    5f76:	18fc      	adds	r4, r7, r3
    5f78:	231f      	movs	r3, #31
    5f7a:	18fb      	adds	r3, r7, r3
    5f7c:	781d      	ldrb	r5, [r3, #0]
    5f7e:	230a      	movs	r3, #10
    5f80:	18fa      	adds	r2, r7, r3
    5f82:	231e      	movs	r3, #30
    5f84:	18fb      	adds	r3, r7, r3
    5f86:	781b      	ldrb	r3, [r3, #0]
    5f88:	9300      	str	r3, [sp, #0]
    5f8a:	002b      	movs	r3, r5
    5f8c:	4d52      	ldr	r5, [pc, #328]	; (60d8 <_usart_set_config+0x2c4>)
    5f8e:	47a8      	blx	r5
    5f90:	0003      	movs	r3, r0
    5f92:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    5f94:	e01a      	b.n	5fcc <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    5f96:	683b      	ldr	r3, [r7, #0]
    5f98:	6a1d      	ldr	r5, [r3, #32]
    5f9a:	693b      	ldr	r3, [r7, #16]
    5f9c:	b2db      	uxtb	r3, r3
    5f9e:	0018      	movs	r0, r3
    5fa0:	4b4b      	ldr	r3, [pc, #300]	; (60d0 <_usart_set_config+0x2bc>)
    5fa2:	4798      	blx	r3
				status_code =
    5fa4:	231d      	movs	r3, #29
    5fa6:	18fc      	adds	r4, r7, r3
    5fa8:	231f      	movs	r3, #31
    5faa:	18fb      	adds	r3, r7, r3
    5fac:	7819      	ldrb	r1, [r3, #0]
    5fae:	230a      	movs	r3, #10
    5fb0:	18fa      	adds	r2, r7, r3
    5fb2:	231e      	movs	r3, #30
    5fb4:	18fb      	adds	r3, r7, r3
    5fb6:	781b      	ldrb	r3, [r3, #0]
    5fb8:	9300      	str	r3, [sp, #0]
    5fba:	000b      	movs	r3, r1
    5fbc:	0001      	movs	r1, r0
    5fbe:	0028      	movs	r0, r5
    5fc0:	4d45      	ldr	r5, [pc, #276]	; (60d8 <_usart_set_config+0x2c4>)
    5fc2:	47a8      	blx	r5
    5fc4:	0003      	movs	r3, r0
    5fc6:	7023      	strb	r3, [r4, #0]
			break;
    5fc8:	e000      	b.n	5fcc <_usart_set_config+0x1b8>
			break;
    5fca:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    5fcc:	231d      	movs	r3, #29
    5fce:	18fb      	adds	r3, r7, r3
    5fd0:	781b      	ldrb	r3, [r3, #0]
    5fd2:	2b00      	cmp	r3, #0
    5fd4:	d003      	beq.n	5fde <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    5fd6:	231d      	movs	r3, #29
    5fd8:	18fb      	adds	r3, r7, r3
    5fda:	781b      	ldrb	r3, [r3, #0]
    5fdc:	e071      	b.n	60c2 <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    5fde:	683b      	ldr	r3, [r7, #0]
    5fe0:	7e5b      	ldrb	r3, [r3, #25]
    5fe2:	2b00      	cmp	r3, #0
    5fe4:	d003      	beq.n	5fee <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    5fe6:	683b      	ldr	r3, [r7, #0]
    5fe8:	7e9a      	ldrb	r2, [r3, #26]
    5fea:	69bb      	ldr	r3, [r7, #24]
    5fec:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    5fee:	687b      	ldr	r3, [r7, #4]
    5ff0:	0018      	movs	r0, r3
    5ff2:	4b3a      	ldr	r3, [pc, #232]	; (60dc <_usart_set_config+0x2c8>)
    5ff4:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    5ff6:	230a      	movs	r3, #10
    5ff8:	18fb      	adds	r3, r7, r3
    5ffa:	881a      	ldrh	r2, [r3, #0]
    5ffc:	69bb      	ldr	r3, [r7, #24]
    5ffe:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    6000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6002:	68fb      	ldr	r3, [r7, #12]
    6004:	4313      	orrs	r3, r2
    6006:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    6008:	683b      	ldr	r3, [r7, #0]
    600a:	2227      	movs	r2, #39	; 0x27
    600c:	5c9b      	ldrb	r3, [r3, r2]
    600e:	2201      	movs	r2, #1
    6010:	4053      	eors	r3, r2
    6012:	b2db      	uxtb	r3, r3
    6014:	2b00      	cmp	r3, #0
    6016:	d003      	beq.n	6020 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    6018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    601a:	2204      	movs	r2, #4
    601c:	4313      	orrs	r3, r2
    601e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    6020:	683b      	ldr	r3, [r7, #0]
    6022:	7e5b      	ldrb	r3, [r3, #25]
    6024:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6026:	683b      	ldr	r3, [r7, #0]
    6028:	7f1b      	ldrb	r3, [r3, #28]
    602a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    602c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    602e:	683b      	ldr	r3, [r7, #0]
    6030:	7f5b      	ldrb	r3, [r3, #29]
    6032:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    6034:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6036:	683b      	ldr	r3, [r7, #0]
    6038:	2124      	movs	r1, #36	; 0x24
    603a:	5c5b      	ldrb	r3, [r3, r1]
    603c:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    603e:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    6040:	683b      	ldr	r3, [r7, #0]
    6042:	2125      	movs	r1, #37	; 0x25
    6044:	5c5b      	ldrb	r3, [r3, r1]
    6046:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    6048:	4313      	orrs	r3, r2
	ctrlb =  
    604a:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    604c:	683b      	ldr	r3, [r7, #0]
    604e:	7adb      	ldrb	r3, [r3, #11]
    6050:	001a      	movs	r2, r3
    6052:	6a3b      	ldr	r3, [r7, #32]
    6054:	4313      	orrs	r3, r2
    6056:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    6058:	683b      	ldr	r3, [r7, #0]
    605a:	891b      	ldrh	r3, [r3, #8]
    605c:	2bff      	cmp	r3, #255	; 0xff
    605e:	d00b      	beq.n	6078 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    6060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6062:	2280      	movs	r2, #128	; 0x80
    6064:	0452      	lsls	r2, r2, #17
    6066:	4313      	orrs	r3, r2
    6068:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    606a:	683b      	ldr	r3, [r7, #0]
    606c:	891b      	ldrh	r3, [r3, #8]
    606e:	001a      	movs	r2, r3
    6070:	6a3b      	ldr	r3, [r7, #32]
    6072:	4313      	orrs	r3, r2
    6074:	623b      	str	r3, [r7, #32]
    6076:	e008      	b.n	608a <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    6078:	683b      	ldr	r3, [r7, #0]
    607a:	7edb      	ldrb	r3, [r3, #27]
    607c:	2b00      	cmp	r3, #0
    607e:	d004      	beq.n	608a <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    6080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6082:	2280      	movs	r2, #128	; 0x80
    6084:	04d2      	lsls	r2, r2, #19
    6086:	4313      	orrs	r3, r2
    6088:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    608a:	683b      	ldr	r3, [r7, #0]
    608c:	222c      	movs	r2, #44	; 0x2c
    608e:	5c9b      	ldrb	r3, [r3, r2]
    6090:	2b00      	cmp	r3, #0
    6092:	d103      	bne.n	609c <_usart_set_config+0x288>
    6094:	4b12      	ldr	r3, [pc, #72]	; (60e0 <_usart_set_config+0x2cc>)
    6096:	4798      	blx	r3
    6098:	1e03      	subs	r3, r0, #0
    609a:	d003      	beq.n	60a4 <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    609e:	2280      	movs	r2, #128	; 0x80
    60a0:	4313      	orrs	r3, r2
    60a2:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60a4:	687b      	ldr	r3, [r7, #4]
    60a6:	0018      	movs	r0, r3
    60a8:	4b0c      	ldr	r3, [pc, #48]	; (60dc <_usart_set_config+0x2c8>)
    60aa:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    60ac:	69bb      	ldr	r3, [r7, #24]
    60ae:	6a3a      	ldr	r2, [r7, #32]
    60b0:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    60b2:	687b      	ldr	r3, [r7, #4]
    60b4:	0018      	movs	r0, r3
    60b6:	4b09      	ldr	r3, [pc, #36]	; (60dc <_usart_set_config+0x2c8>)
    60b8:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    60ba:	69bb      	ldr	r3, [r7, #24]
    60bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    60be:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    60c0:	2300      	movs	r3, #0
}
    60c2:	0018      	movs	r0, r3
    60c4:	46bd      	mov	sp, r7
    60c6:	b00a      	add	sp, #40	; 0x28
    60c8:	bdb0      	pop	{r4, r5, r7, pc}
    60ca:	46c0      	nop			; (mov r8, r8)
    60cc:	00007039 	.word	0x00007039
    60d0:	00007d49 	.word	0x00007d49
    60d4:	00006b87 	.word	0x00006b87
    60d8:	00006c05 	.word	0x00006c05
    60dc:	00005df1 	.word	0x00005df1
    60e0:	00005db1 	.word	0x00005db1

000060e4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    60e4:	b590      	push	{r4, r7, lr}
    60e6:	b093      	sub	sp, #76	; 0x4c
    60e8:	af00      	add	r7, sp, #0
    60ea:	60f8      	str	r0, [r7, #12]
    60ec:	60b9      	str	r1, [r7, #8]
    60ee:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    60f0:	233b      	movs	r3, #59	; 0x3b
    60f2:	18fb      	adds	r3, r7, r3
    60f4:	2200      	movs	r2, #0
    60f6:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    60f8:	68fb      	ldr	r3, [r7, #12]
    60fa:	68ba      	ldr	r2, [r7, #8]
    60fc:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    60fe:	68fb      	ldr	r3, [r7, #12]
    6100:	681b      	ldr	r3, [r3, #0]
    6102:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    6104:	68fb      	ldr	r3, [r7, #12]
    6106:	681b      	ldr	r3, [r3, #0]
    6108:	0018      	movs	r0, r3
    610a:	4b86      	ldr	r3, [pc, #536]	; (6324 <usart_init+0x240>)
    610c:	4798      	blx	r3
    610e:	0003      	movs	r3, r0
    6110:	633b      	str	r3, [r7, #48]	; 0x30
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    6112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6114:	3302      	adds	r3, #2
    6116:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    6118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    611a:	3314      	adds	r3, #20
    611c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    611e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6120:	681b      	ldr	r3, [r3, #0]
    6122:	2201      	movs	r2, #1
    6124:	4013      	ands	r3, r2
    6126:	d001      	beq.n	612c <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    6128:	2305      	movs	r3, #5
    612a:	e0f6      	b.n	631a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    612e:	681b      	ldr	r3, [r3, #0]
    6130:	2202      	movs	r2, #2
    6132:	4013      	ands	r3, r2
    6134:	d001      	beq.n	613a <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    6136:	231c      	movs	r3, #28
    6138:	e0ef      	b.n	631a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    613a:	2201      	movs	r2, #1
    613c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    613e:	409a      	lsls	r2, r3
    6140:	0013      	movs	r3, r2
    6142:	0019      	movs	r1, r3
    6144:	2002      	movs	r0, #2
    6146:	4b78      	ldr	r3, [pc, #480]	; (6328 <usart_init+0x244>)
    6148:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    614a:	2324      	movs	r3, #36	; 0x24
    614c:	18fb      	adds	r3, r7, r3
    614e:	0018      	movs	r0, r3
    6150:	4b76      	ldr	r3, [pc, #472]	; (632c <usart_init+0x248>)
    6152:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    6154:	687b      	ldr	r3, [r7, #4]
    6156:	222d      	movs	r2, #45	; 0x2d
    6158:	5c9a      	ldrb	r2, [r3, r2]
    615a:	2324      	movs	r3, #36	; 0x24
    615c:	18fb      	adds	r3, r7, r3
    615e:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    6160:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6162:	b2db      	uxtb	r3, r3
    6164:	2224      	movs	r2, #36	; 0x24
    6166:	18ba      	adds	r2, r7, r2
    6168:	0011      	movs	r1, r2
    616a:	0018      	movs	r0, r3
    616c:	4b70      	ldr	r3, [pc, #448]	; (6330 <usart_init+0x24c>)
    616e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    6170:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6172:	b2db      	uxtb	r3, r3
    6174:	0018      	movs	r0, r3
    6176:	4b6f      	ldr	r3, [pc, #444]	; (6334 <usart_init+0x250>)
    6178:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    617a:	687b      	ldr	r3, [r7, #4]
    617c:	222d      	movs	r2, #45	; 0x2d
    617e:	5c9b      	ldrb	r3, [r3, r2]
    6180:	2100      	movs	r1, #0
    6182:	0018      	movs	r0, r3
    6184:	4b6c      	ldr	r3, [pc, #432]	; (6338 <usart_init+0x254>)
    6186:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    6188:	687b      	ldr	r3, [r7, #4]
    618a:	7ada      	ldrb	r2, [r3, #11]
    618c:	68fb      	ldr	r3, [r7, #12]
    618e:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    6190:	687b      	ldr	r3, [r7, #4]
    6192:	2224      	movs	r2, #36	; 0x24
    6194:	5c9a      	ldrb	r2, [r3, r2]
    6196:	68fb      	ldr	r3, [r7, #12]
    6198:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    619a:	687b      	ldr	r3, [r7, #4]
    619c:	2225      	movs	r2, #37	; 0x25
    619e:	5c9a      	ldrb	r2, [r3, r2]
    61a0:	68fb      	ldr	r3, [r7, #12]
    61a2:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    61a4:	687b      	ldr	r3, [r7, #4]
    61a6:	7eda      	ldrb	r2, [r3, #27]
    61a8:	68fb      	ldr	r3, [r7, #12]
    61aa:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    61ac:	687b      	ldr	r3, [r7, #4]
    61ae:	7f1a      	ldrb	r2, [r3, #28]
    61b0:	68fb      	ldr	r3, [r7, #12]
    61b2:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    61b4:	233b      	movs	r3, #59	; 0x3b
    61b6:	18fc      	adds	r4, r7, r3
    61b8:	687a      	ldr	r2, [r7, #4]
    61ba:	68fb      	ldr	r3, [r7, #12]
    61bc:	0011      	movs	r1, r2
    61be:	0018      	movs	r0, r3
    61c0:	4b5e      	ldr	r3, [pc, #376]	; (633c <usart_init+0x258>)
    61c2:	4798      	blx	r3
    61c4:	0003      	movs	r3, r0
    61c6:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    61c8:	233b      	movs	r3, #59	; 0x3b
    61ca:	18fb      	adds	r3, r7, r3
    61cc:	781b      	ldrb	r3, [r3, #0]
    61ce:	2b00      	cmp	r3, #0
    61d0:	d003      	beq.n	61da <usart_init+0xf6>
		return status_code;
    61d2:	233b      	movs	r3, #59	; 0x3b
    61d4:	18fb      	adds	r3, r7, r3
    61d6:	781b      	ldrb	r3, [r3, #0]
    61d8:	e09f      	b.n	631a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    61da:	2320      	movs	r3, #32
    61dc:	18fb      	adds	r3, r7, r3
    61de:	0018      	movs	r0, r3
    61e0:	4b57      	ldr	r3, [pc, #348]	; (6340 <usart_init+0x25c>)
    61e2:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    61e4:	2320      	movs	r3, #32
    61e6:	18fb      	adds	r3, r7, r3
    61e8:	2200      	movs	r2, #0
    61ea:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    61ec:	2320      	movs	r3, #32
    61ee:	18fb      	adds	r3, r7, r3
    61f0:	2200      	movs	r2, #0
    61f2:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    61f4:	687b      	ldr	r3, [r7, #4]
    61f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    61f8:	2310      	movs	r3, #16
    61fa:	18fb      	adds	r3, r7, r3
    61fc:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    61fe:	687b      	ldr	r3, [r7, #4]
    6200:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    6202:	2310      	movs	r3, #16
    6204:	18fb      	adds	r3, r7, r3
    6206:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    6208:	687b      	ldr	r3, [r7, #4]
    620a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    620c:	2310      	movs	r3, #16
    620e:	18fb      	adds	r3, r7, r3
    6210:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    6212:	687b      	ldr	r3, [r7, #4]
    6214:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    6216:	2310      	movs	r3, #16
    6218:	18fb      	adds	r3, r7, r3
    621a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    621c:	2347      	movs	r3, #71	; 0x47
    621e:	18fb      	adds	r3, r7, r3
    6220:	2200      	movs	r2, #0
    6222:	701a      	strb	r2, [r3, #0]
    6224:	e02c      	b.n	6280 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    6226:	2347      	movs	r3, #71	; 0x47
    6228:	18fb      	adds	r3, r7, r3
    622a:	781a      	ldrb	r2, [r3, #0]
    622c:	2310      	movs	r3, #16
    622e:	18fb      	adds	r3, r7, r3
    6230:	0092      	lsls	r2, r2, #2
    6232:	58d3      	ldr	r3, [r2, r3]
    6234:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    6236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6238:	2b00      	cmp	r3, #0
    623a:	d109      	bne.n	6250 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    623c:	2347      	movs	r3, #71	; 0x47
    623e:	18fb      	adds	r3, r7, r3
    6240:	781a      	ldrb	r2, [r3, #0]
    6242:	68bb      	ldr	r3, [r7, #8]
    6244:	0011      	movs	r1, r2
    6246:	0018      	movs	r0, r3
    6248:	4b3e      	ldr	r3, [pc, #248]	; (6344 <usart_init+0x260>)
    624a:	4798      	blx	r3
    624c:	0003      	movs	r3, r0
    624e:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    6250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6252:	3301      	adds	r3, #1
    6254:	d00d      	beq.n	6272 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    6256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6258:	b2da      	uxtb	r2, r3
    625a:	2320      	movs	r3, #32
    625c:	18fb      	adds	r3, r7, r3
    625e:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    6260:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6262:	0c1b      	lsrs	r3, r3, #16
    6264:	b2db      	uxtb	r3, r3
    6266:	2220      	movs	r2, #32
    6268:	18ba      	adds	r2, r7, r2
    626a:	0011      	movs	r1, r2
    626c:	0018      	movs	r0, r3
    626e:	4b36      	ldr	r3, [pc, #216]	; (6348 <usart_init+0x264>)
    6270:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    6272:	2347      	movs	r3, #71	; 0x47
    6274:	18fb      	adds	r3, r7, r3
    6276:	781a      	ldrb	r2, [r3, #0]
    6278:	2347      	movs	r3, #71	; 0x47
    627a:	18fb      	adds	r3, r7, r3
    627c:	3201      	adds	r2, #1
    627e:	701a      	strb	r2, [r3, #0]
    6280:	2347      	movs	r3, #71	; 0x47
    6282:	18fb      	adds	r3, r7, r3
    6284:	781b      	ldrb	r3, [r3, #0]
    6286:	2b03      	cmp	r3, #3
    6288:	d9cd      	bls.n	6226 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    628a:	2300      	movs	r3, #0
    628c:	63fb      	str	r3, [r7, #60]	; 0x3c
    628e:	e00a      	b.n	62a6 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    6290:	68fa      	ldr	r2, [r7, #12]
    6292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6294:	3302      	adds	r3, #2
    6296:	009b      	lsls	r3, r3, #2
    6298:	18d3      	adds	r3, r2, r3
    629a:	3304      	adds	r3, #4
    629c:	2200      	movs	r2, #0
    629e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    62a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a2:	3301      	adds	r3, #1
    62a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    62a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    62a8:	2b05      	cmp	r3, #5
    62aa:	d9f1      	bls.n	6290 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    62ac:	68fb      	ldr	r3, [r7, #12]
    62ae:	2200      	movs	r2, #0
    62b0:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    62b2:	68fb      	ldr	r3, [r7, #12]
    62b4:	2200      	movs	r2, #0
    62b6:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    62b8:	68fb      	ldr	r3, [r7, #12]
    62ba:	2200      	movs	r2, #0
    62bc:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    62be:	68fb      	ldr	r3, [r7, #12]
    62c0:	2200      	movs	r2, #0
    62c2:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    62c4:	68fb      	ldr	r3, [r7, #12]
    62c6:	2230      	movs	r2, #48	; 0x30
    62c8:	2100      	movs	r1, #0
    62ca:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    62cc:	68fb      	ldr	r3, [r7, #12]
    62ce:	2231      	movs	r2, #49	; 0x31
    62d0:	2100      	movs	r1, #0
    62d2:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    62d4:	68fb      	ldr	r3, [r7, #12]
    62d6:	2232      	movs	r2, #50	; 0x32
    62d8:	2100      	movs	r1, #0
    62da:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    62dc:	68fb      	ldr	r3, [r7, #12]
    62de:	2233      	movs	r2, #51	; 0x33
    62e0:	2100      	movs	r1, #0
    62e2:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    62e4:	68fb      	ldr	r3, [r7, #12]
    62e6:	681b      	ldr	r3, [r3, #0]
    62e8:	2227      	movs	r2, #39	; 0x27
    62ea:	18bc      	adds	r4, r7, r2
    62ec:	0018      	movs	r0, r3
    62ee:	4b0d      	ldr	r3, [pc, #52]	; (6324 <usart_init+0x240>)
    62f0:	4798      	blx	r3
    62f2:	0003      	movs	r3, r0
    62f4:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    62f6:	4a15      	ldr	r2, [pc, #84]	; (634c <usart_init+0x268>)
    62f8:	2327      	movs	r3, #39	; 0x27
    62fa:	18fb      	adds	r3, r7, r3
    62fc:	781b      	ldrb	r3, [r3, #0]
    62fe:	0011      	movs	r1, r2
    6300:	0018      	movs	r0, r3
    6302:	4b13      	ldr	r3, [pc, #76]	; (6350 <usart_init+0x26c>)
    6304:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    6306:	2327      	movs	r3, #39	; 0x27
    6308:	18fb      	adds	r3, r7, r3
    630a:	781a      	ldrb	r2, [r3, #0]
    630c:	4b11      	ldr	r3, [pc, #68]	; (6354 <usart_init+0x270>)
    630e:	0092      	lsls	r2, r2, #2
    6310:	68f9      	ldr	r1, [r7, #12]
    6312:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    6314:	233b      	movs	r3, #59	; 0x3b
    6316:	18fb      	adds	r3, r7, r3
    6318:	781b      	ldrb	r3, [r3, #0]
}
    631a:	0018      	movs	r0, r3
    631c:	46bd      	mov	sp, r7
    631e:	b013      	add	sp, #76	; 0x4c
    6320:	bd90      	pop	{r4, r7, pc}
    6322:	46c0      	nop			; (mov r8, r8)
    6324:	00007039 	.word	0x00007039
    6328:	00005d2d 	.word	0x00005d2d
    632c:	00005d15 	.word	0x00005d15
    6330:	00007c25 	.word	0x00007c25
    6334:	00007c69 	.word	0x00007c69
    6338:	00006df1 	.word	0x00006df1
    633c:	00005e15 	.word	0x00005e15
    6340:	00005d89 	.word	0x00005d89
    6344:	00006e7d 	.word	0x00006e7d
    6348:	00007f11 	.word	0x00007f11
    634c:	00006751 	.word	0x00006751
    6350:	0000709d 	.word	0x0000709d
    6354:	20000468 	.word	0x20000468

00006358 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    6358:	b580      	push	{r7, lr}
    635a:	b084      	sub	sp, #16
    635c:	af00      	add	r7, sp, #0
    635e:	6078      	str	r0, [r7, #4]
    6360:	000a      	movs	r2, r1
    6362:	1cbb      	adds	r3, r7, #2
    6364:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6366:	687b      	ldr	r3, [r7, #4]
    6368:	681b      	ldr	r3, [r3, #0]
    636a:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    636c:	687b      	ldr	r3, [r7, #4]
    636e:	79db      	ldrb	r3, [r3, #7]
    6370:	2201      	movs	r2, #1
    6372:	4053      	eors	r3, r2
    6374:	b2db      	uxtb	r3, r3
    6376:	2b00      	cmp	r3, #0
    6378:	d001      	beq.n	637e <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    637a:	231c      	movs	r3, #28
    637c:	e017      	b.n	63ae <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    637e:	687b      	ldr	r3, [r7, #4]
    6380:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6382:	b29b      	uxth	r3, r3
    6384:	2b00      	cmp	r3, #0
    6386:	d001      	beq.n	638c <usart_write_wait+0x34>
		return STATUS_BUSY;
    6388:	2305      	movs	r3, #5
    638a:	e010      	b.n	63ae <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    638c:	687b      	ldr	r3, [r7, #4]
    638e:	0018      	movs	r0, r3
    6390:	4b09      	ldr	r3, [pc, #36]	; (63b8 <usart_write_wait+0x60>)
    6392:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    6394:	68fb      	ldr	r3, [r7, #12]
    6396:	1cba      	adds	r2, r7, #2
    6398:	8812      	ldrh	r2, [r2, #0]
    639a:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    639c:	46c0      	nop			; (mov r8, r8)
    639e:	68fb      	ldr	r3, [r7, #12]
    63a0:	7e1b      	ldrb	r3, [r3, #24]
    63a2:	b2db      	uxtb	r3, r3
    63a4:	001a      	movs	r2, r3
    63a6:	2302      	movs	r3, #2
    63a8:	4013      	ands	r3, r2
    63aa:	d0f8      	beq.n	639e <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    63ac:	2300      	movs	r3, #0
}
    63ae:	0018      	movs	r0, r3
    63b0:	46bd      	mov	sp, r7
    63b2:	b004      	add	sp, #16
    63b4:	bd80      	pop	{r7, pc}
    63b6:	46c0      	nop			; (mov r8, r8)
    63b8:	00005df1 	.word	0x00005df1

000063bc <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    63bc:	b580      	push	{r7, lr}
    63be:	b08a      	sub	sp, #40	; 0x28
    63c0:	af00      	add	r7, sp, #0
    63c2:	60f8      	str	r0, [r7, #12]
    63c4:	60b9      	str	r1, [r7, #8]
    63c6:	1dbb      	adds	r3, r7, #6
    63c8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    63ca:	1dbb      	adds	r3, r7, #6
    63cc:	881b      	ldrh	r3, [r3, #0]
    63ce:	2b00      	cmp	r3, #0
    63d0:	d101      	bne.n	63d6 <usart_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    63d2:	2317      	movs	r3, #23
    63d4:	e07e      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    63d6:	68fb      	ldr	r3, [r7, #12]
    63d8:	79db      	ldrb	r3, [r3, #7]
    63da:	2201      	movs	r2, #1
    63dc:	4053      	eors	r3, r2
    63de:	b2db      	uxtb	r3, r3
    63e0:	2b00      	cmp	r3, #0
    63e2:	d001      	beq.n	63e8 <usart_write_buffer_wait+0x2c>
		return STATUS_ERR_DENIED;
    63e4:	231c      	movs	r3, #28
    63e6:	e075      	b.n	64d4 <usart_write_buffer_wait+0x118>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    63e8:	68fb      	ldr	r3, [r7, #12]
    63ea:	681b      	ldr	r3, [r3, #0]
    63ec:	617b      	str	r3, [r7, #20]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    63ee:	68fb      	ldr	r3, [r7, #12]
    63f0:	0018      	movs	r0, r3
    63f2:	4b3a      	ldr	r3, [pc, #232]	; (64dc <usart_write_buffer_wait+0x120>)
    63f4:	4798      	blx	r3

	uint16_t tx_pos = 0;
    63f6:	2326      	movs	r3, #38	; 0x26
    63f8:	18fb      	adds	r3, r7, r3
    63fa:	2200      	movs	r2, #0
    63fc:	801a      	strh	r2, [r3, #0]

	/* Blocks while buffer is being transferred */
	while (length--) {
    63fe:	e048      	b.n	6492 <usart_write_buffer_wait+0xd6>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6400:	2300      	movs	r3, #0
    6402:	623b      	str	r3, [r7, #32]
    6404:	e00f      	b.n	6426 <usart_write_buffer_wait+0x6a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    6406:	697b      	ldr	r3, [r7, #20]
    6408:	7e1b      	ldrb	r3, [r3, #24]
    640a:	b2db      	uxtb	r3, r3
    640c:	001a      	movs	r2, r3
    640e:	2301      	movs	r3, #1
    6410:	4013      	ands	r3, r2
    6412:	d10d      	bne.n	6430 <usart_write_buffer_wait+0x74>
				break;
			} else if (i == USART_TIMEOUT) {
    6414:	6a3b      	ldr	r3, [r7, #32]
    6416:	4a32      	ldr	r2, [pc, #200]	; (64e0 <usart_write_buffer_wait+0x124>)
    6418:	4293      	cmp	r3, r2
    641a:	d101      	bne.n	6420 <usart_write_buffer_wait+0x64>
				return STATUS_ERR_TIMEOUT;
    641c:	2312      	movs	r3, #18
    641e:	e059      	b.n	64d4 <usart_write_buffer_wait+0x118>
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    6420:	6a3b      	ldr	r3, [r7, #32]
    6422:	3301      	adds	r3, #1
    6424:	623b      	str	r3, [r7, #32]
    6426:	6a3b      	ldr	r3, [r7, #32]
    6428:	4a2d      	ldr	r2, [pc, #180]	; (64e0 <usart_write_buffer_wait+0x124>)
    642a:	4293      	cmp	r3, r2
    642c:	d9eb      	bls.n	6406 <usart_write_buffer_wait+0x4a>
    642e:	e000      	b.n	6432 <usart_write_buffer_wait+0x76>
				break;
    6430:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    6432:	2326      	movs	r3, #38	; 0x26
    6434:	18fb      	adds	r3, r7, r3
    6436:	881b      	ldrh	r3, [r3, #0]
    6438:	2226      	movs	r2, #38	; 0x26
    643a:	18ba      	adds	r2, r7, r2
    643c:	1c59      	adds	r1, r3, #1
    643e:	8011      	strh	r1, [r2, #0]
    6440:	001a      	movs	r2, r3
    6442:	68bb      	ldr	r3, [r7, #8]
    6444:	189b      	adds	r3, r3, r2
    6446:	781a      	ldrb	r2, [r3, #0]
    6448:	231e      	movs	r3, #30
    644a:	18fb      	adds	r3, r7, r3
    644c:	801a      	strh	r2, [r3, #0]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    644e:	68fb      	ldr	r3, [r7, #12]
    6450:	795b      	ldrb	r3, [r3, #5]
    6452:	2b01      	cmp	r3, #1
    6454:	d115      	bne.n	6482 <usart_write_buffer_wait+0xc6>
			data_to_send |= (tx_data[tx_pos++] << 8);
    6456:	2326      	movs	r3, #38	; 0x26
    6458:	18fb      	adds	r3, r7, r3
    645a:	881b      	ldrh	r3, [r3, #0]
    645c:	2226      	movs	r2, #38	; 0x26
    645e:	18ba      	adds	r2, r7, r2
    6460:	1c59      	adds	r1, r3, #1
    6462:	8011      	strh	r1, [r2, #0]
    6464:	001a      	movs	r2, r3
    6466:	68bb      	ldr	r3, [r7, #8]
    6468:	189b      	adds	r3, r3, r2
    646a:	781b      	ldrb	r3, [r3, #0]
    646c:	021b      	lsls	r3, r3, #8
    646e:	b21a      	sxth	r2, r3
    6470:	231e      	movs	r3, #30
    6472:	18fb      	adds	r3, r7, r3
    6474:	2100      	movs	r1, #0
    6476:	5e5b      	ldrsh	r3, [r3, r1]
    6478:	4313      	orrs	r3, r2
    647a:	b21a      	sxth	r2, r3
    647c:	231e      	movs	r3, #30
    647e:	18fb      	adds	r3, r7, r3
    6480:	801a      	strh	r2, [r3, #0]
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    6482:	231e      	movs	r3, #30
    6484:	18fb      	adds	r3, r7, r3
    6486:	881a      	ldrh	r2, [r3, #0]
    6488:	68fb      	ldr	r3, [r7, #12]
    648a:	0011      	movs	r1, r2
    648c:	0018      	movs	r0, r3
    648e:	4b15      	ldr	r3, [pc, #84]	; (64e4 <usart_write_buffer_wait+0x128>)
    6490:	4798      	blx	r3
	while (length--) {
    6492:	1dbb      	adds	r3, r7, #6
    6494:	881b      	ldrh	r3, [r3, #0]
    6496:	1dba      	adds	r2, r7, #6
    6498:	1e59      	subs	r1, r3, #1
    649a:	8011      	strh	r1, [r2, #0]
    649c:	2b00      	cmp	r3, #0
    649e:	d1af      	bne.n	6400 <usart_write_buffer_wait+0x44>
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64a0:	2300      	movs	r3, #0
    64a2:	61bb      	str	r3, [r7, #24]
    64a4:	e00f      	b.n	64c6 <usart_write_buffer_wait+0x10a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    64a6:	697b      	ldr	r3, [r7, #20]
    64a8:	7e1b      	ldrb	r3, [r3, #24]
    64aa:	b2db      	uxtb	r3, r3
    64ac:	001a      	movs	r2, r3
    64ae:	2302      	movs	r3, #2
    64b0:	4013      	ands	r3, r2
    64b2:	d10d      	bne.n	64d0 <usart_write_buffer_wait+0x114>
			break;
		} else if (i == USART_TIMEOUT) {
    64b4:	69bb      	ldr	r3, [r7, #24]
    64b6:	4a0a      	ldr	r2, [pc, #40]	; (64e0 <usart_write_buffer_wait+0x124>)
    64b8:	4293      	cmp	r3, r2
    64ba:	d101      	bne.n	64c0 <usart_write_buffer_wait+0x104>
			return STATUS_ERR_TIMEOUT;
    64bc:	2312      	movs	r3, #18
    64be:	e009      	b.n	64d4 <usart_write_buffer_wait+0x118>
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    64c0:	69bb      	ldr	r3, [r7, #24]
    64c2:	3301      	adds	r3, #1
    64c4:	61bb      	str	r3, [r7, #24]
    64c6:	69bb      	ldr	r3, [r7, #24]
    64c8:	4a05      	ldr	r2, [pc, #20]	; (64e0 <usart_write_buffer_wait+0x124>)
    64ca:	4293      	cmp	r3, r2
    64cc:	d9eb      	bls.n	64a6 <usart_write_buffer_wait+0xea>
    64ce:	e000      	b.n	64d2 <usart_write_buffer_wait+0x116>
			break;
    64d0:	46c0      	nop			; (mov r8, r8)
		}
	}

	return STATUS_OK;
    64d2:	2300      	movs	r3, #0
}
    64d4:	0018      	movs	r0, r3
    64d6:	46bd      	mov	sp, r7
    64d8:	b00a      	add	sp, #40	; 0x28
    64da:	bd80      	pop	{r7, pc}
    64dc:	00005df1 	.word	0x00005df1
    64e0:	0000ffff 	.word	0x0000ffff
    64e4:	00006359 	.word	0x00006359

000064e8 <system_interrupt_enter_critical_section>:
{
    64e8:	b580      	push	{r7, lr}
    64ea:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    64ec:	4b02      	ldr	r3, [pc, #8]	; (64f8 <system_interrupt_enter_critical_section+0x10>)
    64ee:	4798      	blx	r3
}
    64f0:	46c0      	nop			; (mov r8, r8)
    64f2:	46bd      	mov	sp, r7
    64f4:	bd80      	pop	{r7, pc}
    64f6:	46c0      	nop			; (mov r8, r8)
    64f8:	00007271 	.word	0x00007271

000064fc <system_interrupt_leave_critical_section>:
{
    64fc:	b580      	push	{r7, lr}
    64fe:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    6500:	4b02      	ldr	r3, [pc, #8]	; (650c <system_interrupt_leave_critical_section+0x10>)
    6502:	4798      	blx	r3
}
    6504:	46c0      	nop			; (mov r8, r8)
    6506:	46bd      	mov	sp, r7
    6508:	bd80      	pop	{r7, pc}
    650a:	46c0      	nop			; (mov r8, r8)
    650c:	000072c5 	.word	0x000072c5

00006510 <usart_is_syncing>:
{
    6510:	b580      	push	{r7, lr}
    6512:	b084      	sub	sp, #16
    6514:	af00      	add	r7, sp, #0
    6516:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    6518:	687b      	ldr	r3, [r7, #4]
    651a:	681b      	ldr	r3, [r3, #0]
    651c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    651e:	68fb      	ldr	r3, [r7, #12]
    6520:	69db      	ldr	r3, [r3, #28]
    6522:	1e5a      	subs	r2, r3, #1
    6524:	4193      	sbcs	r3, r2
    6526:	b2db      	uxtb	r3, r3
}
    6528:	0018      	movs	r0, r3
    652a:	46bd      	mov	sp, r7
    652c:	b004      	add	sp, #16
    652e:	bd80      	pop	{r7, pc}

00006530 <_usart_wait_for_sync>:
{
    6530:	b580      	push	{r7, lr}
    6532:	b082      	sub	sp, #8
    6534:	af00      	add	r7, sp, #0
    6536:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    6538:	46c0      	nop			; (mov r8, r8)
    653a:	687b      	ldr	r3, [r7, #4]
    653c:	0018      	movs	r0, r3
    653e:	4b04      	ldr	r3, [pc, #16]	; (6550 <_usart_wait_for_sync+0x20>)
    6540:	4798      	blx	r3
    6542:	1e03      	subs	r3, r0, #0
    6544:	d1f9      	bne.n	653a <_usart_wait_for_sync+0xa>
}
    6546:	46c0      	nop			; (mov r8, r8)
    6548:	46bd      	mov	sp, r7
    654a:	b002      	add	sp, #8
    654c:	bd80      	pop	{r7, pc}
    654e:	46c0      	nop			; (mov r8, r8)
    6550:	00006511 	.word	0x00006511

00006554 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6554:	b580      	push	{r7, lr}
    6556:	b086      	sub	sp, #24
    6558:	af00      	add	r7, sp, #0
    655a:	60f8      	str	r0, [r7, #12]
    655c:	60b9      	str	r1, [r7, #8]
    655e:	1dbb      	adds	r3, r7, #6
    6560:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6562:	68fb      	ldr	r3, [r7, #12]
    6564:	681b      	ldr	r3, [r3, #0]
    6566:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    6568:	4b0f      	ldr	r3, [pc, #60]	; (65a8 <_usart_write_buffer+0x54>)
    656a:	4798      	blx	r3

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    656c:	68fb      	ldr	r3, [r7, #12]
    656e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6570:	b29b      	uxth	r3, r3
    6572:	2b00      	cmp	r3, #0
    6574:	d003      	beq.n	657e <_usart_write_buffer+0x2a>
		system_interrupt_leave_critical_section();
    6576:	4b0d      	ldr	r3, [pc, #52]	; (65ac <_usart_write_buffer+0x58>)
    6578:	4798      	blx	r3
		return STATUS_BUSY;
    657a:	2305      	movs	r3, #5
    657c:	e010      	b.n	65a0 <_usart_write_buffer+0x4c>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    657e:	68fb      	ldr	r3, [r7, #12]
    6580:	1dba      	adds	r2, r7, #6
    6582:	8812      	ldrh	r2, [r2, #0]
    6584:	85da      	strh	r2, [r3, #46]	; 0x2e

	system_interrupt_leave_critical_section();
    6586:	4b09      	ldr	r3, [pc, #36]	; (65ac <_usart_write_buffer+0x58>)
    6588:	4798      	blx	r3

	module->tx_buffer_ptr              = tx_data;
    658a:	68fb      	ldr	r3, [r7, #12]
    658c:	68ba      	ldr	r2, [r7, #8]
    658e:	629a      	str	r2, [r3, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    6590:	68fb      	ldr	r3, [r7, #12]
    6592:	2233      	movs	r2, #51	; 0x33
    6594:	2105      	movs	r1, #5
    6596:	5499      	strb	r1, [r3, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    6598:	697b      	ldr	r3, [r7, #20]
    659a:	2201      	movs	r2, #1
    659c:	759a      	strb	r2, [r3, #22]

	return STATUS_OK;
    659e:	2300      	movs	r3, #0
}
    65a0:	0018      	movs	r0, r3
    65a2:	46bd      	mov	sp, r7
    65a4:	b006      	add	sp, #24
    65a6:	bd80      	pop	{r7, pc}
    65a8:	000064e9 	.word	0x000064e9
    65ac:	000064fd 	.word	0x000064fd

000065b0 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    65b0:	b580      	push	{r7, lr}
    65b2:	b086      	sub	sp, #24
    65b4:	af00      	add	r7, sp, #0
    65b6:	60f8      	str	r0, [r7, #12]
    65b8:	60b9      	str	r1, [r7, #8]
    65ba:	1dbb      	adds	r3, r7, #6
    65bc:	801a      	strh	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    65be:	68fb      	ldr	r3, [r7, #12]
    65c0:	681b      	ldr	r3, [r3, #0]
    65c2:	617b      	str	r3, [r7, #20]

	system_interrupt_enter_critical_section();
    65c4:	4b16      	ldr	r3, [pc, #88]	; (6620 <_usart_read_buffer+0x70>)
    65c6:	4798      	blx	r3

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    65c8:	68fb      	ldr	r3, [r7, #12]
    65ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    65cc:	b29b      	uxth	r3, r3
    65ce:	2b00      	cmp	r3, #0
    65d0:	d003      	beq.n	65da <_usart_read_buffer+0x2a>
		system_interrupt_leave_critical_section();
    65d2:	4b14      	ldr	r3, [pc, #80]	; (6624 <_usart_read_buffer+0x74>)
    65d4:	4798      	blx	r3
		return STATUS_BUSY;
    65d6:	2305      	movs	r3, #5
    65d8:	e01e      	b.n	6618 <_usart_read_buffer+0x68>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    65da:	68fb      	ldr	r3, [r7, #12]
    65dc:	1dba      	adds	r2, r7, #6
    65de:	8812      	ldrh	r2, [r2, #0]
    65e0:	859a      	strh	r2, [r3, #44]	; 0x2c

	system_interrupt_leave_critical_section();
    65e2:	4b10      	ldr	r3, [pc, #64]	; (6624 <_usart_read_buffer+0x74>)
    65e4:	4798      	blx	r3

	module->rx_buffer_ptr              = rx_data;
    65e6:	68fb      	ldr	r3, [r7, #12]
    65e8:	68ba      	ldr	r2, [r7, #8]
    65ea:	625a      	str	r2, [r3, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    65ec:	68fb      	ldr	r3, [r7, #12]
    65ee:	2232      	movs	r2, #50	; 0x32
    65f0:	2105      	movs	r1, #5
    65f2:	5499      	strb	r1, [r3, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    65f4:	697b      	ldr	r3, [r7, #20]
    65f6:	2204      	movs	r2, #4
    65f8:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    65fa:	68fb      	ldr	r3, [r7, #12]
    65fc:	7a1b      	ldrb	r3, [r3, #8]
    65fe:	2b00      	cmp	r3, #0
    6600:	d002      	beq.n	6608 <_usart_read_buffer+0x58>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    6602:	697b      	ldr	r3, [r7, #20]
    6604:	2220      	movs	r2, #32
    6606:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    6608:	68fb      	ldr	r3, [r7, #12]
    660a:	7a5b      	ldrb	r3, [r3, #9]
    660c:	2b00      	cmp	r3, #0
    660e:	d002      	beq.n	6616 <_usart_read_buffer+0x66>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    6610:	697b      	ldr	r3, [r7, #20]
    6612:	2208      	movs	r2, #8
    6614:	759a      	strb	r2, [r3, #22]
	}
#endif

	return STATUS_OK;
    6616:	2300      	movs	r3, #0
}
    6618:	0018      	movs	r0, r3
    661a:	46bd      	mov	sp, r7
    661c:	b006      	add	sp, #24
    661e:	bd80      	pop	{r7, pc}
    6620:	000064e9 	.word	0x000064e9
    6624:	000064fd 	.word	0x000064fd

00006628 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    6628:	b580      	push	{r7, lr}
    662a:	b084      	sub	sp, #16
    662c:	af00      	add	r7, sp, #0
    662e:	60f8      	str	r0, [r7, #12]
    6630:	60b9      	str	r1, [r7, #8]
    6632:	1dbb      	adds	r3, r7, #6
    6634:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    6636:	1dbb      	adds	r3, r7, #6
    6638:	881b      	ldrh	r3, [r3, #0]
    663a:	2b00      	cmp	r3, #0
    663c:	d101      	bne.n	6642 <usart_write_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    663e:	2317      	movs	r3, #23
    6640:	e010      	b.n	6664 <usart_write_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    6642:	68fb      	ldr	r3, [r7, #12]
    6644:	79db      	ldrb	r3, [r3, #7]
    6646:	2201      	movs	r2, #1
    6648:	4053      	eors	r3, r2
    664a:	b2db      	uxtb	r3, r3
    664c:	2b00      	cmp	r3, #0
    664e:	d001      	beq.n	6654 <usart_write_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    6650:	231c      	movs	r3, #28
    6652:	e007      	b.n	6664 <usart_write_buffer_job+0x3c>
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    6654:	1dbb      	adds	r3, r7, #6
    6656:	881a      	ldrh	r2, [r3, #0]
    6658:	68b9      	ldr	r1, [r7, #8]
    665a:	68fb      	ldr	r3, [r7, #12]
    665c:	0018      	movs	r0, r3
    665e:	4b03      	ldr	r3, [pc, #12]	; (666c <usart_write_buffer_job+0x44>)
    6660:	4798      	blx	r3
    6662:	0003      	movs	r3, r0
}
    6664:	0018      	movs	r0, r3
    6666:	46bd      	mov	sp, r7
    6668:	b004      	add	sp, #16
    666a:	bd80      	pop	{r7, pc}
    666c:	00006555 	.word	0x00006555

00006670 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    6670:	b580      	push	{r7, lr}
    6672:	b084      	sub	sp, #16
    6674:	af00      	add	r7, sp, #0
    6676:	60f8      	str	r0, [r7, #12]
    6678:	60b9      	str	r1, [r7, #8]
    667a:	1dbb      	adds	r3, r7, #6
    667c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    667e:	1dbb      	adds	r3, r7, #6
    6680:	881b      	ldrh	r3, [r3, #0]
    6682:	2b00      	cmp	r3, #0
    6684:	d101      	bne.n	668a <usart_read_buffer_job+0x1a>
		return STATUS_ERR_INVALID_ARG;
    6686:	2317      	movs	r3, #23
    6688:	e010      	b.n	66ac <usart_read_buffer_job+0x3c>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    668a:	68fb      	ldr	r3, [r7, #12]
    668c:	799b      	ldrb	r3, [r3, #6]
    668e:	2201      	movs	r2, #1
    6690:	4053      	eors	r3, r2
    6692:	b2db      	uxtb	r3, r3
    6694:	2b00      	cmp	r3, #0
    6696:	d001      	beq.n	669c <usart_read_buffer_job+0x2c>
		return STATUS_ERR_DENIED;
    6698:	231c      	movs	r3, #28
    669a:	e007      	b.n	66ac <usart_read_buffer_job+0x3c>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    669c:	1dbb      	adds	r3, r7, #6
    669e:	881a      	ldrh	r2, [r3, #0]
    66a0:	68b9      	ldr	r1, [r7, #8]
    66a2:	68fb      	ldr	r3, [r7, #12]
    66a4:	0018      	movs	r0, r3
    66a6:	4b03      	ldr	r3, [pc, #12]	; (66b4 <usart_read_buffer_job+0x44>)
    66a8:	4798      	blx	r3
    66aa:	0003      	movs	r3, r0
}
    66ac:	0018      	movs	r0, r3
    66ae:	46bd      	mov	sp, r7
    66b0:	b004      	add	sp, #16
    66b2:	bd80      	pop	{r7, pc}
    66b4:	000065b1 	.word	0x000065b1

000066b8 <usart_abort_job>:
 * \param[in]  transceiver_type  Transfer type to cancel
 */
void usart_abort_job(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    66b8:	b580      	push	{r7, lr}
    66ba:	b084      	sub	sp, #16
    66bc:	af00      	add	r7, sp, #0
    66be:	6078      	str	r0, [r7, #4]
    66c0:	000a      	movs	r2, r1
    66c2:	1cfb      	adds	r3, r7, #3
    66c4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    66c6:	687b      	ldr	r3, [r7, #4]
    66c8:	681b      	ldr	r3, [r3, #0]
    66ca:	60fb      	str	r3, [r7, #12]

	switch(transceiver_type) {
    66cc:	1cfb      	adds	r3, r7, #3
    66ce:	781b      	ldrb	r3, [r3, #0]
    66d0:	2b00      	cmp	r3, #0
    66d2:	d002      	beq.n	66da <usart_abort_job+0x22>
    66d4:	2b01      	cmp	r3, #1
    66d6:	d007      	beq.n	66e8 <usart_abort_job+0x30>
			/* Clear the software reception buffer */
			module->remaining_tx_buffer_length = 0;

			break;
	}
}
    66d8:	e00d      	b.n	66f6 <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    66da:	68fb      	ldr	r3, [r7, #12]
    66dc:	2204      	movs	r2, #4
    66de:	761a      	strb	r2, [r3, #24]
			module->remaining_rx_buffer_length = 0;
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	2200      	movs	r2, #0
    66e4:	859a      	strh	r2, [r3, #44]	; 0x2c
			break;
    66e6:	e006      	b.n	66f6 <usart_abort_job+0x3e>
			usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
    66e8:	68fb      	ldr	r3, [r7, #12]
    66ea:	2202      	movs	r2, #2
    66ec:	761a      	strb	r2, [r3, #24]
			module->remaining_tx_buffer_length = 0;
    66ee:	687b      	ldr	r3, [r7, #4]
    66f0:	2200      	movs	r2, #0
    66f2:	85da      	strh	r2, [r3, #46]	; 0x2e
			break;
    66f4:	46c0      	nop			; (mov r8, r8)
}
    66f6:	46c0      	nop			; (mov r8, r8)
    66f8:	46bd      	mov	sp, r7
    66fa:	b004      	add	sp, #16
    66fc:	bd80      	pop	{r7, pc}

000066fe <usart_get_job_status>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid transceiver enum given
 */
enum status_code usart_get_job_status(
		struct usart_module *const module,
		enum usart_transceiver_type transceiver_type)
{
    66fe:	b580      	push	{r7, lr}
    6700:	b084      	sub	sp, #16
    6702:	af00      	add	r7, sp, #0
    6704:	6078      	str	r0, [r7, #4]
    6706:	000a      	movs	r2, r1
    6708:	1cfb      	adds	r3, r7, #3
    670a:	701a      	strb	r2, [r3, #0]
	Assert(module);

	/* Variable for status code */
	enum status_code status_code;

	switch(transceiver_type) {
    670c:	1cfb      	adds	r3, r7, #3
    670e:	781b      	ldrb	r3, [r3, #0]
    6710:	2b00      	cmp	r3, #0
    6712:	d002      	beq.n	671a <usart_get_job_status+0x1c>
    6714:	2b01      	cmp	r3, #1
    6716:	d007      	beq.n	6728 <usart_get_job_status+0x2a>
    6718:	e00d      	b.n	6736 <usart_get_job_status+0x38>
	case USART_TRANSCEIVER_RX:
			status_code = module->rx_status;
    671a:	230f      	movs	r3, #15
    671c:	18fb      	adds	r3, r7, r3
    671e:	687a      	ldr	r2, [r7, #4]
    6720:	2132      	movs	r1, #50	; 0x32
    6722:	5c52      	ldrb	r2, [r2, r1]
    6724:	701a      	strb	r2, [r3, #0]
			break;
    6726:	e00b      	b.n	6740 <usart_get_job_status+0x42>

	case USART_TRANSCEIVER_TX:
			status_code = module->tx_status;
    6728:	230f      	movs	r3, #15
    672a:	18fb      	adds	r3, r7, r3
    672c:	687a      	ldr	r2, [r7, #4]
    672e:	2133      	movs	r1, #51	; 0x33
    6730:	5c52      	ldrb	r2, [r2, r1]
    6732:	701a      	strb	r2, [r3, #0]
			break;
    6734:	e004      	b.n	6740 <usart_get_job_status+0x42>

	default:
			status_code = STATUS_ERR_INVALID_ARG;
    6736:	230f      	movs	r3, #15
    6738:	18fb      	adds	r3, r7, r3
    673a:	2217      	movs	r2, #23
    673c:	701a      	strb	r2, [r3, #0]
			break;
    673e:	46c0      	nop			; (mov r8, r8)
	}

	return status_code;
    6740:	230f      	movs	r3, #15
    6742:	18fb      	adds	r3, r7, r3
    6744:	781b      	ldrb	r3, [r3, #0]
}
    6746:	0018      	movs	r0, r3
    6748:	46bd      	mov	sp, r7
    674a:	b004      	add	sp, #16
    674c:	bd80      	pop	{r7, pc}
	...

00006750 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    6750:	b580      	push	{r7, lr}
    6752:	b088      	sub	sp, #32
    6754:	af00      	add	r7, sp, #0
    6756:	0002      	movs	r2, r0
    6758:	1dfb      	adds	r3, r7, #7
    675a:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    675c:	1dfb      	adds	r3, r7, #7
    675e:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    6760:	4ba3      	ldr	r3, [pc, #652]	; (69f0 <_usart_interrupt_handler+0x2a0>)
    6762:	0092      	lsls	r2, r2, #2
    6764:	58d3      	ldr	r3, [r2, r3]
    6766:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    6768:	69bb      	ldr	r3, [r7, #24]
    676a:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    676c:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    676e:	69bb      	ldr	r3, [r7, #24]
    6770:	0018      	movs	r0, r3
    6772:	4ba0      	ldr	r3, [pc, #640]	; (69f4 <_usart_interrupt_handler+0x2a4>)
    6774:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    6776:	697b      	ldr	r3, [r7, #20]
    6778:	7e1b      	ldrb	r3, [r3, #24]
    677a:	b2da      	uxtb	r2, r3
    677c:	2312      	movs	r3, #18
    677e:	18fb      	adds	r3, r7, r3
    6780:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    6782:	697b      	ldr	r3, [r7, #20]
    6784:	7d9b      	ldrb	r3, [r3, #22]
    6786:	b2db      	uxtb	r3, r3
    6788:	b29a      	uxth	r2, r3
    678a:	2312      	movs	r3, #18
    678c:	18fb      	adds	r3, r7, r3
    678e:	2112      	movs	r1, #18
    6790:	1879      	adds	r1, r7, r1
    6792:	8809      	ldrh	r1, [r1, #0]
    6794:	400a      	ands	r2, r1
    6796:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    6798:	69bb      	ldr	r3, [r7, #24]
    679a:	2230      	movs	r2, #48	; 0x30
    679c:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    679e:	69ba      	ldr	r2, [r7, #24]
    67a0:	2131      	movs	r1, #49	; 0x31
    67a2:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    67a4:	4013      	ands	r3, r2
    67a6:	b2da      	uxtb	r2, r3
    67a8:	2310      	movs	r3, #16
    67aa:	18fb      	adds	r3, r7, r3
    67ac:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    67ae:	2312      	movs	r3, #18
    67b0:	18fb      	adds	r3, r7, r3
    67b2:	881b      	ldrh	r3, [r3, #0]
    67b4:	2201      	movs	r2, #1
    67b6:	4013      	ands	r3, r2
    67b8:	d044      	beq.n	6844 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    67ba:	69bb      	ldr	r3, [r7, #24]
    67bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    67be:	b29b      	uxth	r3, r3
    67c0:	2b00      	cmp	r3, #0
    67c2:	d03c      	beq.n	683e <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    67c4:	69bb      	ldr	r3, [r7, #24]
    67c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67c8:	781b      	ldrb	r3, [r3, #0]
    67ca:	b2da      	uxtb	r2, r3
    67cc:	231c      	movs	r3, #28
    67ce:	18fb      	adds	r3, r7, r3
    67d0:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    67d2:	69bb      	ldr	r3, [r7, #24]
    67d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67d6:	1c5a      	adds	r2, r3, #1
    67d8:	69bb      	ldr	r3, [r7, #24]
    67da:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    67dc:	69bb      	ldr	r3, [r7, #24]
    67de:	795b      	ldrb	r3, [r3, #5]
    67e0:	2b01      	cmp	r3, #1
    67e2:	d113      	bne.n	680c <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    67e4:	69bb      	ldr	r3, [r7, #24]
    67e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    67e8:	781b      	ldrb	r3, [r3, #0]
    67ea:	b2db      	uxtb	r3, r3
    67ec:	021b      	lsls	r3, r3, #8
    67ee:	b21a      	sxth	r2, r3
    67f0:	231c      	movs	r3, #28
    67f2:	18fb      	adds	r3, r7, r3
    67f4:	2100      	movs	r1, #0
    67f6:	5e5b      	ldrsh	r3, [r3, r1]
    67f8:	4313      	orrs	r3, r2
    67fa:	b21a      	sxth	r2, r3
    67fc:	231c      	movs	r3, #28
    67fe:	18fb      	adds	r3, r7, r3
    6800:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    6802:	69bb      	ldr	r3, [r7, #24]
    6804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6806:	1c5a      	adds	r2, r3, #1
    6808:	69bb      	ldr	r3, [r7, #24]
    680a:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    680c:	231c      	movs	r3, #28
    680e:	18fb      	adds	r3, r7, r3
    6810:	881b      	ldrh	r3, [r3, #0]
    6812:	05db      	lsls	r3, r3, #23
    6814:	0ddb      	lsrs	r3, r3, #23
    6816:	b29a      	uxth	r2, r3
    6818:	697b      	ldr	r3, [r7, #20]
    681a:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    681c:	69bb      	ldr	r3, [r7, #24]
    681e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    6820:	b29b      	uxth	r3, r3
    6822:	3b01      	subs	r3, #1
    6824:	b29b      	uxth	r3, r3
    6826:	69ba      	ldr	r2, [r7, #24]
    6828:	1c19      	adds	r1, r3, #0
    682a:	85d1      	strh	r1, [r2, #46]	; 0x2e
    682c:	2b00      	cmp	r3, #0
    682e:	d109      	bne.n	6844 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    6830:	697b      	ldr	r3, [r7, #20]
    6832:	2201      	movs	r2, #1
    6834:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    6836:	697b      	ldr	r3, [r7, #20]
    6838:	2202      	movs	r2, #2
    683a:	759a      	strb	r2, [r3, #22]
    683c:	e002      	b.n	6844 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    683e:	697b      	ldr	r3, [r7, #20]
    6840:	2201      	movs	r2, #1
    6842:	751a      	strb	r2, [r3, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    6844:	2312      	movs	r3, #18
    6846:	18fb      	adds	r3, r7, r3
    6848:	881b      	ldrh	r3, [r3, #0]
    684a:	2202      	movs	r2, #2
    684c:	4013      	ands	r3, r2
    684e:	d011      	beq.n	6874 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    6850:	697b      	ldr	r3, [r7, #20]
    6852:	2202      	movs	r2, #2
    6854:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    6856:	69bb      	ldr	r3, [r7, #24]
    6858:	2233      	movs	r2, #51	; 0x33
    685a:	2100      	movs	r1, #0
    685c:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    685e:	2310      	movs	r3, #16
    6860:	18fb      	adds	r3, r7, r3
    6862:	881b      	ldrh	r3, [r3, #0]
    6864:	2201      	movs	r2, #1
    6866:	4013      	ands	r3, r2
    6868:	d004      	beq.n	6874 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    686a:	69bb      	ldr	r3, [r7, #24]
    686c:	68db      	ldr	r3, [r3, #12]
    686e:	69ba      	ldr	r2, [r7, #24]
    6870:	0010      	movs	r0, r2
    6872:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    6874:	2312      	movs	r3, #18
    6876:	18fb      	adds	r3, r7, r3
    6878:	881b      	ldrh	r3, [r3, #0]
    687a:	2204      	movs	r2, #4
    687c:	4013      	ands	r3, r2
    687e:	d100      	bne.n	6882 <_usart_interrupt_handler+0x132>
    6880:	e0bd      	b.n	69fe <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    6882:	69bb      	ldr	r3, [r7, #24]
    6884:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    6886:	b29b      	uxth	r3, r3
    6888:	2b00      	cmp	r3, #0
    688a:	d100      	bne.n	688e <_usart_interrupt_handler+0x13e>
    688c:	e0b4      	b.n	69f8 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    688e:	697b      	ldr	r3, [r7, #20]
    6890:	8b5b      	ldrh	r3, [r3, #26]
    6892:	b29b      	uxth	r3, r3
    6894:	b2da      	uxtb	r2, r3
    6896:	231f      	movs	r3, #31
    6898:	18fb      	adds	r3, r7, r3
    689a:	213f      	movs	r1, #63	; 0x3f
    689c:	400a      	ands	r2, r1
    689e:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    68a0:	231f      	movs	r3, #31
    68a2:	18fb      	adds	r3, r7, r3
    68a4:	781b      	ldrb	r3, [r3, #0]
    68a6:	2208      	movs	r2, #8
    68a8:	4013      	ands	r3, r2
    68aa:	d007      	beq.n	68bc <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    68ac:	231f      	movs	r3, #31
    68ae:	18fb      	adds	r3, r7, r3
    68b0:	221f      	movs	r2, #31
    68b2:	18ba      	adds	r2, r7, r2
    68b4:	7812      	ldrb	r2, [r2, #0]
    68b6:	2108      	movs	r1, #8
    68b8:	438a      	bics	r2, r1
    68ba:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    68bc:	231f      	movs	r3, #31
    68be:	18fb      	adds	r3, r7, r3
    68c0:	781b      	ldrb	r3, [r3, #0]
    68c2:	2b00      	cmp	r3, #0
    68c4:	d050      	beq.n	6968 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    68c6:	231f      	movs	r3, #31
    68c8:	18fb      	adds	r3, r7, r3
    68ca:	781b      	ldrb	r3, [r3, #0]
    68cc:	2202      	movs	r2, #2
    68ce:	4013      	ands	r3, r2
    68d0:	d007      	beq.n	68e2 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    68d2:	69bb      	ldr	r3, [r7, #24]
    68d4:	2232      	movs	r2, #50	; 0x32
    68d6:	211a      	movs	r1, #26
    68d8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    68da:	697b      	ldr	r3, [r7, #20]
    68dc:	2202      	movs	r2, #2
    68de:	835a      	strh	r2, [r3, #26]
    68e0:	e036      	b.n	6950 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    68e2:	231f      	movs	r3, #31
    68e4:	18fb      	adds	r3, r7, r3
    68e6:	781b      	ldrb	r3, [r3, #0]
    68e8:	2204      	movs	r2, #4
    68ea:	4013      	ands	r3, r2
    68ec:	d007      	beq.n	68fe <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    68ee:	69bb      	ldr	r3, [r7, #24]
    68f0:	2232      	movs	r2, #50	; 0x32
    68f2:	211e      	movs	r1, #30
    68f4:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    68f6:	697b      	ldr	r3, [r7, #20]
    68f8:	2204      	movs	r2, #4
    68fa:	835a      	strh	r2, [r3, #26]
    68fc:	e028      	b.n	6950 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    68fe:	231f      	movs	r3, #31
    6900:	18fb      	adds	r3, r7, r3
    6902:	781b      	ldrb	r3, [r3, #0]
    6904:	2201      	movs	r2, #1
    6906:	4013      	ands	r3, r2
    6908:	d007      	beq.n	691a <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    690a:	69bb      	ldr	r3, [r7, #24]
    690c:	2232      	movs	r2, #50	; 0x32
    690e:	2113      	movs	r1, #19
    6910:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    6912:	697b      	ldr	r3, [r7, #20]
    6914:	2201      	movs	r2, #1
    6916:	835a      	strh	r2, [r3, #26]
    6918:	e01a      	b.n	6950 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    691a:	231f      	movs	r3, #31
    691c:	18fb      	adds	r3, r7, r3
    691e:	781b      	ldrb	r3, [r3, #0]
    6920:	2210      	movs	r2, #16
    6922:	4013      	ands	r3, r2
    6924:	d007      	beq.n	6936 <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    6926:	69bb      	ldr	r3, [r7, #24]
    6928:	2232      	movs	r2, #50	; 0x32
    692a:	2142      	movs	r1, #66	; 0x42
    692c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    692e:	697b      	ldr	r3, [r7, #20]
    6930:	2210      	movs	r2, #16
    6932:	835a      	strh	r2, [r3, #26]
    6934:	e00c      	b.n	6950 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    6936:	231f      	movs	r3, #31
    6938:	18fb      	adds	r3, r7, r3
    693a:	781b      	ldrb	r3, [r3, #0]
    693c:	2220      	movs	r2, #32
    693e:	4013      	ands	r3, r2
    6940:	d006      	beq.n	6950 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    6942:	69bb      	ldr	r3, [r7, #24]
    6944:	2232      	movs	r2, #50	; 0x32
    6946:	2141      	movs	r1, #65	; 0x41
    6948:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    694a:	697b      	ldr	r3, [r7, #20]
    694c:	2220      	movs	r2, #32
    694e:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    6950:	2310      	movs	r3, #16
    6952:	18fb      	adds	r3, r7, r3
    6954:	881b      	ldrh	r3, [r3, #0]
    6956:	2204      	movs	r2, #4
    6958:	4013      	ands	r3, r2
				if (callback_status
    695a:	d050      	beq.n	69fe <_usart_interrupt_handler+0x2ae>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    695c:	69bb      	ldr	r3, [r7, #24]
    695e:	695b      	ldr	r3, [r3, #20]
    6960:	69ba      	ldr	r2, [r7, #24]
    6962:	0010      	movs	r0, r2
    6964:	4798      	blx	r3
    6966:	e04a      	b.n	69fe <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    6968:	697b      	ldr	r3, [r7, #20]
    696a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    696c:	b29a      	uxth	r2, r3
    696e:	230e      	movs	r3, #14
    6970:	18fb      	adds	r3, r7, r3
    6972:	05d2      	lsls	r2, r2, #23
    6974:	0dd2      	lsrs	r2, r2, #23
    6976:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    6978:	69bb      	ldr	r3, [r7, #24]
    697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    697c:	220e      	movs	r2, #14
    697e:	18ba      	adds	r2, r7, r2
    6980:	8812      	ldrh	r2, [r2, #0]
    6982:	b2d2      	uxtb	r2, r2
    6984:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    6986:	69bb      	ldr	r3, [r7, #24]
    6988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    698a:	1c5a      	adds	r2, r3, #1
    698c:	69bb      	ldr	r3, [r7, #24]
    698e:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    6990:	69bb      	ldr	r3, [r7, #24]
    6992:	795b      	ldrb	r3, [r3, #5]
    6994:	2b01      	cmp	r3, #1
    6996:	d10d      	bne.n	69b4 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    6998:	69bb      	ldr	r3, [r7, #24]
    699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    699c:	220e      	movs	r2, #14
    699e:	18ba      	adds	r2, r7, r2
    69a0:	8812      	ldrh	r2, [r2, #0]
    69a2:	0a12      	lsrs	r2, r2, #8
    69a4:	b292      	uxth	r2, r2
    69a6:	b2d2      	uxtb	r2, r2
    69a8:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    69aa:	69bb      	ldr	r3, [r7, #24]
    69ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    69ae:	1c5a      	adds	r2, r3, #1
    69b0:	69bb      	ldr	r3, [r7, #24]
    69b2:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    69b4:	69bb      	ldr	r3, [r7, #24]
    69b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    69b8:	b29b      	uxth	r3, r3
    69ba:	3b01      	subs	r3, #1
    69bc:	b29b      	uxth	r3, r3
    69be:	69ba      	ldr	r2, [r7, #24]
    69c0:	1c19      	adds	r1, r3, #0
    69c2:	8591      	strh	r1, [r2, #44]	; 0x2c
    69c4:	2b00      	cmp	r3, #0
    69c6:	d11a      	bne.n	69fe <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    69c8:	697b      	ldr	r3, [r7, #20]
    69ca:	2204      	movs	r2, #4
    69cc:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    69ce:	69bb      	ldr	r3, [r7, #24]
    69d0:	2232      	movs	r2, #50	; 0x32
    69d2:	2100      	movs	r1, #0
    69d4:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    69d6:	2310      	movs	r3, #16
    69d8:	18fb      	adds	r3, r7, r3
    69da:	881b      	ldrh	r3, [r3, #0]
    69dc:	2202      	movs	r2, #2
    69de:	4013      	ands	r3, r2
					if (callback_status
    69e0:	d00d      	beq.n	69fe <_usart_interrupt_handler+0x2ae>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    69e2:	69bb      	ldr	r3, [r7, #24]
    69e4:	691b      	ldr	r3, [r3, #16]
    69e6:	69ba      	ldr	r2, [r7, #24]
    69e8:	0010      	movs	r0, r2
    69ea:	4798      	blx	r3
    69ec:	e007      	b.n	69fe <_usart_interrupt_handler+0x2ae>
    69ee:	46c0      	nop			; (mov r8, r8)
    69f0:	20000468 	.word	0x20000468
    69f4:	00006531 	.word	0x00006531
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    69f8:	697b      	ldr	r3, [r7, #20]
    69fa:	2204      	movs	r2, #4
    69fc:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    69fe:	2312      	movs	r3, #18
    6a00:	18fb      	adds	r3, r7, r3
    6a02:	881b      	ldrh	r3, [r3, #0]
    6a04:	2210      	movs	r2, #16
    6a06:	4013      	ands	r3, r2
    6a08:	d010      	beq.n	6a2c <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    6a0a:	697b      	ldr	r3, [r7, #20]
    6a0c:	2210      	movs	r2, #16
    6a0e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    6a10:	697b      	ldr	r3, [r7, #20]
    6a12:	2210      	movs	r2, #16
    6a14:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    6a16:	2310      	movs	r3, #16
    6a18:	18fb      	adds	r3, r7, r3
    6a1a:	881b      	ldrh	r3, [r3, #0]
    6a1c:	2210      	movs	r2, #16
    6a1e:	4013      	ands	r3, r2
    6a20:	d004      	beq.n	6a2c <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    6a22:	69bb      	ldr	r3, [r7, #24]
    6a24:	69db      	ldr	r3, [r3, #28]
    6a26:	69ba      	ldr	r2, [r7, #24]
    6a28:	0010      	movs	r0, r2
    6a2a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    6a2c:	2312      	movs	r3, #18
    6a2e:	18fb      	adds	r3, r7, r3
    6a30:	881b      	ldrh	r3, [r3, #0]
    6a32:	2220      	movs	r2, #32
    6a34:	4013      	ands	r3, r2
    6a36:	d010      	beq.n	6a5a <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    6a38:	697b      	ldr	r3, [r7, #20]
    6a3a:	2220      	movs	r2, #32
    6a3c:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    6a3e:	697b      	ldr	r3, [r7, #20]
    6a40:	2220      	movs	r2, #32
    6a42:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    6a44:	2310      	movs	r3, #16
    6a46:	18fb      	adds	r3, r7, r3
    6a48:	881b      	ldrh	r3, [r3, #0]
    6a4a:	2208      	movs	r2, #8
    6a4c:	4013      	ands	r3, r2
    6a4e:	d004      	beq.n	6a5a <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    6a50:	69bb      	ldr	r3, [r7, #24]
    6a52:	699b      	ldr	r3, [r3, #24]
    6a54:	69ba      	ldr	r2, [r7, #24]
    6a56:	0010      	movs	r0, r2
    6a58:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    6a5a:	2312      	movs	r3, #18
    6a5c:	18fb      	adds	r3, r7, r3
    6a5e:	881b      	ldrh	r3, [r3, #0]
    6a60:	2208      	movs	r2, #8
    6a62:	4013      	ands	r3, r2
    6a64:	d010      	beq.n	6a88 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    6a66:	697b      	ldr	r3, [r7, #20]
    6a68:	2208      	movs	r2, #8
    6a6a:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    6a6c:	697b      	ldr	r3, [r7, #20]
    6a6e:	2208      	movs	r2, #8
    6a70:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    6a72:	2310      	movs	r3, #16
    6a74:	18fb      	adds	r3, r7, r3
    6a76:	881b      	ldrh	r3, [r3, #0]
    6a78:	2220      	movs	r2, #32
    6a7a:	4013      	ands	r3, r2
    6a7c:	d004      	beq.n	6a88 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    6a7e:	69bb      	ldr	r3, [r7, #24]
    6a80:	6a1b      	ldr	r3, [r3, #32]
    6a82:	69ba      	ldr	r2, [r7, #24]
    6a84:	0010      	movs	r0, r2
    6a86:	4798      	blx	r3
		}
	}
#endif
}
    6a88:	46c0      	nop			; (mov r8, r8)
    6a8a:	46bd      	mov	sp, r7
    6a8c:	b008      	add	sp, #32
    6a8e:	bd80      	pop	{r7, pc}

00006a90 <system_gclk_chan_get_config_defaults>:
{
    6a90:	b580      	push	{r7, lr}
    6a92:	b082      	sub	sp, #8
    6a94:	af00      	add	r7, sp, #0
    6a96:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    6a98:	687b      	ldr	r3, [r7, #4]
    6a9a:	2200      	movs	r2, #0
    6a9c:	701a      	strb	r2, [r3, #0]
}
    6a9e:	46c0      	nop			; (mov r8, r8)
    6aa0:	46bd      	mov	sp, r7
    6aa2:	b002      	add	sp, #8
    6aa4:	bd80      	pop	{r7, pc}

00006aa6 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    6aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
    6aa8:	b08d      	sub	sp, #52	; 0x34
    6aaa:	af00      	add	r7, sp, #0
    6aac:	60b8      	str	r0, [r7, #8]
    6aae:	60f9      	str	r1, [r7, #12]
    6ab0:	603a      	str	r2, [r7, #0]
    6ab2:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    6ab4:	2300      	movs	r3, #0
    6ab6:	2400      	movs	r4, #0
    6ab8:	623b      	str	r3, [r7, #32]
    6aba:	627c      	str	r4, [r7, #36]	; 0x24
    6abc:	2300      	movs	r3, #0
    6abe:	2400      	movs	r4, #0
    6ac0:	61bb      	str	r3, [r7, #24]
    6ac2:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    6ac4:	233f      	movs	r3, #63	; 0x3f
    6ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    6ac8:	e053      	b.n	6b72 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    6aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6acc:	3b20      	subs	r3, #32
    6ace:	2b00      	cmp	r3, #0
    6ad0:	db04      	blt.n	6adc <long_division+0x36>
    6ad2:	2201      	movs	r2, #1
    6ad4:	409a      	lsls	r2, r3
    6ad6:	0013      	movs	r3, r2
    6ad8:	617b      	str	r3, [r7, #20]
    6ada:	e00b      	b.n	6af4 <long_division+0x4e>
    6adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6ade:	2220      	movs	r2, #32
    6ae0:	1ad3      	subs	r3, r2, r3
    6ae2:	2201      	movs	r2, #1
    6ae4:	40da      	lsrs	r2, r3
    6ae6:	0013      	movs	r3, r2
    6ae8:	2100      	movs	r1, #0
    6aea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    6aec:	4091      	lsls	r1, r2
    6aee:	000a      	movs	r2, r1
    6af0:	4313      	orrs	r3, r2
    6af2:	617b      	str	r3, [r7, #20]
    6af4:	2201      	movs	r2, #1
    6af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6af8:	409a      	lsls	r2, r3
    6afa:	0013      	movs	r3, r2
    6afc:	613b      	str	r3, [r7, #16]

		r = r << 1;
    6afe:	69bb      	ldr	r3, [r7, #24]
    6b00:	69fc      	ldr	r4, [r7, #28]
    6b02:	18db      	adds	r3, r3, r3
    6b04:	4164      	adcs	r4, r4
    6b06:	61bb      	str	r3, [r7, #24]
    6b08:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    6b0a:	68bb      	ldr	r3, [r7, #8]
    6b0c:	693a      	ldr	r2, [r7, #16]
    6b0e:	401a      	ands	r2, r3
    6b10:	0015      	movs	r5, r2
    6b12:	68fb      	ldr	r3, [r7, #12]
    6b14:	697a      	ldr	r2, [r7, #20]
    6b16:	401a      	ands	r2, r3
    6b18:	0016      	movs	r6, r2
    6b1a:	002b      	movs	r3, r5
    6b1c:	4333      	orrs	r3, r6
    6b1e:	d007      	beq.n	6b30 <long_division+0x8a>
			r |= 0x01;
    6b20:	69bb      	ldr	r3, [r7, #24]
    6b22:	2201      	movs	r2, #1
    6b24:	4313      	orrs	r3, r2
    6b26:	61bb      	str	r3, [r7, #24]
    6b28:	69fb      	ldr	r3, [r7, #28]
    6b2a:	2200      	movs	r2, #0
    6b2c:	4313      	orrs	r3, r2
    6b2e:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    6b30:	687a      	ldr	r2, [r7, #4]
    6b32:	69fb      	ldr	r3, [r7, #28]
    6b34:	429a      	cmp	r2, r3
    6b36:	d819      	bhi.n	6b6c <long_division+0xc6>
    6b38:	687a      	ldr	r2, [r7, #4]
    6b3a:	69fb      	ldr	r3, [r7, #28]
    6b3c:	429a      	cmp	r2, r3
    6b3e:	d103      	bne.n	6b48 <long_division+0xa2>
    6b40:	683a      	ldr	r2, [r7, #0]
    6b42:	69bb      	ldr	r3, [r7, #24]
    6b44:	429a      	cmp	r2, r3
    6b46:	d811      	bhi.n	6b6c <long_division+0xc6>
			r = r - d;
    6b48:	69b9      	ldr	r1, [r7, #24]
    6b4a:	69fa      	ldr	r2, [r7, #28]
    6b4c:	683b      	ldr	r3, [r7, #0]
    6b4e:	687c      	ldr	r4, [r7, #4]
    6b50:	1ac9      	subs	r1, r1, r3
    6b52:	41a2      	sbcs	r2, r4
    6b54:	000b      	movs	r3, r1
    6b56:	0014      	movs	r4, r2
    6b58:	61bb      	str	r3, [r7, #24]
    6b5a:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    6b5c:	6a3a      	ldr	r2, [r7, #32]
    6b5e:	693b      	ldr	r3, [r7, #16]
    6b60:	4313      	orrs	r3, r2
    6b62:	623b      	str	r3, [r7, #32]
    6b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    6b66:	697b      	ldr	r3, [r7, #20]
    6b68:	4313      	orrs	r3, r2
    6b6a:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
    6b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6b6e:	3b01      	subs	r3, #1
    6b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    6b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6b74:	2b00      	cmp	r3, #0
    6b76:	daa8      	bge.n	6aca <long_division+0x24>
		}
	}

	return q;
    6b78:	6a3b      	ldr	r3, [r7, #32]
    6b7a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    6b7c:	0018      	movs	r0, r3
    6b7e:	0021      	movs	r1, r4
    6b80:	46bd      	mov	sp, r7
    6b82:	b00d      	add	sp, #52	; 0x34
    6b84:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006b86 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    6b86:	b580      	push	{r7, lr}
    6b88:	b086      	sub	sp, #24
    6b8a:	af00      	add	r7, sp, #0
    6b8c:	60f8      	str	r0, [r7, #12]
    6b8e:	60b9      	str	r1, [r7, #8]
    6b90:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    6b92:	2316      	movs	r3, #22
    6b94:	18fb      	adds	r3, r7, r3
    6b96:	2200      	movs	r2, #0
    6b98:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    6b9a:	68bb      	ldr	r3, [r7, #8]
    6b9c:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    6b9e:	68bb      	ldr	r3, [r7, #8]
    6ba0:	085a      	lsrs	r2, r3, #1
    6ba2:	68fb      	ldr	r3, [r7, #12]
    6ba4:	429a      	cmp	r2, r3
    6ba6:	d201      	bcs.n	6bac <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6ba8:	2340      	movs	r3, #64	; 0x40
    6baa:	e026      	b.n	6bfa <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    6bac:	68bb      	ldr	r3, [r7, #8]
    6bae:	085b      	lsrs	r3, r3, #1
    6bb0:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    6bb2:	e00a      	b.n	6bca <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    6bb4:	693a      	ldr	r2, [r7, #16]
    6bb6:	68fb      	ldr	r3, [r7, #12]
    6bb8:	1ad3      	subs	r3, r2, r3
    6bba:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    6bbc:	2316      	movs	r3, #22
    6bbe:	18fb      	adds	r3, r7, r3
    6bc0:	881a      	ldrh	r2, [r3, #0]
    6bc2:	2316      	movs	r3, #22
    6bc4:	18fb      	adds	r3, r7, r3
    6bc6:	3201      	adds	r2, #1
    6bc8:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
    6bca:	693a      	ldr	r2, [r7, #16]
    6bcc:	68fb      	ldr	r3, [r7, #12]
    6bce:	429a      	cmp	r2, r3
    6bd0:	d2f0      	bcs.n	6bb4 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
    6bd2:	2316      	movs	r3, #22
    6bd4:	18fb      	adds	r3, r7, r3
    6bd6:	2216      	movs	r2, #22
    6bd8:	18ba      	adds	r2, r7, r2
    6bda:	8812      	ldrh	r2, [r2, #0]
    6bdc:	3a01      	subs	r2, #1
    6bde:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    6be0:	2316      	movs	r3, #22
    6be2:	18fb      	adds	r3, r7, r3
    6be4:	881b      	ldrh	r3, [r3, #0]
    6be6:	2bff      	cmp	r3, #255	; 0xff
    6be8:	d901      	bls.n	6bee <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6bea:	2340      	movs	r3, #64	; 0x40
    6bec:	e005      	b.n	6bfa <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    6bee:	687b      	ldr	r3, [r7, #4]
    6bf0:	2216      	movs	r2, #22
    6bf2:	18ba      	adds	r2, r7, r2
    6bf4:	8812      	ldrh	r2, [r2, #0]
    6bf6:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    6bf8:	2300      	movs	r3, #0
	}
}
    6bfa:	0018      	movs	r0, r3
    6bfc:	46bd      	mov	sp, r7
    6bfe:	b006      	add	sp, #24
    6c00:	bd80      	pop	{r7, pc}
	...

00006c04 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    6c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c06:	b09d      	sub	sp, #116	; 0x74
    6c08:	af00      	add	r7, sp, #0
    6c0a:	63f8      	str	r0, [r7, #60]	; 0x3c
    6c0c:	63b9      	str	r1, [r7, #56]	; 0x38
    6c0e:	637a      	str	r2, [r7, #52]	; 0x34
    6c10:	2233      	movs	r2, #51	; 0x33
    6c12:	18ba      	adds	r2, r7, r2
    6c14:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    6c16:	2300      	movs	r3, #0
    6c18:	2400      	movs	r4, #0
    6c1a:	65bb      	str	r3, [r7, #88]	; 0x58
    6c1c:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    6c1e:	2300      	movs	r3, #0
    6c20:	2400      	movs	r4, #0
    6c22:	653b      	str	r3, [r7, #80]	; 0x50
    6c24:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    6c26:	2300      	movs	r3, #0
    6c28:	2400      	movs	r4, #0
    6c2a:	66bb      	str	r3, [r7, #104]	; 0x68
    6c2c:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    6c2e:	2300      	movs	r3, #0
    6c30:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    6c32:	2358      	movs	r3, #88	; 0x58
    6c34:	2230      	movs	r2, #48	; 0x30
    6c36:	4694      	mov	ip, r2
    6c38:	44bc      	add	ip, r7
    6c3a:	4463      	add	r3, ip
    6c3c:	781a      	ldrb	r2, [r3, #0]
    6c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6c40:	435a      	muls	r2, r3
    6c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6c44:	429a      	cmp	r2, r3
    6c46:	d901      	bls.n	6c4c <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6c48:	2340      	movs	r3, #64	; 0x40
    6c4a:	e0c6      	b.n	6dda <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    6c4c:	2333      	movs	r3, #51	; 0x33
    6c4e:	18fb      	adds	r3, r7, r3
    6c50:	781b      	ldrb	r3, [r3, #0]
    6c52:	2b00      	cmp	r3, #0
    6c54:	d13d      	bne.n	6cd2 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    6c56:	2358      	movs	r3, #88	; 0x58
    6c58:	2230      	movs	r2, #48	; 0x30
    6c5a:	4694      	mov	ip, r2
    6c5c:	44bc      	add	ip, r7
    6c5e:	4463      	add	r3, ip
    6c60:	781b      	ldrb	r3, [r3, #0]
    6c62:	b2db      	uxtb	r3, r3
    6c64:	613b      	str	r3, [r7, #16]
    6c66:	2300      	movs	r3, #0
    6c68:	617b      	str	r3, [r7, #20]
    6c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6c6c:	60bb      	str	r3, [r7, #8]
    6c6e:	2300      	movs	r3, #0
    6c70:	60fb      	str	r3, [r7, #12]
    6c72:	4c5c      	ldr	r4, [pc, #368]	; (6de4 <_sercom_get_async_baud_val+0x1e0>)
    6c74:	68ba      	ldr	r2, [r7, #8]
    6c76:	68fb      	ldr	r3, [r7, #12]
    6c78:	6938      	ldr	r0, [r7, #16]
    6c7a:	6979      	ldr	r1, [r7, #20]
    6c7c:	47a0      	blx	r4
    6c7e:	0003      	movs	r3, r0
    6c80:	000c      	movs	r4, r1
    6c82:	001b      	movs	r3, r3
    6c84:	64fb      	str	r3, [r7, #76]	; 0x4c
    6c86:	2300      	movs	r3, #0
    6c88:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    6c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6c8c:	603b      	str	r3, [r7, #0]
    6c8e:	2300      	movs	r3, #0
    6c90:	607b      	str	r3, [r7, #4]
    6c92:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6c94:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    6c96:	683a      	ldr	r2, [r7, #0]
    6c98:	687b      	ldr	r3, [r7, #4]
    6c9a:	4c53      	ldr	r4, [pc, #332]	; (6de8 <_sercom_get_async_baud_val+0x1e4>)
    6c9c:	47a0      	blx	r4
    6c9e:	0003      	movs	r3, r0
    6ca0:	000c      	movs	r4, r1
    6ca2:	65bb      	str	r3, [r7, #88]	; 0x58
    6ca4:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    6ca6:	2100      	movs	r1, #0
    6ca8:	2201      	movs	r2, #1
    6caa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    6cac:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    6cae:	1ac9      	subs	r1, r1, r3
    6cb0:	41a2      	sbcs	r2, r4
    6cb2:	000b      	movs	r3, r1
    6cb4:	0014      	movs	r4, r2
    6cb6:	653b      	str	r3, [r7, #80]	; 0x50
    6cb8:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    6cba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6cbc:	0c1b      	lsrs	r3, r3, #16
    6cbe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    6cc0:	0416      	lsls	r6, r2, #16
    6cc2:	431e      	orrs	r6, r3
    6cc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6cc6:	041d      	lsls	r5, r3, #16
    6cc8:	0033      	movs	r3, r6
    6cca:	66bb      	str	r3, [r7, #104]	; 0x68
    6ccc:	2300      	movs	r3, #0
    6cce:	66fb      	str	r3, [r7, #108]	; 0x6c
    6cd0:	e07d      	b.n	6dce <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    6cd2:	2333      	movs	r3, #51	; 0x33
    6cd4:	18fb      	adds	r3, r7, r3
    6cd6:	781b      	ldrb	r3, [r3, #0]
    6cd8:	2b01      	cmp	r3, #1
    6cda:	d000      	beq.n	6cde <_sercom_get_async_baud_val+0xda>
    6cdc:	e077      	b.n	6dce <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    6cde:	2337      	movs	r3, #55	; 0x37
    6ce0:	2230      	movs	r2, #48	; 0x30
    6ce2:	4694      	mov	ip, r2
    6ce4:	44bc      	add	ip, r7
    6ce6:	4463      	add	r3, ip
    6ce8:	2200      	movs	r2, #0
    6cea:	701a      	strb	r2, [r3, #0]
    6cec:	e04e      	b.n	6d8c <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    6cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6cf0:	62bb      	str	r3, [r7, #40]	; 0x28
    6cf2:	2300      	movs	r3, #0
    6cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    6cf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    6cf8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    6cfa:	0003      	movs	r3, r0
    6cfc:	0f5b      	lsrs	r3, r3, #29
    6cfe:	000a      	movs	r2, r1
    6d00:	00d2      	lsls	r2, r2, #3
    6d02:	4313      	orrs	r3, r2
    6d04:	64fb      	str	r3, [r7, #76]	; 0x4c
    6d06:	0003      	movs	r3, r0
    6d08:	00db      	lsls	r3, r3, #3
    6d0a:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    6d0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6d0e:	623b      	str	r3, [r7, #32]
    6d10:	2300      	movs	r3, #0
    6d12:	627b      	str	r3, [r7, #36]	; 0x24
    6d14:	2358      	movs	r3, #88	; 0x58
    6d16:	2230      	movs	r2, #48	; 0x30
    6d18:	4694      	mov	ip, r2
    6d1a:	44bc      	add	ip, r7
    6d1c:	4463      	add	r3, ip
    6d1e:	781b      	ldrb	r3, [r3, #0]
    6d20:	b2db      	uxtb	r3, r3
    6d22:	61bb      	str	r3, [r7, #24]
    6d24:	2300      	movs	r3, #0
    6d26:	61fb      	str	r3, [r7, #28]
    6d28:	4c2e      	ldr	r4, [pc, #184]	; (6de4 <_sercom_get_async_baud_val+0x1e0>)
    6d2a:	69ba      	ldr	r2, [r7, #24]
    6d2c:	69fb      	ldr	r3, [r7, #28]
    6d2e:	6a38      	ldr	r0, [r7, #32]
    6d30:	6a79      	ldr	r1, [r7, #36]	; 0x24
    6d32:	47a0      	blx	r4
    6d34:	0003      	movs	r3, r0
    6d36:	000c      	movs	r4, r1
    6d38:	643b      	str	r3, [r7, #64]	; 0x40
    6d3a:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    6d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6d3e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    6d40:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6d42:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    6d44:	001a      	movs	r2, r3
    6d46:	0023      	movs	r3, r4
    6d48:	4c27      	ldr	r4, [pc, #156]	; (6de8 <_sercom_get_async_baud_val+0x1e4>)
    6d4a:	47a0      	blx	r4
    6d4c:	0003      	movs	r3, r0
    6d4e:	000c      	movs	r4, r1
    6d50:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    6d52:	2337      	movs	r3, #55	; 0x37
    6d54:	2230      	movs	r2, #48	; 0x30
    6d56:	4694      	mov	ip, r2
    6d58:	44bc      	add	ip, r7
    6d5a:	4463      	add	r3, ip
    6d5c:	781b      	ldrb	r3, [r3, #0]
    6d5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6d60:	1ad3      	subs	r3, r2, r3
    6d62:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    6d64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6d66:	08db      	lsrs	r3, r3, #3
    6d68:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    6d6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6d6c:	4a1f      	ldr	r2, [pc, #124]	; (6dec <_sercom_get_async_baud_val+0x1e8>)
    6d6e:	4293      	cmp	r3, r2
    6d70:	d915      	bls.n	6d9e <_sercom_get_async_baud_val+0x19a>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    6d72:	2337      	movs	r3, #55	; 0x37
    6d74:	2230      	movs	r2, #48	; 0x30
    6d76:	4694      	mov	ip, r2
    6d78:	44bc      	add	ip, r7
    6d7a:	4463      	add	r3, ip
    6d7c:	781a      	ldrb	r2, [r3, #0]
    6d7e:	2337      	movs	r3, #55	; 0x37
    6d80:	2130      	movs	r1, #48	; 0x30
    6d82:	468c      	mov	ip, r1
    6d84:	44bc      	add	ip, r7
    6d86:	4463      	add	r3, ip
    6d88:	3201      	adds	r2, #1
    6d8a:	701a      	strb	r2, [r3, #0]
    6d8c:	2337      	movs	r3, #55	; 0x37
    6d8e:	2230      	movs	r2, #48	; 0x30
    6d90:	4694      	mov	ip, r2
    6d92:	44bc      	add	ip, r7
    6d94:	4463      	add	r3, ip
    6d96:	781b      	ldrb	r3, [r3, #0]
    6d98:	2b07      	cmp	r3, #7
    6d9a:	d9a8      	bls.n	6cee <_sercom_get_async_baud_val+0xea>
    6d9c:	e000      	b.n	6da0 <_sercom_get_async_baud_val+0x19c>
				break;
    6d9e:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    6da0:	2337      	movs	r3, #55	; 0x37
    6da2:	2230      	movs	r2, #48	; 0x30
    6da4:	4694      	mov	ip, r2
    6da6:	44bc      	add	ip, r7
    6da8:	4463      	add	r3, ip
    6daa:	781b      	ldrb	r3, [r3, #0]
    6dac:	2b08      	cmp	r3, #8
    6dae:	d101      	bne.n	6db4 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    6db0:	2340      	movs	r3, #64	; 0x40
    6db2:	e012      	b.n	6dda <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    6db4:	2337      	movs	r3, #55	; 0x37
    6db6:	2230      	movs	r2, #48	; 0x30
    6db8:	4694      	mov	ip, r2
    6dba:	44bc      	add	ip, r7
    6dbc:	4463      	add	r3, ip
    6dbe:	781b      	ldrb	r3, [r3, #0]
    6dc0:	035b      	lsls	r3, r3, #13
    6dc2:	001a      	movs	r2, r3
    6dc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6dc6:	4313      	orrs	r3, r2
    6dc8:	66bb      	str	r3, [r7, #104]	; 0x68
    6dca:	2300      	movs	r3, #0
    6dcc:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    6dce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    6dd0:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    6dd2:	b29a      	uxth	r2, r3
    6dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6dd6:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    6dd8:	2300      	movs	r3, #0
}
    6dda:	0018      	movs	r0, r3
    6ddc:	46bd      	mov	sp, r7
    6dde:	b01d      	add	sp, #116	; 0x74
    6de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6de2:	46c0      	nop			; (mov r8, r8)
    6de4:	000144a5 	.word	0x000144a5
    6de8:	00006aa7 	.word	0x00006aa7
    6dec:	00001fff 	.word	0x00001fff

00006df0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    6df0:	b580      	push	{r7, lr}
    6df2:	b084      	sub	sp, #16
    6df4:	af00      	add	r7, sp, #0
    6df6:	0002      	movs	r2, r0
    6df8:	1dfb      	adds	r3, r7, #7
    6dfa:	701a      	strb	r2, [r3, #0]
    6dfc:	1dbb      	adds	r3, r7, #6
    6dfe:	1c0a      	adds	r2, r1, #0
    6e00:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    6e02:	4b1a      	ldr	r3, [pc, #104]	; (6e6c <sercom_set_gclk_generator+0x7c>)
    6e04:	781b      	ldrb	r3, [r3, #0]
    6e06:	2201      	movs	r2, #1
    6e08:	4053      	eors	r3, r2
    6e0a:	b2db      	uxtb	r3, r3
    6e0c:	2b00      	cmp	r3, #0
    6e0e:	d103      	bne.n	6e18 <sercom_set_gclk_generator+0x28>
    6e10:	1dbb      	adds	r3, r7, #6
    6e12:	781b      	ldrb	r3, [r3, #0]
    6e14:	2b00      	cmp	r3, #0
    6e16:	d01b      	beq.n	6e50 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    6e18:	230c      	movs	r3, #12
    6e1a:	18fb      	adds	r3, r7, r3
    6e1c:	0018      	movs	r0, r3
    6e1e:	4b14      	ldr	r3, [pc, #80]	; (6e70 <sercom_set_gclk_generator+0x80>)
    6e20:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    6e22:	230c      	movs	r3, #12
    6e24:	18fb      	adds	r3, r7, r3
    6e26:	1dfa      	adds	r2, r7, #7
    6e28:	7812      	ldrb	r2, [r2, #0]
    6e2a:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    6e2c:	230c      	movs	r3, #12
    6e2e:	18fb      	adds	r3, r7, r3
    6e30:	0019      	movs	r1, r3
    6e32:	2013      	movs	r0, #19
    6e34:	4b0f      	ldr	r3, [pc, #60]	; (6e74 <sercom_set_gclk_generator+0x84>)
    6e36:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    6e38:	2013      	movs	r0, #19
    6e3a:	4b0f      	ldr	r3, [pc, #60]	; (6e78 <sercom_set_gclk_generator+0x88>)
    6e3c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    6e3e:	4b0b      	ldr	r3, [pc, #44]	; (6e6c <sercom_set_gclk_generator+0x7c>)
    6e40:	1dfa      	adds	r2, r7, #7
    6e42:	7812      	ldrb	r2, [r2, #0]
    6e44:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    6e46:	4b09      	ldr	r3, [pc, #36]	; (6e6c <sercom_set_gclk_generator+0x7c>)
    6e48:	2201      	movs	r2, #1
    6e4a:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    6e4c:	2300      	movs	r3, #0
    6e4e:	e008      	b.n	6e62 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    6e50:	4b06      	ldr	r3, [pc, #24]	; (6e6c <sercom_set_gclk_generator+0x7c>)
    6e52:	785b      	ldrb	r3, [r3, #1]
    6e54:	1dfa      	adds	r2, r7, #7
    6e56:	7812      	ldrb	r2, [r2, #0]
    6e58:	429a      	cmp	r2, r3
    6e5a:	d101      	bne.n	6e60 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    6e5c:	2300      	movs	r3, #0
    6e5e:	e000      	b.n	6e62 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    6e60:	231d      	movs	r3, #29
}
    6e62:	0018      	movs	r0, r3
    6e64:	46bd      	mov	sp, r7
    6e66:	b004      	add	sp, #16
    6e68:	bd80      	pop	{r7, pc}
    6e6a:	46c0      	nop			; (mov r8, r8)
    6e6c:	200001dc 	.word	0x200001dc
    6e70:	00006a91 	.word	0x00006a91
    6e74:	00007c25 	.word	0x00007c25
    6e78:	00007c69 	.word	0x00007c69

00006e7c <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    6e7c:	b580      	push	{r7, lr}
    6e7e:	b082      	sub	sp, #8
    6e80:	af00      	add	r7, sp, #0
    6e82:	6078      	str	r0, [r7, #4]
    6e84:	000a      	movs	r2, r1
    6e86:	1cfb      	adds	r3, r7, #3
    6e88:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    6e8a:	687b      	ldr	r3, [r7, #4]
    6e8c:	4a4d      	ldr	r2, [pc, #308]	; (6fc4 <_sercom_get_default_pad+0x148>)
    6e8e:	4293      	cmp	r3, r2
    6e90:	d03f      	beq.n	6f12 <_sercom_get_default_pad+0x96>
    6e92:	4a4c      	ldr	r2, [pc, #304]	; (6fc4 <_sercom_get_default_pad+0x148>)
    6e94:	4293      	cmp	r3, r2
    6e96:	d806      	bhi.n	6ea6 <_sercom_get_default_pad+0x2a>
    6e98:	4a4b      	ldr	r2, [pc, #300]	; (6fc8 <_sercom_get_default_pad+0x14c>)
    6e9a:	4293      	cmp	r3, r2
    6e9c:	d00f      	beq.n	6ebe <_sercom_get_default_pad+0x42>
    6e9e:	4a4b      	ldr	r2, [pc, #300]	; (6fcc <_sercom_get_default_pad+0x150>)
    6ea0:	4293      	cmp	r3, r2
    6ea2:	d021      	beq.n	6ee8 <_sercom_get_default_pad+0x6c>
    6ea4:	e089      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6ea6:	4a4a      	ldr	r2, [pc, #296]	; (6fd0 <_sercom_get_default_pad+0x154>)
    6ea8:	4293      	cmp	r3, r2
    6eaa:	d100      	bne.n	6eae <_sercom_get_default_pad+0x32>
    6eac:	e05b      	b.n	6f66 <_sercom_get_default_pad+0xea>
    6eae:	4a49      	ldr	r2, [pc, #292]	; (6fd4 <_sercom_get_default_pad+0x158>)
    6eb0:	4293      	cmp	r3, r2
    6eb2:	d100      	bne.n	6eb6 <_sercom_get_default_pad+0x3a>
    6eb4:	e06c      	b.n	6f90 <_sercom_get_default_pad+0x114>
    6eb6:	4a48      	ldr	r2, [pc, #288]	; (6fd8 <_sercom_get_default_pad+0x15c>)
    6eb8:	4293      	cmp	r3, r2
    6eba:	d03f      	beq.n	6f3c <_sercom_get_default_pad+0xc0>
    6ebc:	e07d      	b.n	6fba <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    6ebe:	1cfb      	adds	r3, r7, #3
    6ec0:	781b      	ldrb	r3, [r3, #0]
    6ec2:	2b01      	cmp	r3, #1
    6ec4:	d00a      	beq.n	6edc <_sercom_get_default_pad+0x60>
    6ec6:	dc02      	bgt.n	6ece <_sercom_get_default_pad+0x52>
    6ec8:	2b00      	cmp	r3, #0
    6eca:	d005      	beq.n	6ed8 <_sercom_get_default_pad+0x5c>
    6ecc:	e075      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6ece:	2b02      	cmp	r3, #2
    6ed0:	d006      	beq.n	6ee0 <_sercom_get_default_pad+0x64>
    6ed2:	2b03      	cmp	r3, #3
    6ed4:	d006      	beq.n	6ee4 <_sercom_get_default_pad+0x68>
    6ed6:	e070      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6ed8:	4b40      	ldr	r3, [pc, #256]	; (6fdc <_sercom_get_default_pad+0x160>)
    6eda:	e06f      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6edc:	4b40      	ldr	r3, [pc, #256]	; (6fe0 <_sercom_get_default_pad+0x164>)
    6ede:	e06d      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6ee0:	4b40      	ldr	r3, [pc, #256]	; (6fe4 <_sercom_get_default_pad+0x168>)
    6ee2:	e06b      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6ee4:	4b40      	ldr	r3, [pc, #256]	; (6fe8 <_sercom_get_default_pad+0x16c>)
    6ee6:	e069      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6ee8:	1cfb      	adds	r3, r7, #3
    6eea:	781b      	ldrb	r3, [r3, #0]
    6eec:	2b01      	cmp	r3, #1
    6eee:	d00a      	beq.n	6f06 <_sercom_get_default_pad+0x8a>
    6ef0:	dc02      	bgt.n	6ef8 <_sercom_get_default_pad+0x7c>
    6ef2:	2b00      	cmp	r3, #0
    6ef4:	d005      	beq.n	6f02 <_sercom_get_default_pad+0x86>
    6ef6:	e060      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6ef8:	2b02      	cmp	r3, #2
    6efa:	d006      	beq.n	6f0a <_sercom_get_default_pad+0x8e>
    6efc:	2b03      	cmp	r3, #3
    6efe:	d006      	beq.n	6f0e <_sercom_get_default_pad+0x92>
    6f00:	e05b      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f02:	2303      	movs	r3, #3
    6f04:	e05a      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f06:	4b39      	ldr	r3, [pc, #228]	; (6fec <_sercom_get_default_pad+0x170>)
    6f08:	e058      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f0a:	4b39      	ldr	r3, [pc, #228]	; (6ff0 <_sercom_get_default_pad+0x174>)
    6f0c:	e056      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f0e:	4b39      	ldr	r3, [pc, #228]	; (6ff4 <_sercom_get_default_pad+0x178>)
    6f10:	e054      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f12:	1cfb      	adds	r3, r7, #3
    6f14:	781b      	ldrb	r3, [r3, #0]
    6f16:	2b01      	cmp	r3, #1
    6f18:	d00a      	beq.n	6f30 <_sercom_get_default_pad+0xb4>
    6f1a:	dc02      	bgt.n	6f22 <_sercom_get_default_pad+0xa6>
    6f1c:	2b00      	cmp	r3, #0
    6f1e:	d005      	beq.n	6f2c <_sercom_get_default_pad+0xb0>
    6f20:	e04b      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f22:	2b02      	cmp	r3, #2
    6f24:	d006      	beq.n	6f34 <_sercom_get_default_pad+0xb8>
    6f26:	2b03      	cmp	r3, #3
    6f28:	d006      	beq.n	6f38 <_sercom_get_default_pad+0xbc>
    6f2a:	e046      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f2c:	4b32      	ldr	r3, [pc, #200]	; (6ff8 <_sercom_get_default_pad+0x17c>)
    6f2e:	e045      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f30:	4b32      	ldr	r3, [pc, #200]	; (6ffc <_sercom_get_default_pad+0x180>)
    6f32:	e043      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f34:	4b32      	ldr	r3, [pc, #200]	; (7000 <_sercom_get_default_pad+0x184>)
    6f36:	e041      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f38:	4b32      	ldr	r3, [pc, #200]	; (7004 <_sercom_get_default_pad+0x188>)
    6f3a:	e03f      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f3c:	1cfb      	adds	r3, r7, #3
    6f3e:	781b      	ldrb	r3, [r3, #0]
    6f40:	2b01      	cmp	r3, #1
    6f42:	d00a      	beq.n	6f5a <_sercom_get_default_pad+0xde>
    6f44:	dc02      	bgt.n	6f4c <_sercom_get_default_pad+0xd0>
    6f46:	2b00      	cmp	r3, #0
    6f48:	d005      	beq.n	6f56 <_sercom_get_default_pad+0xda>
    6f4a:	e036      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f4c:	2b02      	cmp	r3, #2
    6f4e:	d006      	beq.n	6f5e <_sercom_get_default_pad+0xe2>
    6f50:	2b03      	cmp	r3, #3
    6f52:	d006      	beq.n	6f62 <_sercom_get_default_pad+0xe6>
    6f54:	e031      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f56:	4b2c      	ldr	r3, [pc, #176]	; (7008 <_sercom_get_default_pad+0x18c>)
    6f58:	e030      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f5a:	4b2c      	ldr	r3, [pc, #176]	; (700c <_sercom_get_default_pad+0x190>)
    6f5c:	e02e      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f5e:	4b2c      	ldr	r3, [pc, #176]	; (7010 <_sercom_get_default_pad+0x194>)
    6f60:	e02c      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f62:	4b2c      	ldr	r3, [pc, #176]	; (7014 <_sercom_get_default_pad+0x198>)
    6f64:	e02a      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f66:	1cfb      	adds	r3, r7, #3
    6f68:	781b      	ldrb	r3, [r3, #0]
    6f6a:	2b01      	cmp	r3, #1
    6f6c:	d00a      	beq.n	6f84 <_sercom_get_default_pad+0x108>
    6f6e:	dc02      	bgt.n	6f76 <_sercom_get_default_pad+0xfa>
    6f70:	2b00      	cmp	r3, #0
    6f72:	d005      	beq.n	6f80 <_sercom_get_default_pad+0x104>
    6f74:	e021      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f76:	2b02      	cmp	r3, #2
    6f78:	d006      	beq.n	6f88 <_sercom_get_default_pad+0x10c>
    6f7a:	2b03      	cmp	r3, #3
    6f7c:	d006      	beq.n	6f8c <_sercom_get_default_pad+0x110>
    6f7e:	e01c      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6f80:	4b25      	ldr	r3, [pc, #148]	; (7018 <_sercom_get_default_pad+0x19c>)
    6f82:	e01b      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f84:	4b25      	ldr	r3, [pc, #148]	; (701c <_sercom_get_default_pad+0x1a0>)
    6f86:	e019      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f88:	4b25      	ldr	r3, [pc, #148]	; (7020 <_sercom_get_default_pad+0x1a4>)
    6f8a:	e017      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f8c:	4b25      	ldr	r3, [pc, #148]	; (7024 <_sercom_get_default_pad+0x1a8>)
    6f8e:	e015      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6f90:	1cfb      	adds	r3, r7, #3
    6f92:	781b      	ldrb	r3, [r3, #0]
    6f94:	2b01      	cmp	r3, #1
    6f96:	d00a      	beq.n	6fae <_sercom_get_default_pad+0x132>
    6f98:	dc02      	bgt.n	6fa0 <_sercom_get_default_pad+0x124>
    6f9a:	2b00      	cmp	r3, #0
    6f9c:	d005      	beq.n	6faa <_sercom_get_default_pad+0x12e>
    6f9e:	e00c      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6fa0:	2b02      	cmp	r3, #2
    6fa2:	d006      	beq.n	6fb2 <_sercom_get_default_pad+0x136>
    6fa4:	2b03      	cmp	r3, #3
    6fa6:	d006      	beq.n	6fb6 <_sercom_get_default_pad+0x13a>
    6fa8:	e007      	b.n	6fba <_sercom_get_default_pad+0x13e>
    6faa:	4b1f      	ldr	r3, [pc, #124]	; (7028 <_sercom_get_default_pad+0x1ac>)
    6fac:	e006      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6fae:	4b1f      	ldr	r3, [pc, #124]	; (702c <_sercom_get_default_pad+0x1b0>)
    6fb0:	e004      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6fb2:	4b1f      	ldr	r3, [pc, #124]	; (7030 <_sercom_get_default_pad+0x1b4>)
    6fb4:	e002      	b.n	6fbc <_sercom_get_default_pad+0x140>
    6fb6:	4b1f      	ldr	r3, [pc, #124]	; (7034 <_sercom_get_default_pad+0x1b8>)
    6fb8:	e000      	b.n	6fbc <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    6fba:	2300      	movs	r3, #0
}
    6fbc:	0018      	movs	r0, r3
    6fbe:	46bd      	mov	sp, r7
    6fc0:	b002      	add	sp, #8
    6fc2:	bd80      	pop	{r7, pc}
    6fc4:	42001000 	.word	0x42001000
    6fc8:	42000800 	.word	0x42000800
    6fcc:	42000c00 	.word	0x42000c00
    6fd0:	42001800 	.word	0x42001800
    6fd4:	42001c00 	.word	0x42001c00
    6fd8:	42001400 	.word	0x42001400
    6fdc:	00040003 	.word	0x00040003
    6fe0:	00050003 	.word	0x00050003
    6fe4:	00060003 	.word	0x00060003
    6fe8:	00070003 	.word	0x00070003
    6fec:	00010003 	.word	0x00010003
    6ff0:	001e0003 	.word	0x001e0003
    6ff4:	001f0003 	.word	0x001f0003
    6ff8:	00080003 	.word	0x00080003
    6ffc:	00090003 	.word	0x00090003
    7000:	000a0003 	.word	0x000a0003
    7004:	000b0003 	.word	0x000b0003
    7008:	00100003 	.word	0x00100003
    700c:	00110003 	.word	0x00110003
    7010:	00120003 	.word	0x00120003
    7014:	00130003 	.word	0x00130003
    7018:	000c0003 	.word	0x000c0003
    701c:	000d0003 	.word	0x000d0003
    7020:	000e0003 	.word	0x000e0003
    7024:	000f0003 	.word	0x000f0003
    7028:	00160003 	.word	0x00160003
    702c:	00170003 	.word	0x00170003
    7030:	00180003 	.word	0x00180003
    7034:	00190003 	.word	0x00190003

00007038 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    7038:	b590      	push	{r4, r7, lr}
    703a:	b08b      	sub	sp, #44	; 0x2c
    703c:	af00      	add	r7, sp, #0
    703e:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    7040:	230c      	movs	r3, #12
    7042:	18fb      	adds	r3, r7, r3
    7044:	4a0f      	ldr	r2, [pc, #60]	; (7084 <_sercom_get_sercom_inst_index+0x4c>)
    7046:	ca13      	ldmia	r2!, {r0, r1, r4}
    7048:	c313      	stmia	r3!, {r0, r1, r4}
    704a:	ca13      	ldmia	r2!, {r0, r1, r4}
    704c:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    704e:	2300      	movs	r3, #0
    7050:	627b      	str	r3, [r7, #36]	; 0x24
    7052:	e00e      	b.n	7072 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    7054:	230c      	movs	r3, #12
    7056:	18fb      	adds	r3, r7, r3
    7058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    705a:	0092      	lsls	r2, r2, #2
    705c:	58d3      	ldr	r3, [r2, r3]
    705e:	001a      	movs	r2, r3
    7060:	687b      	ldr	r3, [r7, #4]
    7062:	429a      	cmp	r2, r3
    7064:	d102      	bne.n	706c <_sercom_get_sercom_inst_index+0x34>
			return i;
    7066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7068:	b2db      	uxtb	r3, r3
    706a:	e006      	b.n	707a <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    706c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    706e:	3301      	adds	r3, #1
    7070:	627b      	str	r3, [r7, #36]	; 0x24
    7072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7074:	2b05      	cmp	r3, #5
    7076:	d9ed      	bls.n	7054 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    7078:	2300      	movs	r3, #0
}
    707a:	0018      	movs	r0, r3
    707c:	46bd      	mov	sp, r7
    707e:	b00b      	add	sp, #44	; 0x2c
    7080:	bd90      	pop	{r4, r7, pc}
    7082:	46c0      	nop			; (mov r8, r8)
    7084:	0001737c 	.word	0x0001737c

00007088 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    7088:	b580      	push	{r7, lr}
    708a:	b082      	sub	sp, #8
    708c:	af00      	add	r7, sp, #0
    708e:	0002      	movs	r2, r0
    7090:	1dfb      	adds	r3, r7, #7
    7092:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    7094:	46c0      	nop			; (mov r8, r8)
    7096:	46bd      	mov	sp, r7
    7098:	b002      	add	sp, #8
    709a:	bd80      	pop	{r7, pc}

0000709c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    709c:	b580      	push	{r7, lr}
    709e:	b084      	sub	sp, #16
    70a0:	af00      	add	r7, sp, #0
    70a2:	0002      	movs	r2, r0
    70a4:	6039      	str	r1, [r7, #0]
    70a6:	1dfb      	adds	r3, r7, #7
    70a8:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    70aa:	4b13      	ldr	r3, [pc, #76]	; (70f8 <_sercom_set_handler+0x5c>)
    70ac:	781b      	ldrb	r3, [r3, #0]
    70ae:	2201      	movs	r2, #1
    70b0:	4053      	eors	r3, r2
    70b2:	b2db      	uxtb	r3, r3
    70b4:	2b00      	cmp	r3, #0
    70b6:	d015      	beq.n	70e4 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    70b8:	2300      	movs	r3, #0
    70ba:	60fb      	str	r3, [r7, #12]
    70bc:	e00c      	b.n	70d8 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    70be:	4b0f      	ldr	r3, [pc, #60]	; (70fc <_sercom_set_handler+0x60>)
    70c0:	68fa      	ldr	r2, [r7, #12]
    70c2:	0092      	lsls	r2, r2, #2
    70c4:	490e      	ldr	r1, [pc, #56]	; (7100 <_sercom_set_handler+0x64>)
    70c6:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    70c8:	4b0e      	ldr	r3, [pc, #56]	; (7104 <_sercom_set_handler+0x68>)
    70ca:	68fa      	ldr	r2, [r7, #12]
    70cc:	0092      	lsls	r2, r2, #2
    70ce:	2100      	movs	r1, #0
    70d0:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    70d2:	68fb      	ldr	r3, [r7, #12]
    70d4:	3301      	adds	r3, #1
    70d6:	60fb      	str	r3, [r7, #12]
    70d8:	68fb      	ldr	r3, [r7, #12]
    70da:	2b05      	cmp	r3, #5
    70dc:	d9ef      	bls.n	70be <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    70de:	4b06      	ldr	r3, [pc, #24]	; (70f8 <_sercom_set_handler+0x5c>)
    70e0:	2201      	movs	r2, #1
    70e2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    70e4:	1dfb      	adds	r3, r7, #7
    70e6:	781a      	ldrb	r2, [r3, #0]
    70e8:	4b04      	ldr	r3, [pc, #16]	; (70fc <_sercom_set_handler+0x60>)
    70ea:	0092      	lsls	r2, r2, #2
    70ec:	6839      	ldr	r1, [r7, #0]
    70ee:	50d1      	str	r1, [r2, r3]
}
    70f0:	46c0      	nop			; (mov r8, r8)
    70f2:	46bd      	mov	sp, r7
    70f4:	b004      	add	sp, #16
    70f6:	bd80      	pop	{r7, pc}
    70f8:	200001de 	.word	0x200001de
    70fc:	200001e0 	.word	0x200001e0
    7100:	00007089 	.word	0x00007089
    7104:	20000468 	.word	0x20000468

00007108 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    7108:	b590      	push	{r4, r7, lr}
    710a:	b085      	sub	sp, #20
    710c:	af00      	add	r7, sp, #0
    710e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    7110:	2308      	movs	r3, #8
    7112:	18fb      	adds	r3, r7, r3
    7114:	4a0b      	ldr	r2, [pc, #44]	; (7144 <_sercom_get_interrupt_vector+0x3c>)
    7116:	6811      	ldr	r1, [r2, #0]
    7118:	6019      	str	r1, [r3, #0]
    711a:	8892      	ldrh	r2, [r2, #4]
    711c:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    711e:	230f      	movs	r3, #15
    7120:	18fc      	adds	r4, r7, r3
    7122:	687b      	ldr	r3, [r7, #4]
    7124:	0018      	movs	r0, r3
    7126:	4b08      	ldr	r3, [pc, #32]	; (7148 <_sercom_get_interrupt_vector+0x40>)
    7128:	4798      	blx	r3
    712a:	0003      	movs	r3, r0
    712c:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    712e:	230f      	movs	r3, #15
    7130:	18fb      	adds	r3, r7, r3
    7132:	781b      	ldrb	r3, [r3, #0]
    7134:	2208      	movs	r2, #8
    7136:	18ba      	adds	r2, r7, r2
    7138:	5cd3      	ldrb	r3, [r2, r3]
    713a:	b25b      	sxtb	r3, r3
}
    713c:	0018      	movs	r0, r3
    713e:	46bd      	mov	sp, r7
    7140:	b005      	add	sp, #20
    7142:	bd90      	pop	{r4, r7, pc}
    7144:	00017394 	.word	0x00017394
    7148:	00007039 	.word	0x00007039

0000714c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    714c:	b580      	push	{r7, lr}
    714e:	af00      	add	r7, sp, #0
    7150:	4b03      	ldr	r3, [pc, #12]	; (7160 <SERCOM0_Handler+0x14>)
    7152:	681b      	ldr	r3, [r3, #0]
    7154:	2000      	movs	r0, #0
    7156:	4798      	blx	r3
    7158:	46c0      	nop			; (mov r8, r8)
    715a:	46bd      	mov	sp, r7
    715c:	bd80      	pop	{r7, pc}
    715e:	46c0      	nop			; (mov r8, r8)
    7160:	200001e0 	.word	0x200001e0

00007164 <SERCOM1_Handler>:
    7164:	b580      	push	{r7, lr}
    7166:	af00      	add	r7, sp, #0
    7168:	4b03      	ldr	r3, [pc, #12]	; (7178 <SERCOM1_Handler+0x14>)
    716a:	685b      	ldr	r3, [r3, #4]
    716c:	2001      	movs	r0, #1
    716e:	4798      	blx	r3
    7170:	46c0      	nop			; (mov r8, r8)
    7172:	46bd      	mov	sp, r7
    7174:	bd80      	pop	{r7, pc}
    7176:	46c0      	nop			; (mov r8, r8)
    7178:	200001e0 	.word	0x200001e0

0000717c <SERCOM2_Handler>:
    717c:	b580      	push	{r7, lr}
    717e:	af00      	add	r7, sp, #0
    7180:	4b03      	ldr	r3, [pc, #12]	; (7190 <SERCOM2_Handler+0x14>)
    7182:	689b      	ldr	r3, [r3, #8]
    7184:	2002      	movs	r0, #2
    7186:	4798      	blx	r3
    7188:	46c0      	nop			; (mov r8, r8)
    718a:	46bd      	mov	sp, r7
    718c:	bd80      	pop	{r7, pc}
    718e:	46c0      	nop			; (mov r8, r8)
    7190:	200001e0 	.word	0x200001e0

00007194 <SERCOM3_Handler>:
    7194:	b580      	push	{r7, lr}
    7196:	af00      	add	r7, sp, #0
    7198:	4b03      	ldr	r3, [pc, #12]	; (71a8 <SERCOM3_Handler+0x14>)
    719a:	68db      	ldr	r3, [r3, #12]
    719c:	2003      	movs	r0, #3
    719e:	4798      	blx	r3
    71a0:	46c0      	nop			; (mov r8, r8)
    71a2:	46bd      	mov	sp, r7
    71a4:	bd80      	pop	{r7, pc}
    71a6:	46c0      	nop			; (mov r8, r8)
    71a8:	200001e0 	.word	0x200001e0

000071ac <SERCOM4_Handler>:
    71ac:	b580      	push	{r7, lr}
    71ae:	af00      	add	r7, sp, #0
    71b0:	4b03      	ldr	r3, [pc, #12]	; (71c0 <SERCOM4_Handler+0x14>)
    71b2:	691b      	ldr	r3, [r3, #16]
    71b4:	2004      	movs	r0, #4
    71b6:	4798      	blx	r3
    71b8:	46c0      	nop			; (mov r8, r8)
    71ba:	46bd      	mov	sp, r7
    71bc:	bd80      	pop	{r7, pc}
    71be:	46c0      	nop			; (mov r8, r8)
    71c0:	200001e0 	.word	0x200001e0

000071c4 <SERCOM5_Handler>:
    71c4:	b580      	push	{r7, lr}
    71c6:	af00      	add	r7, sp, #0
    71c8:	4b03      	ldr	r3, [pc, #12]	; (71d8 <SERCOM5_Handler+0x14>)
    71ca:	695b      	ldr	r3, [r3, #20]
    71cc:	2005      	movs	r0, #5
    71ce:	4798      	blx	r3
    71d0:	46c0      	nop			; (mov r8, r8)
    71d2:	46bd      	mov	sp, r7
    71d4:	bd80      	pop	{r7, pc}
    71d6:	46c0      	nop			; (mov r8, r8)
    71d8:	200001e0 	.word	0x200001e0

000071dc <system_pinmux_get_config_defaults>:
{
    71dc:	b580      	push	{r7, lr}
    71de:	b082      	sub	sp, #8
    71e0:	af00      	add	r7, sp, #0
    71e2:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    71e4:	687b      	ldr	r3, [r7, #4]
    71e6:	2280      	movs	r2, #128	; 0x80
    71e8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    71ea:	687b      	ldr	r3, [r7, #4]
    71ec:	2200      	movs	r2, #0
    71ee:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    71f0:	687b      	ldr	r3, [r7, #4]
    71f2:	2201      	movs	r2, #1
    71f4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    71f6:	687b      	ldr	r3, [r7, #4]
    71f8:	2200      	movs	r2, #0
    71fa:	70da      	strb	r2, [r3, #3]
}
    71fc:	46c0      	nop			; (mov r8, r8)
    71fe:	46bd      	mov	sp, r7
    7200:	b002      	add	sp, #8
    7202:	bd80      	pop	{r7, pc}

00007204 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    7204:	b580      	push	{r7, lr}
    7206:	b084      	sub	sp, #16
    7208:	af00      	add	r7, sp, #0
    720a:	0002      	movs	r2, r0
    720c:	6039      	str	r1, [r7, #0]
    720e:	1dfb      	adds	r3, r7, #7
    7210:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    7212:	230c      	movs	r3, #12
    7214:	18fb      	adds	r3, r7, r3
    7216:	0018      	movs	r0, r3
    7218:	4b10      	ldr	r3, [pc, #64]	; (725c <port_pin_set_config+0x58>)
    721a:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    721c:	230c      	movs	r3, #12
    721e:	18fb      	adds	r3, r7, r3
    7220:	2280      	movs	r2, #128	; 0x80
    7222:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    7224:	683b      	ldr	r3, [r7, #0]
    7226:	781a      	ldrb	r2, [r3, #0]
    7228:	230c      	movs	r3, #12
    722a:	18fb      	adds	r3, r7, r3
    722c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    722e:	683b      	ldr	r3, [r7, #0]
    7230:	785a      	ldrb	r2, [r3, #1]
    7232:	230c      	movs	r3, #12
    7234:	18fb      	adds	r3, r7, r3
    7236:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    7238:	683b      	ldr	r3, [r7, #0]
    723a:	789a      	ldrb	r2, [r3, #2]
    723c:	230c      	movs	r3, #12
    723e:	18fb      	adds	r3, r7, r3
    7240:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    7242:	230c      	movs	r3, #12
    7244:	18fa      	adds	r2, r7, r3
    7246:	1dfb      	adds	r3, r7, #7
    7248:	781b      	ldrb	r3, [r3, #0]
    724a:	0011      	movs	r1, r2
    724c:	0018      	movs	r0, r3
    724e:	4b04      	ldr	r3, [pc, #16]	; (7260 <port_pin_set_config+0x5c>)
    7250:	4798      	blx	r3
}
    7252:	46c0      	nop			; (mov r8, r8)
    7254:	46bd      	mov	sp, r7
    7256:	b004      	add	sp, #16
    7258:	bd80      	pop	{r7, pc}
    725a:	46c0      	nop			; (mov r8, r8)
    725c:	000071dd 	.word	0x000071dd
    7260:	00007f11 	.word	0x00007f11

00007264 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    7264:	b580      	push	{r7, lr}
    7266:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    7268:	46c0      	nop			; (mov r8, r8)
    726a:	46bd      	mov	sp, r7
    726c:	bd80      	pop	{r7, pc}
	...

00007270 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    7270:	b580      	push	{r7, lr}
    7272:	b082      	sub	sp, #8
    7274:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    7276:	4b10      	ldr	r3, [pc, #64]	; (72b8 <cpu_irq_enter_critical+0x48>)
    7278:	681b      	ldr	r3, [r3, #0]
    727a:	2b00      	cmp	r3, #0
    727c:	d112      	bne.n	72a4 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    727e:	f3ef 8310 	mrs	r3, PRIMASK
    7282:	607b      	str	r3, [r7, #4]
  return(result);
    7284:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    7286:	2b00      	cmp	r3, #0
    7288:	d109      	bne.n	729e <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    728a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    728c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    7290:	4b0a      	ldr	r3, [pc, #40]	; (72bc <cpu_irq_enter_critical+0x4c>)
    7292:	2200      	movs	r2, #0
    7294:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    7296:	4b0a      	ldr	r3, [pc, #40]	; (72c0 <cpu_irq_enter_critical+0x50>)
    7298:	2201      	movs	r2, #1
    729a:	701a      	strb	r2, [r3, #0]
    729c:	e002      	b.n	72a4 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    729e:	4b08      	ldr	r3, [pc, #32]	; (72c0 <cpu_irq_enter_critical+0x50>)
    72a0:	2200      	movs	r2, #0
    72a2:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    72a4:	4b04      	ldr	r3, [pc, #16]	; (72b8 <cpu_irq_enter_critical+0x48>)
    72a6:	681b      	ldr	r3, [r3, #0]
    72a8:	1c5a      	adds	r2, r3, #1
    72aa:	4b03      	ldr	r3, [pc, #12]	; (72b8 <cpu_irq_enter_critical+0x48>)
    72ac:	601a      	str	r2, [r3, #0]
}
    72ae:	46c0      	nop			; (mov r8, r8)
    72b0:	46bd      	mov	sp, r7
    72b2:	b002      	add	sp, #8
    72b4:	bd80      	pop	{r7, pc}
    72b6:	46c0      	nop			; (mov r8, r8)
    72b8:	200001f8 	.word	0x200001f8
    72bc:	20000000 	.word	0x20000000
    72c0:	200001fc 	.word	0x200001fc

000072c4 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    72c4:	b580      	push	{r7, lr}
    72c6:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    72c8:	4b0b      	ldr	r3, [pc, #44]	; (72f8 <cpu_irq_leave_critical+0x34>)
    72ca:	681b      	ldr	r3, [r3, #0]
    72cc:	1e5a      	subs	r2, r3, #1
    72ce:	4b0a      	ldr	r3, [pc, #40]	; (72f8 <cpu_irq_leave_critical+0x34>)
    72d0:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    72d2:	4b09      	ldr	r3, [pc, #36]	; (72f8 <cpu_irq_leave_critical+0x34>)
    72d4:	681b      	ldr	r3, [r3, #0]
    72d6:	2b00      	cmp	r3, #0
    72d8:	d10a      	bne.n	72f0 <cpu_irq_leave_critical+0x2c>
    72da:	4b08      	ldr	r3, [pc, #32]	; (72fc <cpu_irq_leave_critical+0x38>)
    72dc:	781b      	ldrb	r3, [r3, #0]
    72de:	b2db      	uxtb	r3, r3
    72e0:	2b00      	cmp	r3, #0
    72e2:	d005      	beq.n	72f0 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    72e4:	4b06      	ldr	r3, [pc, #24]	; (7300 <cpu_irq_leave_critical+0x3c>)
    72e6:	2201      	movs	r2, #1
    72e8:	701a      	strb	r2, [r3, #0]
    72ea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    72ee:	b662      	cpsie	i
	}
}
    72f0:	46c0      	nop			; (mov r8, r8)
    72f2:	46bd      	mov	sp, r7
    72f4:	bd80      	pop	{r7, pc}
    72f6:	46c0      	nop			; (mov r8, r8)
    72f8:	200001f8 	.word	0x200001f8
    72fc:	200001fc 	.word	0x200001fc
    7300:	20000000 	.word	0x20000000

00007304 <system_gclk_gen_get_config_defaults>:
{
    7304:	b580      	push	{r7, lr}
    7306:	b082      	sub	sp, #8
    7308:	af00      	add	r7, sp, #0
    730a:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    730c:	687b      	ldr	r3, [r7, #4]
    730e:	2201      	movs	r2, #1
    7310:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    7312:	687b      	ldr	r3, [r7, #4]
    7314:	2200      	movs	r2, #0
    7316:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    7318:	687b      	ldr	r3, [r7, #4]
    731a:	2206      	movs	r2, #6
    731c:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    731e:	687b      	ldr	r3, [r7, #4]
    7320:	2200      	movs	r2, #0
    7322:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    7324:	687b      	ldr	r3, [r7, #4]
    7326:	2200      	movs	r2, #0
    7328:	725a      	strb	r2, [r3, #9]
}
    732a:	46c0      	nop			; (mov r8, r8)
    732c:	46bd      	mov	sp, r7
    732e:	b002      	add	sp, #8
    7330:	bd80      	pop	{r7, pc}

00007332 <system_clock_source_osc32k_get_config_defaults>:
{
    7332:	b580      	push	{r7, lr}
    7334:	b082      	sub	sp, #8
    7336:	af00      	add	r7, sp, #0
    7338:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    733a:	687b      	ldr	r3, [r7, #4]
    733c:	2201      	movs	r2, #1
    733e:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    7340:	687b      	ldr	r3, [r7, #4]
    7342:	2201      	movs	r2, #1
    7344:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    7346:	687b      	ldr	r3, [r7, #4]
    7348:	2200      	movs	r2, #0
    734a:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    734c:	687b      	ldr	r3, [r7, #4]
    734e:	2201      	movs	r2, #1
    7350:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    7352:	687b      	ldr	r3, [r7, #4]
    7354:	2207      	movs	r2, #7
    7356:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    7358:	687b      	ldr	r3, [r7, #4]
    735a:	2200      	movs	r2, #0
    735c:	715a      	strb	r2, [r3, #5]
}
    735e:	46c0      	nop			; (mov r8, r8)
    7360:	46bd      	mov	sp, r7
    7362:	b002      	add	sp, #8
    7364:	bd80      	pop	{r7, pc}

00007366 <system_clock_source_osc8m_get_config_defaults>:
{
    7366:	b580      	push	{r7, lr}
    7368:	b082      	sub	sp, #8
    736a:	af00      	add	r7, sp, #0
    736c:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    736e:	687b      	ldr	r3, [r7, #4]
    7370:	2203      	movs	r2, #3
    7372:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    7374:	687b      	ldr	r3, [r7, #4]
    7376:	2200      	movs	r2, #0
    7378:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    737a:	687b      	ldr	r3, [r7, #4]
    737c:	2201      	movs	r2, #1
    737e:	709a      	strb	r2, [r3, #2]
}
    7380:	46c0      	nop			; (mov r8, r8)
    7382:	46bd      	mov	sp, r7
    7384:	b002      	add	sp, #8
    7386:	bd80      	pop	{r7, pc}

00007388 <system_cpu_clock_set_divider>:
{
    7388:	b580      	push	{r7, lr}
    738a:	b082      	sub	sp, #8
    738c:	af00      	add	r7, sp, #0
    738e:	0002      	movs	r2, r0
    7390:	1dfb      	adds	r3, r7, #7
    7392:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    7394:	4a03      	ldr	r2, [pc, #12]	; (73a4 <system_cpu_clock_set_divider+0x1c>)
    7396:	1dfb      	adds	r3, r7, #7
    7398:	781b      	ldrb	r3, [r3, #0]
    739a:	7213      	strb	r3, [r2, #8]
}
    739c:	46c0      	nop			; (mov r8, r8)
    739e:	46bd      	mov	sp, r7
    73a0:	b002      	add	sp, #8
    73a2:	bd80      	pop	{r7, pc}
    73a4:	40000400 	.word	0x40000400

000073a8 <system_apb_clock_set_divider>:
{
    73a8:	b580      	push	{r7, lr}
    73aa:	b082      	sub	sp, #8
    73ac:	af00      	add	r7, sp, #0
    73ae:	0002      	movs	r2, r0
    73b0:	1dfb      	adds	r3, r7, #7
    73b2:	701a      	strb	r2, [r3, #0]
    73b4:	1dbb      	adds	r3, r7, #6
    73b6:	1c0a      	adds	r2, r1, #0
    73b8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    73ba:	1dfb      	adds	r3, r7, #7
    73bc:	781b      	ldrb	r3, [r3, #0]
    73be:	2b01      	cmp	r3, #1
    73c0:	d008      	beq.n	73d4 <system_apb_clock_set_divider+0x2c>
    73c2:	2b02      	cmp	r3, #2
    73c4:	d00b      	beq.n	73de <system_apb_clock_set_divider+0x36>
    73c6:	2b00      	cmp	r3, #0
    73c8:	d10e      	bne.n	73e8 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    73ca:	4a0b      	ldr	r2, [pc, #44]	; (73f8 <system_apb_clock_set_divider+0x50>)
    73cc:	1dbb      	adds	r3, r7, #6
    73ce:	781b      	ldrb	r3, [r3, #0]
    73d0:	7253      	strb	r3, [r2, #9]
			break;
    73d2:	e00b      	b.n	73ec <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    73d4:	4a08      	ldr	r2, [pc, #32]	; (73f8 <system_apb_clock_set_divider+0x50>)
    73d6:	1dbb      	adds	r3, r7, #6
    73d8:	781b      	ldrb	r3, [r3, #0]
    73da:	7293      	strb	r3, [r2, #10]
			break;
    73dc:	e006      	b.n	73ec <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    73de:	4a06      	ldr	r2, [pc, #24]	; (73f8 <system_apb_clock_set_divider+0x50>)
    73e0:	1dbb      	adds	r3, r7, #6
    73e2:	781b      	ldrb	r3, [r3, #0]
    73e4:	72d3      	strb	r3, [r2, #11]
			break;
    73e6:	e001      	b.n	73ec <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    73e8:	2317      	movs	r3, #23
    73ea:	e000      	b.n	73ee <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    73ec:	2300      	movs	r3, #0
}
    73ee:	0018      	movs	r0, r3
    73f0:	46bd      	mov	sp, r7
    73f2:	b002      	add	sp, #8
    73f4:	bd80      	pop	{r7, pc}
    73f6:	46c0      	nop			; (mov r8, r8)
    73f8:	40000400 	.word	0x40000400

000073fc <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    73fc:	b580      	push	{r7, lr}
    73fe:	b082      	sub	sp, #8
    7400:	af00      	add	r7, sp, #0
    7402:	0002      	movs	r2, r0
    7404:	1dfb      	adds	r3, r7, #7
    7406:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    7408:	4a08      	ldr	r2, [pc, #32]	; (742c <system_flash_set_waitstates+0x30>)
    740a:	1dfb      	adds	r3, r7, #7
    740c:	781b      	ldrb	r3, [r3, #0]
    740e:	210f      	movs	r1, #15
    7410:	400b      	ands	r3, r1
    7412:	b2d9      	uxtb	r1, r3
    7414:	6853      	ldr	r3, [r2, #4]
    7416:	200f      	movs	r0, #15
    7418:	4001      	ands	r1, r0
    741a:	0049      	lsls	r1, r1, #1
    741c:	201e      	movs	r0, #30
    741e:	4383      	bics	r3, r0
    7420:	430b      	orrs	r3, r1
    7422:	6053      	str	r3, [r2, #4]
}
    7424:	46c0      	nop			; (mov r8, r8)
    7426:	46bd      	mov	sp, r7
    7428:	b002      	add	sp, #8
    742a:	bd80      	pop	{r7, pc}
    742c:	41004000 	.word	0x41004000

00007430 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    7430:	b580      	push	{r7, lr}
    7432:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    7434:	46c0      	nop			; (mov r8, r8)
    7436:	4b04      	ldr	r3, [pc, #16]	; (7448 <_system_dfll_wait_for_sync+0x18>)
    7438:	68db      	ldr	r3, [r3, #12]
    743a:	2210      	movs	r2, #16
    743c:	4013      	ands	r3, r2
    743e:	d0fa      	beq.n	7436 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    7440:	46c0      	nop			; (mov r8, r8)
    7442:	46bd      	mov	sp, r7
    7444:	bd80      	pop	{r7, pc}
    7446:	46c0      	nop			; (mov r8, r8)
    7448:	40000800 	.word	0x40000800

0000744c <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    744c:	b580      	push	{r7, lr}
    744e:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    7450:	4b0c      	ldr	r3, [pc, #48]	; (7484 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7452:	2202      	movs	r2, #2
    7454:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    7456:	4b0c      	ldr	r3, [pc, #48]	; (7488 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    7458:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    745a:	4a0a      	ldr	r2, [pc, #40]	; (7484 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    745c:	4b0b      	ldr	r3, [pc, #44]	; (748c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    745e:	689b      	ldr	r3, [r3, #8]
    7460:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    7462:	4a08      	ldr	r2, [pc, #32]	; (7484 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7464:	4b09      	ldr	r3, [pc, #36]	; (748c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    7466:	685b      	ldr	r3, [r3, #4]
    7468:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    746a:	4b06      	ldr	r3, [pc, #24]	; (7484 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    746c:	2200      	movs	r2, #0
    746e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    7470:	4b05      	ldr	r3, [pc, #20]	; (7488 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    7472:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    7474:	4a03      	ldr	r2, [pc, #12]	; (7484 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    7476:	4b05      	ldr	r3, [pc, #20]	; (748c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    7478:	681b      	ldr	r3, [r3, #0]
    747a:	b29b      	uxth	r3, r3
    747c:	8493      	strh	r3, [r2, #36]	; 0x24
}
    747e:	46c0      	nop			; (mov r8, r8)
    7480:	46bd      	mov	sp, r7
    7482:	bd80      	pop	{r7, pc}
    7484:	40000800 	.word	0x40000800
    7488:	00007431 	.word	0x00007431
    748c:	20000200 	.word	0x20000200

00007490 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    7490:	b580      	push	{r7, lr}
    7492:	b082      	sub	sp, #8
    7494:	af00      	add	r7, sp, #0
    7496:	0002      	movs	r2, r0
    7498:	1dfb      	adds	r3, r7, #7
    749a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    749c:	1dfb      	adds	r3, r7, #7
    749e:	781b      	ldrb	r3, [r3, #0]
    74a0:	2b08      	cmp	r3, #8
    74a2:	d840      	bhi.n	7526 <system_clock_source_get_hz+0x96>
    74a4:	009a      	lsls	r2, r3, #2
    74a6:	4b22      	ldr	r3, [pc, #136]	; (7530 <system_clock_source_get_hz+0xa0>)
    74a8:	18d3      	adds	r3, r2, r3
    74aa:	681b      	ldr	r3, [r3, #0]
    74ac:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    74ae:	4b21      	ldr	r3, [pc, #132]	; (7534 <system_clock_source_get_hz+0xa4>)
    74b0:	691b      	ldr	r3, [r3, #16]
    74b2:	e039      	b.n	7528 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    74b4:	4b20      	ldr	r3, [pc, #128]	; (7538 <system_clock_source_get_hz+0xa8>)
    74b6:	6a1b      	ldr	r3, [r3, #32]
    74b8:	059b      	lsls	r3, r3, #22
    74ba:	0f9b      	lsrs	r3, r3, #30
    74bc:	b2db      	uxtb	r3, r3
    74be:	001a      	movs	r2, r3
    74c0:	4b1e      	ldr	r3, [pc, #120]	; (753c <system_clock_source_get_hz+0xac>)
    74c2:	40d3      	lsrs	r3, r2
    74c4:	e030      	b.n	7528 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    74c6:	2380      	movs	r3, #128	; 0x80
    74c8:	021b      	lsls	r3, r3, #8
    74ca:	e02d      	b.n	7528 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    74cc:	2380      	movs	r3, #128	; 0x80
    74ce:	021b      	lsls	r3, r3, #8
    74d0:	e02a      	b.n	7528 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    74d2:	4b18      	ldr	r3, [pc, #96]	; (7534 <system_clock_source_get_hz+0xa4>)
    74d4:	695b      	ldr	r3, [r3, #20]
    74d6:	e027      	b.n	7528 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    74d8:	4b16      	ldr	r3, [pc, #88]	; (7534 <system_clock_source_get_hz+0xa4>)
    74da:	681b      	ldr	r3, [r3, #0]
    74dc:	2202      	movs	r2, #2
    74de:	4013      	ands	r3, r2
    74e0:	d101      	bne.n	74e6 <system_clock_source_get_hz+0x56>
			return 0;
    74e2:	2300      	movs	r3, #0
    74e4:	e020      	b.n	7528 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    74e6:	4b16      	ldr	r3, [pc, #88]	; (7540 <system_clock_source_get_hz+0xb0>)
    74e8:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    74ea:	4b12      	ldr	r3, [pc, #72]	; (7534 <system_clock_source_get_hz+0xa4>)
    74ec:	681b      	ldr	r3, [r3, #0]
    74ee:	2204      	movs	r2, #4
    74f0:	4013      	ands	r3, r2
    74f2:	d009      	beq.n	7508 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    74f4:	2000      	movs	r0, #0
    74f6:	4b13      	ldr	r3, [pc, #76]	; (7544 <system_clock_source_get_hz+0xb4>)
    74f8:	4798      	blx	r3
    74fa:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    74fc:	4b0d      	ldr	r3, [pc, #52]	; (7534 <system_clock_source_get_hz+0xa4>)
    74fe:	689b      	ldr	r3, [r3, #8]
    7500:	041b      	lsls	r3, r3, #16
    7502:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    7504:	4353      	muls	r3, r2
    7506:	e00f      	b.n	7528 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    7508:	4b0f      	ldr	r3, [pc, #60]	; (7548 <system_clock_source_get_hz+0xb8>)
    750a:	e00d      	b.n	7528 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    750c:	4a0a      	ldr	r2, [pc, #40]	; (7538 <system_clock_source_get_hz+0xa8>)
    750e:	2350      	movs	r3, #80	; 0x50
    7510:	5cd3      	ldrb	r3, [r2, r3]
    7512:	b2db      	uxtb	r3, r3
    7514:	001a      	movs	r2, r3
    7516:	2304      	movs	r3, #4
    7518:	4013      	ands	r3, r2
    751a:	d101      	bne.n	7520 <system_clock_source_get_hz+0x90>
			return 0;
    751c:	2300      	movs	r3, #0
    751e:	e003      	b.n	7528 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    7520:	4b04      	ldr	r3, [pc, #16]	; (7534 <system_clock_source_get_hz+0xa4>)
    7522:	68db      	ldr	r3, [r3, #12]
    7524:	e000      	b.n	7528 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    7526:	2300      	movs	r3, #0
	}
}
    7528:	0018      	movs	r0, r3
    752a:	46bd      	mov	sp, r7
    752c:	b002      	add	sp, #8
    752e:	bd80      	pop	{r7, pc}
    7530:	0001739c 	.word	0x0001739c
    7534:	20000200 	.word	0x20000200
    7538:	40000800 	.word	0x40000800
    753c:	007a1200 	.word	0x007a1200
    7540:	00007431 	.word	0x00007431
    7544:	00007d49 	.word	0x00007d49
    7548:	02dc6c00 	.word	0x02dc6c00

0000754c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    754c:	b580      	push	{r7, lr}
    754e:	b084      	sub	sp, #16
    7550:	af00      	add	r7, sp, #0
    7552:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    7554:	4b1a      	ldr	r3, [pc, #104]	; (75c0 <system_clock_source_osc8m_set_config+0x74>)
    7556:	6a1b      	ldr	r3, [r3, #32]
    7558:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    755a:	687b      	ldr	r3, [r7, #4]
    755c:	781b      	ldrb	r3, [r3, #0]
    755e:	1c1a      	adds	r2, r3, #0
    7560:	2303      	movs	r3, #3
    7562:	4013      	ands	r3, r2
    7564:	b2da      	uxtb	r2, r3
    7566:	230d      	movs	r3, #13
    7568:	18fb      	adds	r3, r7, r3
    756a:	2103      	movs	r1, #3
    756c:	400a      	ands	r2, r1
    756e:	0010      	movs	r0, r2
    7570:	781a      	ldrb	r2, [r3, #0]
    7572:	2103      	movs	r1, #3
    7574:	438a      	bics	r2, r1
    7576:	1c11      	adds	r1, r2, #0
    7578:	1c02      	adds	r2, r0, #0
    757a:	430a      	orrs	r2, r1
    757c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    757e:	687b      	ldr	r3, [r7, #4]
    7580:	789a      	ldrb	r2, [r3, #2]
    7582:	230c      	movs	r3, #12
    7584:	18fb      	adds	r3, r7, r3
    7586:	01d0      	lsls	r0, r2, #7
    7588:	781a      	ldrb	r2, [r3, #0]
    758a:	217f      	movs	r1, #127	; 0x7f
    758c:	400a      	ands	r2, r1
    758e:	1c11      	adds	r1, r2, #0
    7590:	1c02      	adds	r2, r0, #0
    7592:	430a      	orrs	r2, r1
    7594:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    7596:	687b      	ldr	r3, [r7, #4]
    7598:	785a      	ldrb	r2, [r3, #1]
    759a:	230c      	movs	r3, #12
    759c:	18fb      	adds	r3, r7, r3
    759e:	2101      	movs	r1, #1
    75a0:	400a      	ands	r2, r1
    75a2:	0190      	lsls	r0, r2, #6
    75a4:	781a      	ldrb	r2, [r3, #0]
    75a6:	2140      	movs	r1, #64	; 0x40
    75a8:	438a      	bics	r2, r1
    75aa:	1c11      	adds	r1, r2, #0
    75ac:	1c02      	adds	r2, r0, #0
    75ae:	430a      	orrs	r2, r1
    75b0:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    75b2:	4b03      	ldr	r3, [pc, #12]	; (75c0 <system_clock_source_osc8m_set_config+0x74>)
    75b4:	68fa      	ldr	r2, [r7, #12]
    75b6:	621a      	str	r2, [r3, #32]
}
    75b8:	46c0      	nop			; (mov r8, r8)
    75ba:	46bd      	mov	sp, r7
    75bc:	b004      	add	sp, #16
    75be:	bd80      	pop	{r7, pc}
    75c0:	40000800 	.word	0x40000800

000075c4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    75c4:	b580      	push	{r7, lr}
    75c6:	b084      	sub	sp, #16
    75c8:	af00      	add	r7, sp, #0
    75ca:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    75cc:	4b2f      	ldr	r3, [pc, #188]	; (768c <system_clock_source_osc32k_set_config+0xc8>)
    75ce:	699b      	ldr	r3, [r3, #24]
    75d0:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    75d2:	687b      	ldr	r3, [r7, #4]
    75d4:	785a      	ldrb	r2, [r3, #1]
    75d6:	230c      	movs	r3, #12
    75d8:	18fb      	adds	r3, r7, r3
    75da:	2101      	movs	r1, #1
    75dc:	400a      	ands	r2, r1
    75de:	00d0      	lsls	r0, r2, #3
    75e0:	781a      	ldrb	r2, [r3, #0]
    75e2:	2108      	movs	r1, #8
    75e4:	438a      	bics	r2, r1
    75e6:	1c11      	adds	r1, r2, #0
    75e8:	1c02      	adds	r2, r0, #0
    75ea:	430a      	orrs	r2, r1
    75ec:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    75ee:	687b      	ldr	r3, [r7, #4]
    75f0:	789a      	ldrb	r2, [r3, #2]
    75f2:	230c      	movs	r3, #12
    75f4:	18fb      	adds	r3, r7, r3
    75f6:	2101      	movs	r1, #1
    75f8:	400a      	ands	r2, r1
    75fa:	0090      	lsls	r0, r2, #2
    75fc:	781a      	ldrb	r2, [r3, #0]
    75fe:	2104      	movs	r1, #4
    7600:	438a      	bics	r2, r1
    7602:	1c11      	adds	r1, r2, #0
    7604:	1c02      	adds	r2, r0, #0
    7606:	430a      	orrs	r2, r1
    7608:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    760a:	687b      	ldr	r3, [r7, #4]
    760c:	781b      	ldrb	r3, [r3, #0]
    760e:	1c1a      	adds	r2, r3, #0
    7610:	2307      	movs	r3, #7
    7612:	4013      	ands	r3, r2
    7614:	b2da      	uxtb	r2, r3
    7616:	230d      	movs	r3, #13
    7618:	18fb      	adds	r3, r7, r3
    761a:	2107      	movs	r1, #7
    761c:	400a      	ands	r2, r1
    761e:	0010      	movs	r0, r2
    7620:	781a      	ldrb	r2, [r3, #0]
    7622:	2107      	movs	r1, #7
    7624:	438a      	bics	r2, r1
    7626:	1c11      	adds	r1, r2, #0
    7628:	1c02      	adds	r2, r0, #0
    762a:	430a      	orrs	r2, r1
    762c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    762e:	687b      	ldr	r3, [r7, #4]
    7630:	791a      	ldrb	r2, [r3, #4]
    7632:	230c      	movs	r3, #12
    7634:	18fb      	adds	r3, r7, r3
    7636:	01d0      	lsls	r0, r2, #7
    7638:	781a      	ldrb	r2, [r3, #0]
    763a:	217f      	movs	r1, #127	; 0x7f
    763c:	400a      	ands	r2, r1
    763e:	1c11      	adds	r1, r2, #0
    7640:	1c02      	adds	r2, r0, #0
    7642:	430a      	orrs	r2, r1
    7644:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    7646:	687b      	ldr	r3, [r7, #4]
    7648:	78da      	ldrb	r2, [r3, #3]
    764a:	230c      	movs	r3, #12
    764c:	18fb      	adds	r3, r7, r3
    764e:	2101      	movs	r1, #1
    7650:	400a      	ands	r2, r1
    7652:	0190      	lsls	r0, r2, #6
    7654:	781a      	ldrb	r2, [r3, #0]
    7656:	2140      	movs	r1, #64	; 0x40
    7658:	438a      	bics	r2, r1
    765a:	1c11      	adds	r1, r2, #0
    765c:	1c02      	adds	r2, r0, #0
    765e:	430a      	orrs	r2, r1
    7660:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    7662:	687b      	ldr	r3, [r7, #4]
    7664:	795a      	ldrb	r2, [r3, #5]
    7666:	230d      	movs	r3, #13
    7668:	18fb      	adds	r3, r7, r3
    766a:	2101      	movs	r1, #1
    766c:	400a      	ands	r2, r1
    766e:	0110      	lsls	r0, r2, #4
    7670:	781a      	ldrb	r2, [r3, #0]
    7672:	2110      	movs	r1, #16
    7674:	438a      	bics	r2, r1
    7676:	1c11      	adds	r1, r2, #0
    7678:	1c02      	adds	r2, r0, #0
    767a:	430a      	orrs	r2, r1
    767c:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    767e:	4b03      	ldr	r3, [pc, #12]	; (768c <system_clock_source_osc32k_set_config+0xc8>)
    7680:	68fa      	ldr	r2, [r7, #12]
    7682:	619a      	str	r2, [r3, #24]
}
    7684:	46c0      	nop			; (mov r8, r8)
    7686:	46bd      	mov	sp, r7
    7688:	b004      	add	sp, #16
    768a:	bd80      	pop	{r7, pc}
    768c:	40000800 	.word	0x40000800

00007690 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    7690:	b580      	push	{r7, lr}
    7692:	b082      	sub	sp, #8
    7694:	af00      	add	r7, sp, #0
    7696:	0002      	movs	r2, r0
    7698:	1dfb      	adds	r3, r7, #7
    769a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    769c:	1dfb      	adds	r3, r7, #7
    769e:	781b      	ldrb	r3, [r3, #0]
    76a0:	2b08      	cmp	r3, #8
    76a2:	d83b      	bhi.n	771c <system_clock_source_enable+0x8c>
    76a4:	009a      	lsls	r2, r3, #2
    76a6:	4b21      	ldr	r3, [pc, #132]	; (772c <system_clock_source_enable+0x9c>)
    76a8:	18d3      	adds	r3, r2, r3
    76aa:	681b      	ldr	r3, [r3, #0]
    76ac:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    76ae:	4b20      	ldr	r3, [pc, #128]	; (7730 <system_clock_source_enable+0xa0>)
    76b0:	4a1f      	ldr	r2, [pc, #124]	; (7730 <system_clock_source_enable+0xa0>)
    76b2:	6a12      	ldr	r2, [r2, #32]
    76b4:	2102      	movs	r1, #2
    76b6:	430a      	orrs	r2, r1
    76b8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    76ba:	2300      	movs	r3, #0
    76bc:	e031      	b.n	7722 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    76be:	4b1c      	ldr	r3, [pc, #112]	; (7730 <system_clock_source_enable+0xa0>)
    76c0:	4a1b      	ldr	r2, [pc, #108]	; (7730 <system_clock_source_enable+0xa0>)
    76c2:	6992      	ldr	r2, [r2, #24]
    76c4:	2102      	movs	r1, #2
    76c6:	430a      	orrs	r2, r1
    76c8:	619a      	str	r2, [r3, #24]
		break;
    76ca:	e029      	b.n	7720 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    76cc:	4a18      	ldr	r2, [pc, #96]	; (7730 <system_clock_source_enable+0xa0>)
    76ce:	4b18      	ldr	r3, [pc, #96]	; (7730 <system_clock_source_enable+0xa0>)
    76d0:	8a1b      	ldrh	r3, [r3, #16]
    76d2:	b29b      	uxth	r3, r3
    76d4:	2102      	movs	r1, #2
    76d6:	430b      	orrs	r3, r1
    76d8:	b29b      	uxth	r3, r3
    76da:	8213      	strh	r3, [r2, #16]
		break;
    76dc:	e020      	b.n	7720 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    76de:	4a14      	ldr	r2, [pc, #80]	; (7730 <system_clock_source_enable+0xa0>)
    76e0:	4b13      	ldr	r3, [pc, #76]	; (7730 <system_clock_source_enable+0xa0>)
    76e2:	8a9b      	ldrh	r3, [r3, #20]
    76e4:	b29b      	uxth	r3, r3
    76e6:	2102      	movs	r1, #2
    76e8:	430b      	orrs	r3, r1
    76ea:	b29b      	uxth	r3, r3
    76ec:	8293      	strh	r3, [r2, #20]
		break;
    76ee:	e017      	b.n	7720 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    76f0:	4b10      	ldr	r3, [pc, #64]	; (7734 <system_clock_source_enable+0xa4>)
    76f2:	681b      	ldr	r3, [r3, #0]
    76f4:	2202      	movs	r2, #2
    76f6:	431a      	orrs	r2, r3
    76f8:	4b0e      	ldr	r3, [pc, #56]	; (7734 <system_clock_source_enable+0xa4>)
    76fa:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    76fc:	4b0e      	ldr	r3, [pc, #56]	; (7738 <system_clock_source_enable+0xa8>)
    76fe:	4798      	blx	r3
		break;
    7700:	e00e      	b.n	7720 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    7702:	4a0b      	ldr	r2, [pc, #44]	; (7730 <system_clock_source_enable+0xa0>)
    7704:	490a      	ldr	r1, [pc, #40]	; (7730 <system_clock_source_enable+0xa0>)
    7706:	2344      	movs	r3, #68	; 0x44
    7708:	5ccb      	ldrb	r3, [r1, r3]
    770a:	b2db      	uxtb	r3, r3
    770c:	2102      	movs	r1, #2
    770e:	430b      	orrs	r3, r1
    7710:	b2d9      	uxtb	r1, r3
    7712:	2344      	movs	r3, #68	; 0x44
    7714:	54d1      	strb	r1, [r2, r3]
		break;
    7716:	e003      	b.n	7720 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    7718:	2300      	movs	r3, #0
    771a:	e002      	b.n	7722 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    771c:	2317      	movs	r3, #23
    771e:	e000      	b.n	7722 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    7720:	2300      	movs	r3, #0
}
    7722:	0018      	movs	r0, r3
    7724:	46bd      	mov	sp, r7
    7726:	b002      	add	sp, #8
    7728:	bd80      	pop	{r7, pc}
    772a:	46c0      	nop			; (mov r8, r8)
    772c:	000173c0 	.word	0x000173c0
    7730:	40000800 	.word	0x40000800
    7734:	20000200 	.word	0x20000200
    7738:	0000744d 	.word	0x0000744d

0000773c <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    773c:	b580      	push	{r7, lr}
    773e:	b082      	sub	sp, #8
    7740:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    7742:	003b      	movs	r3, r7
    7744:	2201      	movs	r2, #1
    7746:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    7748:	2300      	movs	r3, #0
    774a:	607b      	str	r3, [r7, #4]
    774c:	e009      	b.n	7762 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    774e:	687b      	ldr	r3, [r7, #4]
    7750:	b2db      	uxtb	r3, r3
    7752:	003a      	movs	r2, r7
    7754:	0011      	movs	r1, r2
    7756:	0018      	movs	r0, r3
    7758:	4b05      	ldr	r3, [pc, #20]	; (7770 <_switch_peripheral_gclk+0x34>)
    775a:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    775c:	687b      	ldr	r3, [r7, #4]
    775e:	3301      	adds	r3, #1
    7760:	607b      	str	r3, [r7, #4]
    7762:	687b      	ldr	r3, [r7, #4]
    7764:	2b24      	cmp	r3, #36	; 0x24
    7766:	d9f2      	bls.n	774e <_switch_peripheral_gclk+0x12>
	}
}
    7768:	46c0      	nop			; (mov r8, r8)
    776a:	46bd      	mov	sp, r7
    776c:	b002      	add	sp, #8
    776e:	bd80      	pop	{r7, pc}
    7770:	00007c25 	.word	0x00007c25

00007774 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    7774:	b580      	push	{r7, lr}
    7776:	b0a2      	sub	sp, #136	; 0x88
    7778:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    777a:	4b4f      	ldr	r3, [pc, #316]	; (78b8 <system_clock_init+0x144>)
    777c:	22c2      	movs	r2, #194	; 0xc2
    777e:	00d2      	lsls	r2, r2, #3
    7780:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    7782:	2000      	movs	r0, #0
    7784:	4b4d      	ldr	r3, [pc, #308]	; (78bc <system_clock_init+0x148>)
    7786:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    7788:	4b4d      	ldr	r3, [pc, #308]	; (78c0 <system_clock_init+0x14c>)
    778a:	4798      	blx	r3
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    778c:	4a4a      	ldr	r2, [pc, #296]	; (78b8 <system_clock_init+0x144>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    778e:	4b4d      	ldr	r3, [pc, #308]	; (78c4 <system_clock_init+0x150>)
    7790:	681b      	ldr	r3, [r3, #0]
    7792:	099b      	lsrs	r3, r3, #6
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    7794:	b2db      	uxtb	r3, r3
    7796:	1c19      	adds	r1, r3, #0
    7798:	237f      	movs	r3, #127	; 0x7f
    779a:	400b      	ands	r3, r1
    779c:	b2d9      	uxtb	r1, r3
	SYSCTRL->OSC32K.bit.CALIB =
    779e:	6993      	ldr	r3, [r2, #24]
    77a0:	207f      	movs	r0, #127	; 0x7f
    77a2:	4001      	ands	r1, r0
    77a4:	0409      	lsls	r1, r1, #16
    77a6:	4848      	ldr	r0, [pc, #288]	; (78c8 <system_clock_init+0x154>)
    77a8:	4003      	ands	r3, r0
    77aa:	430b      	orrs	r3, r1
    77ac:	6193      	str	r3, [r2, #24]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    77ae:	2380      	movs	r3, #128	; 0x80
    77b0:	18fb      	adds	r3, r7, r3
    77b2:	0018      	movs	r0, r3
    77b4:	4b45      	ldr	r3, [pc, #276]	; (78cc <system_clock_init+0x158>)
    77b6:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    77b8:	2380      	movs	r3, #128	; 0x80
    77ba:	18fb      	adds	r3, r7, r3
    77bc:	2207      	movs	r2, #7
    77be:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    77c0:	2380      	movs	r3, #128	; 0x80
    77c2:	18fb      	adds	r3, r7, r3
    77c4:	2201      	movs	r2, #1
    77c6:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    77c8:	2380      	movs	r3, #128	; 0x80
    77ca:	18fb      	adds	r3, r7, r3
    77cc:	2201      	movs	r2, #1
    77ce:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    77d0:	2380      	movs	r3, #128	; 0x80
    77d2:	18fb      	adds	r3, r7, r3
    77d4:	2201      	movs	r2, #1
    77d6:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    77d8:	2380      	movs	r3, #128	; 0x80
    77da:	18fb      	adds	r3, r7, r3
    77dc:	2200      	movs	r2, #0
    77de:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    77e0:	2380      	movs	r3, #128	; 0x80
    77e2:	18fb      	adds	r3, r7, r3
    77e4:	0018      	movs	r0, r3
    77e6:	4b3a      	ldr	r3, [pc, #232]	; (78d0 <system_clock_init+0x15c>)
    77e8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    77ea:	2004      	movs	r0, #4
    77ec:	4b39      	ldr	r3, [pc, #228]	; (78d4 <system_clock_init+0x160>)
    77ee:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    77f0:	237c      	movs	r3, #124	; 0x7c
    77f2:	18fb      	adds	r3, r7, r3
    77f4:	0018      	movs	r0, r3
    77f6:	4b38      	ldr	r3, [pc, #224]	; (78d8 <system_clock_init+0x164>)
    77f8:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    77fa:	237c      	movs	r3, #124	; 0x7c
    77fc:	18fb      	adds	r3, r7, r3
    77fe:	2200      	movs	r2, #0
    7800:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    7802:	237c      	movs	r3, #124	; 0x7c
    7804:	18fb      	adds	r3, r7, r3
    7806:	2201      	movs	r2, #1
    7808:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    780a:	237c      	movs	r3, #124	; 0x7c
    780c:	18fb      	adds	r3, r7, r3
    780e:	2200      	movs	r2, #0
    7810:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    7812:	237c      	movs	r3, #124	; 0x7c
    7814:	18fb      	adds	r3, r7, r3
    7816:	0018      	movs	r0, r3
    7818:	4b30      	ldr	r3, [pc, #192]	; (78dc <system_clock_init+0x168>)
    781a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    781c:	2006      	movs	r0, #6
    781e:	4b2d      	ldr	r3, [pc, #180]	; (78d4 <system_clock_init+0x160>)
    7820:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    7822:	4b2f      	ldr	r3, [pc, #188]	; (78e0 <system_clock_init+0x16c>)
    7824:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    7826:	2358      	movs	r3, #88	; 0x58
    7828:	18fb      	adds	r3, r7, r3
    782a:	0018      	movs	r0, r3
    782c:	4b2d      	ldr	r3, [pc, #180]	; (78e4 <system_clock_init+0x170>)
    782e:	4798      	blx	r3
    7830:	2358      	movs	r3, #88	; 0x58
    7832:	18fb      	adds	r3, r7, r3
    7834:	2204      	movs	r2, #4
    7836:	701a      	strb	r2, [r3, #0]
    7838:	2358      	movs	r3, #88	; 0x58
    783a:	18fb      	adds	r3, r7, r3
    783c:	2220      	movs	r2, #32
    783e:	605a      	str	r2, [r3, #4]
    7840:	2358      	movs	r3, #88	; 0x58
    7842:	18fb      	adds	r3, r7, r3
    7844:	2200      	movs	r2, #0
    7846:	721a      	strb	r2, [r3, #8]
    7848:	2358      	movs	r3, #88	; 0x58
    784a:	18fb      	adds	r3, r7, r3
    784c:	2200      	movs	r2, #0
    784e:	725a      	strb	r2, [r3, #9]
    7850:	2358      	movs	r3, #88	; 0x58
    7852:	18fb      	adds	r3, r7, r3
    7854:	0019      	movs	r1, r3
    7856:	2002      	movs	r0, #2
    7858:	4b23      	ldr	r3, [pc, #140]	; (78e8 <system_clock_init+0x174>)
    785a:	4798      	blx	r3
    785c:	2002      	movs	r0, #2
    785e:	4b23      	ldr	r3, [pc, #140]	; (78ec <system_clock_init+0x178>)
    7860:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    7862:	2000      	movs	r0, #0
    7864:	4b22      	ldr	r3, [pc, #136]	; (78f0 <system_clock_init+0x17c>)
    7866:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    7868:	2100      	movs	r1, #0
    786a:	2000      	movs	r0, #0
    786c:	4b21      	ldr	r3, [pc, #132]	; (78f4 <system_clock_init+0x180>)
    786e:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    7870:	2100      	movs	r1, #0
    7872:	2001      	movs	r0, #1
    7874:	4b1f      	ldr	r3, [pc, #124]	; (78f4 <system_clock_init+0x180>)
    7876:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    7878:	2100      	movs	r1, #0
    787a:	2002      	movs	r0, #2
    787c:	4b1d      	ldr	r3, [pc, #116]	; (78f4 <system_clock_init+0x180>)
    787e:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    7880:	1d3b      	adds	r3, r7, #4
    7882:	0018      	movs	r0, r3
    7884:	4b17      	ldr	r3, [pc, #92]	; (78e4 <system_clock_init+0x170>)
    7886:	4798      	blx	r3
    7888:	1d3b      	adds	r3, r7, #4
    788a:	2206      	movs	r2, #6
    788c:	701a      	strb	r2, [r3, #0]
    788e:	1d3b      	adds	r3, r7, #4
    7890:	2201      	movs	r2, #1
    7892:	605a      	str	r2, [r3, #4]
    7894:	1d3b      	adds	r3, r7, #4
    7896:	2200      	movs	r2, #0
    7898:	721a      	strb	r2, [r3, #8]
    789a:	1d3b      	adds	r3, r7, #4
    789c:	2200      	movs	r2, #0
    789e:	725a      	strb	r2, [r3, #9]
    78a0:	1d3b      	adds	r3, r7, #4
    78a2:	0019      	movs	r1, r3
    78a4:	2000      	movs	r0, #0
    78a6:	4b10      	ldr	r3, [pc, #64]	; (78e8 <system_clock_init+0x174>)
    78a8:	4798      	blx	r3
    78aa:	2000      	movs	r0, #0
    78ac:	4b0f      	ldr	r3, [pc, #60]	; (78ec <system_clock_init+0x178>)
    78ae:	4798      	blx	r3
#endif
}
    78b0:	46c0      	nop			; (mov r8, r8)
    78b2:	46bd      	mov	sp, r7
    78b4:	b022      	add	sp, #136	; 0x88
    78b6:	bd80      	pop	{r7, pc}
    78b8:	40000800 	.word	0x40000800
    78bc:	000073fd 	.word	0x000073fd
    78c0:	0000773d 	.word	0x0000773d
    78c4:	00806024 	.word	0x00806024
    78c8:	ff80ffff 	.word	0xff80ffff
    78cc:	00007333 	.word	0x00007333
    78d0:	000075c5 	.word	0x000075c5
    78d4:	00007691 	.word	0x00007691
    78d8:	00007367 	.word	0x00007367
    78dc:	0000754d 	.word	0x0000754d
    78e0:	0000799d 	.word	0x0000799d
    78e4:	00007305 	.word	0x00007305
    78e8:	000079cd 	.word	0x000079cd
    78ec:	00007af1 	.word	0x00007af1
    78f0:	00007389 	.word	0x00007389
    78f4:	000073a9 	.word	0x000073a9

000078f8 <system_apb_clock_set_mask>:
{
    78f8:	b580      	push	{r7, lr}
    78fa:	b082      	sub	sp, #8
    78fc:	af00      	add	r7, sp, #0
    78fe:	0002      	movs	r2, r0
    7900:	6039      	str	r1, [r7, #0]
    7902:	1dfb      	adds	r3, r7, #7
    7904:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    7906:	1dfb      	adds	r3, r7, #7
    7908:	781b      	ldrb	r3, [r3, #0]
    790a:	2b01      	cmp	r3, #1
    790c:	d00a      	beq.n	7924 <system_apb_clock_set_mask+0x2c>
    790e:	2b02      	cmp	r3, #2
    7910:	d00f      	beq.n	7932 <system_apb_clock_set_mask+0x3a>
    7912:	2b00      	cmp	r3, #0
    7914:	d114      	bne.n	7940 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    7916:	4b0e      	ldr	r3, [pc, #56]	; (7950 <system_apb_clock_set_mask+0x58>)
    7918:	4a0d      	ldr	r2, [pc, #52]	; (7950 <system_apb_clock_set_mask+0x58>)
    791a:	6991      	ldr	r1, [r2, #24]
    791c:	683a      	ldr	r2, [r7, #0]
    791e:	430a      	orrs	r2, r1
    7920:	619a      	str	r2, [r3, #24]
			break;
    7922:	e00f      	b.n	7944 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    7924:	4b0a      	ldr	r3, [pc, #40]	; (7950 <system_apb_clock_set_mask+0x58>)
    7926:	4a0a      	ldr	r2, [pc, #40]	; (7950 <system_apb_clock_set_mask+0x58>)
    7928:	69d1      	ldr	r1, [r2, #28]
    792a:	683a      	ldr	r2, [r7, #0]
    792c:	430a      	orrs	r2, r1
    792e:	61da      	str	r2, [r3, #28]
			break;
    7930:	e008      	b.n	7944 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    7932:	4b07      	ldr	r3, [pc, #28]	; (7950 <system_apb_clock_set_mask+0x58>)
    7934:	4a06      	ldr	r2, [pc, #24]	; (7950 <system_apb_clock_set_mask+0x58>)
    7936:	6a11      	ldr	r1, [r2, #32]
    7938:	683a      	ldr	r2, [r7, #0]
    793a:	430a      	orrs	r2, r1
    793c:	621a      	str	r2, [r3, #32]
			break;
    793e:	e001      	b.n	7944 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    7940:	2317      	movs	r3, #23
    7942:	e000      	b.n	7946 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    7944:	2300      	movs	r3, #0
}
    7946:	0018      	movs	r0, r3
    7948:	46bd      	mov	sp, r7
    794a:	b002      	add	sp, #8
    794c:	bd80      	pop	{r7, pc}
    794e:	46c0      	nop			; (mov r8, r8)
    7950:	40000400 	.word	0x40000400

00007954 <system_interrupt_enter_critical_section>:
{
    7954:	b580      	push	{r7, lr}
    7956:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    7958:	4b02      	ldr	r3, [pc, #8]	; (7964 <system_interrupt_enter_critical_section+0x10>)
    795a:	4798      	blx	r3
}
    795c:	46c0      	nop			; (mov r8, r8)
    795e:	46bd      	mov	sp, r7
    7960:	bd80      	pop	{r7, pc}
    7962:	46c0      	nop			; (mov r8, r8)
    7964:	00007271 	.word	0x00007271

00007968 <system_interrupt_leave_critical_section>:
{
    7968:	b580      	push	{r7, lr}
    796a:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    796c:	4b02      	ldr	r3, [pc, #8]	; (7978 <system_interrupt_leave_critical_section+0x10>)
    796e:	4798      	blx	r3
}
    7970:	46c0      	nop			; (mov r8, r8)
    7972:	46bd      	mov	sp, r7
    7974:	bd80      	pop	{r7, pc}
    7976:	46c0      	nop			; (mov r8, r8)
    7978:	000072c5 	.word	0x000072c5

0000797c <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    797c:	b580      	push	{r7, lr}
    797e:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    7980:	4b05      	ldr	r3, [pc, #20]	; (7998 <system_gclk_is_syncing+0x1c>)
    7982:	785b      	ldrb	r3, [r3, #1]
    7984:	b2db      	uxtb	r3, r3
    7986:	b25b      	sxtb	r3, r3
    7988:	2b00      	cmp	r3, #0
    798a:	da01      	bge.n	7990 <system_gclk_is_syncing+0x14>
		return true;
    798c:	2301      	movs	r3, #1
    798e:	e000      	b.n	7992 <system_gclk_is_syncing+0x16>
	}

	return false;
    7990:	2300      	movs	r3, #0
}
    7992:	0018      	movs	r0, r3
    7994:	46bd      	mov	sp, r7
    7996:	bd80      	pop	{r7, pc}
    7998:	40000c00 	.word	0x40000c00

0000799c <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    799c:	b580      	push	{r7, lr}
    799e:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    79a0:	2108      	movs	r1, #8
    79a2:	2000      	movs	r0, #0
    79a4:	4b07      	ldr	r3, [pc, #28]	; (79c4 <system_gclk_init+0x28>)
    79a6:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    79a8:	4b07      	ldr	r3, [pc, #28]	; (79c8 <system_gclk_init+0x2c>)
    79aa:	2201      	movs	r2, #1
    79ac:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    79ae:	46c0      	nop			; (mov r8, r8)
    79b0:	4b05      	ldr	r3, [pc, #20]	; (79c8 <system_gclk_init+0x2c>)
    79b2:	781b      	ldrb	r3, [r3, #0]
    79b4:	b2db      	uxtb	r3, r3
    79b6:	001a      	movs	r2, r3
    79b8:	2301      	movs	r3, #1
    79ba:	4013      	ands	r3, r2
    79bc:	d1f8      	bne.n	79b0 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    79be:	46c0      	nop			; (mov r8, r8)
    79c0:	46bd      	mov	sp, r7
    79c2:	bd80      	pop	{r7, pc}
    79c4:	000078f9 	.word	0x000078f9
    79c8:	40000c00 	.word	0x40000c00

000079cc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    79cc:	b580      	push	{r7, lr}
    79ce:	b086      	sub	sp, #24
    79d0:	af00      	add	r7, sp, #0
    79d2:	0002      	movs	r2, r0
    79d4:	6039      	str	r1, [r7, #0]
    79d6:	1dfb      	adds	r3, r7, #7
    79d8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    79da:	1dfb      	adds	r3, r7, #7
    79dc:	781b      	ldrb	r3, [r3, #0]
    79de:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    79e0:	1dfb      	adds	r3, r7, #7
    79e2:	781b      	ldrb	r3, [r3, #0]
    79e4:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    79e6:	683b      	ldr	r3, [r7, #0]
    79e8:	781b      	ldrb	r3, [r3, #0]
    79ea:	021b      	lsls	r3, r3, #8
    79ec:	001a      	movs	r2, r3
    79ee:	697b      	ldr	r3, [r7, #20]
    79f0:	4313      	orrs	r3, r2
    79f2:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    79f4:	683b      	ldr	r3, [r7, #0]
    79f6:	785b      	ldrb	r3, [r3, #1]
    79f8:	2b00      	cmp	r3, #0
    79fa:	d004      	beq.n	7a06 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    79fc:	697b      	ldr	r3, [r7, #20]
    79fe:	2280      	movs	r2, #128	; 0x80
    7a00:	02d2      	lsls	r2, r2, #11
    7a02:	4313      	orrs	r3, r2
    7a04:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    7a06:	683b      	ldr	r3, [r7, #0]
    7a08:	7a5b      	ldrb	r3, [r3, #9]
    7a0a:	2b00      	cmp	r3, #0
    7a0c:	d004      	beq.n	7a18 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    7a0e:	697b      	ldr	r3, [r7, #20]
    7a10:	2280      	movs	r2, #128	; 0x80
    7a12:	0312      	lsls	r2, r2, #12
    7a14:	4313      	orrs	r3, r2
    7a16:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    7a18:	683b      	ldr	r3, [r7, #0]
    7a1a:	685b      	ldr	r3, [r3, #4]
    7a1c:	2b01      	cmp	r3, #1
    7a1e:	d92c      	bls.n	7a7a <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    7a20:	683b      	ldr	r3, [r7, #0]
    7a22:	685a      	ldr	r2, [r3, #4]
    7a24:	683b      	ldr	r3, [r7, #0]
    7a26:	685b      	ldr	r3, [r3, #4]
    7a28:	3b01      	subs	r3, #1
    7a2a:	4013      	ands	r3, r2
    7a2c:	d11a      	bne.n	7a64 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    7a2e:	2300      	movs	r3, #0
    7a30:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    7a32:	2302      	movs	r3, #2
    7a34:	60bb      	str	r3, [r7, #8]
    7a36:	e005      	b.n	7a44 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    7a38:	68fb      	ldr	r3, [r7, #12]
    7a3a:	3301      	adds	r3, #1
    7a3c:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    7a3e:	68bb      	ldr	r3, [r7, #8]
    7a40:	005b      	lsls	r3, r3, #1
    7a42:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    7a44:	683b      	ldr	r3, [r7, #0]
    7a46:	685a      	ldr	r2, [r3, #4]
    7a48:	68bb      	ldr	r3, [r7, #8]
    7a4a:	429a      	cmp	r2, r3
    7a4c:	d8f4      	bhi.n	7a38 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    7a4e:	68fb      	ldr	r3, [r7, #12]
    7a50:	021b      	lsls	r3, r3, #8
    7a52:	693a      	ldr	r2, [r7, #16]
    7a54:	4313      	orrs	r3, r2
    7a56:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    7a58:	697b      	ldr	r3, [r7, #20]
    7a5a:	2280      	movs	r2, #128	; 0x80
    7a5c:	0352      	lsls	r2, r2, #13
    7a5e:	4313      	orrs	r3, r2
    7a60:	617b      	str	r3, [r7, #20]
    7a62:	e00a      	b.n	7a7a <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    7a64:	683b      	ldr	r3, [r7, #0]
    7a66:	685b      	ldr	r3, [r3, #4]
    7a68:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    7a6a:	693a      	ldr	r2, [r7, #16]
    7a6c:	4313      	orrs	r3, r2
    7a6e:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    7a70:	697b      	ldr	r3, [r7, #20]
    7a72:	2280      	movs	r2, #128	; 0x80
    7a74:	0292      	lsls	r2, r2, #10
    7a76:	4313      	orrs	r3, r2
    7a78:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    7a7a:	683b      	ldr	r3, [r7, #0]
    7a7c:	7a1b      	ldrb	r3, [r3, #8]
    7a7e:	2b00      	cmp	r3, #0
    7a80:	d004      	beq.n	7a8c <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    7a82:	697b      	ldr	r3, [r7, #20]
    7a84:	2280      	movs	r2, #128	; 0x80
    7a86:	0392      	lsls	r2, r2, #14
    7a88:	4313      	orrs	r3, r2
    7a8a:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    7a8c:	46c0      	nop			; (mov r8, r8)
    7a8e:	4b13      	ldr	r3, [pc, #76]	; (7adc <system_gclk_gen_set_config+0x110>)
    7a90:	4798      	blx	r3
    7a92:	1e03      	subs	r3, r0, #0
    7a94:	d1fb      	bne.n	7a8e <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    7a96:	4b12      	ldr	r3, [pc, #72]	; (7ae0 <system_gclk_gen_set_config+0x114>)
    7a98:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    7a9a:	4a12      	ldr	r2, [pc, #72]	; (7ae4 <system_gclk_gen_set_config+0x118>)
    7a9c:	1dfb      	adds	r3, r7, #7
    7a9e:	781b      	ldrb	r3, [r3, #0]
    7aa0:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    7aa2:	46c0      	nop			; (mov r8, r8)
    7aa4:	4b0d      	ldr	r3, [pc, #52]	; (7adc <system_gclk_gen_set_config+0x110>)
    7aa6:	4798      	blx	r3
    7aa8:	1e03      	subs	r3, r0, #0
    7aaa:	d1fb      	bne.n	7aa4 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    7aac:	4b0e      	ldr	r3, [pc, #56]	; (7ae8 <system_gclk_gen_set_config+0x11c>)
    7aae:	693a      	ldr	r2, [r7, #16]
    7ab0:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    7ab2:	46c0      	nop			; (mov r8, r8)
    7ab4:	4b09      	ldr	r3, [pc, #36]	; (7adc <system_gclk_gen_set_config+0x110>)
    7ab6:	4798      	blx	r3
    7ab8:	1e03      	subs	r3, r0, #0
    7aba:	d1fb      	bne.n	7ab4 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    7abc:	4b0a      	ldr	r3, [pc, #40]	; (7ae8 <system_gclk_gen_set_config+0x11c>)
    7abe:	4a0a      	ldr	r2, [pc, #40]	; (7ae8 <system_gclk_gen_set_config+0x11c>)
    7ac0:	6851      	ldr	r1, [r2, #4]
    7ac2:	2280      	movs	r2, #128	; 0x80
    7ac4:	0252      	lsls	r2, r2, #9
    7ac6:	4011      	ands	r1, r2
    7ac8:	697a      	ldr	r2, [r7, #20]
    7aca:	430a      	orrs	r2, r1
    7acc:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    7ace:	4b07      	ldr	r3, [pc, #28]	; (7aec <system_gclk_gen_set_config+0x120>)
    7ad0:	4798      	blx	r3
}
    7ad2:	46c0      	nop			; (mov r8, r8)
    7ad4:	46bd      	mov	sp, r7
    7ad6:	b006      	add	sp, #24
    7ad8:	bd80      	pop	{r7, pc}
    7ada:	46c0      	nop			; (mov r8, r8)
    7adc:	0000797d 	.word	0x0000797d
    7ae0:	00007955 	.word	0x00007955
    7ae4:	40000c08 	.word	0x40000c08
    7ae8:	40000c00 	.word	0x40000c00
    7aec:	00007969 	.word	0x00007969

00007af0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    7af0:	b580      	push	{r7, lr}
    7af2:	b082      	sub	sp, #8
    7af4:	af00      	add	r7, sp, #0
    7af6:	0002      	movs	r2, r0
    7af8:	1dfb      	adds	r3, r7, #7
    7afa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    7afc:	46c0      	nop			; (mov r8, r8)
    7afe:	4b0e      	ldr	r3, [pc, #56]	; (7b38 <system_gclk_gen_enable+0x48>)
    7b00:	4798      	blx	r3
    7b02:	1e03      	subs	r3, r0, #0
    7b04:	d1fb      	bne.n	7afe <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    7b06:	4b0d      	ldr	r3, [pc, #52]	; (7b3c <system_gclk_gen_enable+0x4c>)
    7b08:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7b0a:	4a0d      	ldr	r2, [pc, #52]	; (7b40 <system_gclk_gen_enable+0x50>)
    7b0c:	1dfb      	adds	r3, r7, #7
    7b0e:	781b      	ldrb	r3, [r3, #0]
    7b10:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7b12:	46c0      	nop			; (mov r8, r8)
    7b14:	4b08      	ldr	r3, [pc, #32]	; (7b38 <system_gclk_gen_enable+0x48>)
    7b16:	4798      	blx	r3
    7b18:	1e03      	subs	r3, r0, #0
    7b1a:	d1fb      	bne.n	7b14 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    7b1c:	4b09      	ldr	r3, [pc, #36]	; (7b44 <system_gclk_gen_enable+0x54>)
    7b1e:	4a09      	ldr	r2, [pc, #36]	; (7b44 <system_gclk_gen_enable+0x54>)
    7b20:	6852      	ldr	r2, [r2, #4]
    7b22:	2180      	movs	r1, #128	; 0x80
    7b24:	0249      	lsls	r1, r1, #9
    7b26:	430a      	orrs	r2, r1
    7b28:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    7b2a:	4b07      	ldr	r3, [pc, #28]	; (7b48 <system_gclk_gen_enable+0x58>)
    7b2c:	4798      	blx	r3
}
    7b2e:	46c0      	nop			; (mov r8, r8)
    7b30:	46bd      	mov	sp, r7
    7b32:	b002      	add	sp, #8
    7b34:	bd80      	pop	{r7, pc}
    7b36:	46c0      	nop			; (mov r8, r8)
    7b38:	0000797d 	.word	0x0000797d
    7b3c:	00007955 	.word	0x00007955
    7b40:	40000c04 	.word	0x40000c04
    7b44:	40000c00 	.word	0x40000c00
    7b48:	00007969 	.word	0x00007969

00007b4c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    7b4c:	b580      	push	{r7, lr}
    7b4e:	b086      	sub	sp, #24
    7b50:	af00      	add	r7, sp, #0
    7b52:	0002      	movs	r2, r0
    7b54:	1dfb      	adds	r3, r7, #7
    7b56:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    7b58:	46c0      	nop			; (mov r8, r8)
    7b5a:	4b2a      	ldr	r3, [pc, #168]	; (7c04 <system_gclk_gen_get_hz+0xb8>)
    7b5c:	4798      	blx	r3
    7b5e:	1e03      	subs	r3, r0, #0
    7b60:	d1fb      	bne.n	7b5a <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    7b62:	4b29      	ldr	r3, [pc, #164]	; (7c08 <system_gclk_gen_get_hz+0xbc>)
    7b64:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7b66:	4a29      	ldr	r2, [pc, #164]	; (7c0c <system_gclk_gen_get_hz+0xc0>)
    7b68:	1dfb      	adds	r3, r7, #7
    7b6a:	781b      	ldrb	r3, [r3, #0]
    7b6c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7b6e:	46c0      	nop			; (mov r8, r8)
    7b70:	4b24      	ldr	r3, [pc, #144]	; (7c04 <system_gclk_gen_get_hz+0xb8>)
    7b72:	4798      	blx	r3
    7b74:	1e03      	subs	r3, r0, #0
    7b76:	d1fb      	bne.n	7b70 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    7b78:	4b25      	ldr	r3, [pc, #148]	; (7c10 <system_gclk_gen_get_hz+0xc4>)
    7b7a:	685b      	ldr	r3, [r3, #4]
    7b7c:	04db      	lsls	r3, r3, #19
    7b7e:	0edb      	lsrs	r3, r3, #27
    7b80:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    7b82:	0018      	movs	r0, r3
    7b84:	4b23      	ldr	r3, [pc, #140]	; (7c14 <system_gclk_gen_get_hz+0xc8>)
    7b86:	4798      	blx	r3
    7b88:	0003      	movs	r3, r0
    7b8a:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    7b8c:	4a1f      	ldr	r2, [pc, #124]	; (7c0c <system_gclk_gen_get_hz+0xc0>)
    7b8e:	1dfb      	adds	r3, r7, #7
    7b90:	781b      	ldrb	r3, [r3, #0]
    7b92:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    7b94:	4b1e      	ldr	r3, [pc, #120]	; (7c10 <system_gclk_gen_get_hz+0xc4>)
    7b96:	685b      	ldr	r3, [r3, #4]
    7b98:	02db      	lsls	r3, r3, #11
    7b9a:	0fdb      	lsrs	r3, r3, #31
    7b9c:	b2da      	uxtb	r2, r3
    7b9e:	2313      	movs	r3, #19
    7ba0:	18fb      	adds	r3, r7, r3
    7ba2:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    7ba4:	4a1c      	ldr	r2, [pc, #112]	; (7c18 <system_gclk_gen_get_hz+0xcc>)
    7ba6:	1dfb      	adds	r3, r7, #7
    7ba8:	781b      	ldrb	r3, [r3, #0]
    7baa:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    7bac:	46c0      	nop			; (mov r8, r8)
    7bae:	4b15      	ldr	r3, [pc, #84]	; (7c04 <system_gclk_gen_get_hz+0xb8>)
    7bb0:	4798      	blx	r3
    7bb2:	1e03      	subs	r3, r0, #0
    7bb4:	d1fb      	bne.n	7bae <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    7bb6:	4b16      	ldr	r3, [pc, #88]	; (7c10 <system_gclk_gen_get_hz+0xc4>)
    7bb8:	689b      	ldr	r3, [r3, #8]
    7bba:	021b      	lsls	r3, r3, #8
    7bbc:	0c1b      	lsrs	r3, r3, #16
    7bbe:	b29b      	uxth	r3, r3
    7bc0:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    7bc2:	4b16      	ldr	r3, [pc, #88]	; (7c1c <system_gclk_gen_get_hz+0xd0>)
    7bc4:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    7bc6:	2313      	movs	r3, #19
    7bc8:	18fb      	adds	r3, r7, r3
    7bca:	781b      	ldrb	r3, [r3, #0]
    7bcc:	2b00      	cmp	r3, #0
    7bce:	d109      	bne.n	7be4 <system_gclk_gen_get_hz+0x98>
    7bd0:	68fb      	ldr	r3, [r7, #12]
    7bd2:	2b01      	cmp	r3, #1
    7bd4:	d906      	bls.n	7be4 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    7bd6:	4b12      	ldr	r3, [pc, #72]	; (7c20 <system_gclk_gen_get_hz+0xd4>)
    7bd8:	68f9      	ldr	r1, [r7, #12]
    7bda:	6978      	ldr	r0, [r7, #20]
    7bdc:	4798      	blx	r3
    7bde:	0003      	movs	r3, r0
    7be0:	617b      	str	r3, [r7, #20]
    7be2:	e00a      	b.n	7bfa <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    7be4:	2313      	movs	r3, #19
    7be6:	18fb      	adds	r3, r7, r3
    7be8:	781b      	ldrb	r3, [r3, #0]
    7bea:	2b00      	cmp	r3, #0
    7bec:	d005      	beq.n	7bfa <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    7bee:	68fb      	ldr	r3, [r7, #12]
    7bf0:	3301      	adds	r3, #1
    7bf2:	697a      	ldr	r2, [r7, #20]
    7bf4:	40da      	lsrs	r2, r3
    7bf6:	0013      	movs	r3, r2
    7bf8:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    7bfa:	697b      	ldr	r3, [r7, #20]
}
    7bfc:	0018      	movs	r0, r3
    7bfe:	46bd      	mov	sp, r7
    7c00:	b006      	add	sp, #24
    7c02:	bd80      	pop	{r7, pc}
    7c04:	0000797d 	.word	0x0000797d
    7c08:	00007955 	.word	0x00007955
    7c0c:	40000c04 	.word	0x40000c04
    7c10:	40000c00 	.word	0x40000c00
    7c14:	00007491 	.word	0x00007491
    7c18:	40000c08 	.word	0x40000c08
    7c1c:	00007969 	.word	0x00007969
    7c20:	000140c9 	.word	0x000140c9

00007c24 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    7c24:	b580      	push	{r7, lr}
    7c26:	b084      	sub	sp, #16
    7c28:	af00      	add	r7, sp, #0
    7c2a:	0002      	movs	r2, r0
    7c2c:	6039      	str	r1, [r7, #0]
    7c2e:	1dfb      	adds	r3, r7, #7
    7c30:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    7c32:	1dfb      	adds	r3, r7, #7
    7c34:	781b      	ldrb	r3, [r3, #0]
    7c36:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    7c38:	683b      	ldr	r3, [r7, #0]
    7c3a:	781b      	ldrb	r3, [r3, #0]
    7c3c:	021b      	lsls	r3, r3, #8
    7c3e:	001a      	movs	r2, r3
    7c40:	68fb      	ldr	r3, [r7, #12]
    7c42:	4313      	orrs	r3, r2
    7c44:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    7c46:	1dfb      	adds	r3, r7, #7
    7c48:	781b      	ldrb	r3, [r3, #0]
    7c4a:	0018      	movs	r0, r3
    7c4c:	4b04      	ldr	r3, [pc, #16]	; (7c60 <system_gclk_chan_set_config+0x3c>)
    7c4e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    7c50:	4b04      	ldr	r3, [pc, #16]	; (7c64 <system_gclk_chan_set_config+0x40>)
    7c52:	68fa      	ldr	r2, [r7, #12]
    7c54:	b292      	uxth	r2, r2
    7c56:	805a      	strh	r2, [r3, #2]
}
    7c58:	46c0      	nop			; (mov r8, r8)
    7c5a:	46bd      	mov	sp, r7
    7c5c:	b004      	add	sp, #16
    7c5e:	bd80      	pop	{r7, pc}
    7c60:	00007cb1 	.word	0x00007cb1
    7c64:	40000c00 	.word	0x40000c00

00007c68 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    7c68:	b580      	push	{r7, lr}
    7c6a:	b082      	sub	sp, #8
    7c6c:	af00      	add	r7, sp, #0
    7c6e:	0002      	movs	r2, r0
    7c70:	1dfb      	adds	r3, r7, #7
    7c72:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    7c74:	4b0a      	ldr	r3, [pc, #40]	; (7ca0 <system_gclk_chan_enable+0x38>)
    7c76:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7c78:	4a0a      	ldr	r2, [pc, #40]	; (7ca4 <system_gclk_chan_enable+0x3c>)
    7c7a:	1dfb      	adds	r3, r7, #7
    7c7c:	781b      	ldrb	r3, [r3, #0]
    7c7e:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    7c80:	4909      	ldr	r1, [pc, #36]	; (7ca8 <system_gclk_chan_enable+0x40>)
    7c82:	4b09      	ldr	r3, [pc, #36]	; (7ca8 <system_gclk_chan_enable+0x40>)
    7c84:	885b      	ldrh	r3, [r3, #2]
    7c86:	b29b      	uxth	r3, r3
    7c88:	2280      	movs	r2, #128	; 0x80
    7c8a:	01d2      	lsls	r2, r2, #7
    7c8c:	4313      	orrs	r3, r2
    7c8e:	b29b      	uxth	r3, r3
    7c90:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    7c92:	4b06      	ldr	r3, [pc, #24]	; (7cac <system_gclk_chan_enable+0x44>)
    7c94:	4798      	blx	r3
}
    7c96:	46c0      	nop			; (mov r8, r8)
    7c98:	46bd      	mov	sp, r7
    7c9a:	b002      	add	sp, #8
    7c9c:	bd80      	pop	{r7, pc}
    7c9e:	46c0      	nop			; (mov r8, r8)
    7ca0:	00007955 	.word	0x00007955
    7ca4:	40000c02 	.word	0x40000c02
    7ca8:	40000c00 	.word	0x40000c00
    7cac:	00007969 	.word	0x00007969

00007cb0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    7cb0:	b580      	push	{r7, lr}
    7cb2:	b084      	sub	sp, #16
    7cb4:	af00      	add	r7, sp, #0
    7cb6:	0002      	movs	r2, r0
    7cb8:	1dfb      	adds	r3, r7, #7
    7cba:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    7cbc:	4b1c      	ldr	r3, [pc, #112]	; (7d30 <system_gclk_chan_disable+0x80>)
    7cbe:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7cc0:	4a1c      	ldr	r2, [pc, #112]	; (7d34 <system_gclk_chan_disable+0x84>)
    7cc2:	1dfb      	adds	r3, r7, #7
    7cc4:	781b      	ldrb	r3, [r3, #0]
    7cc6:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    7cc8:	4b1b      	ldr	r3, [pc, #108]	; (7d38 <system_gclk_chan_disable+0x88>)
    7cca:	885b      	ldrh	r3, [r3, #2]
    7ccc:	051b      	lsls	r3, r3, #20
    7cce:	0f1b      	lsrs	r3, r3, #28
    7cd0:	b2db      	uxtb	r3, r3
    7cd2:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    7cd4:	4a18      	ldr	r2, [pc, #96]	; (7d38 <system_gclk_chan_disable+0x88>)
    7cd6:	8853      	ldrh	r3, [r2, #2]
    7cd8:	4918      	ldr	r1, [pc, #96]	; (7d3c <system_gclk_chan_disable+0x8c>)
    7cda:	400b      	ands	r3, r1
    7cdc:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    7cde:	4a16      	ldr	r2, [pc, #88]	; (7d38 <system_gclk_chan_disable+0x88>)
    7ce0:	4b15      	ldr	r3, [pc, #84]	; (7d38 <system_gclk_chan_disable+0x88>)
    7ce2:	885b      	ldrh	r3, [r3, #2]
    7ce4:	b29b      	uxth	r3, r3
    7ce6:	4916      	ldr	r1, [pc, #88]	; (7d40 <system_gclk_chan_disable+0x90>)
    7ce8:	400b      	ands	r3, r1
    7cea:	b29b      	uxth	r3, r3
    7cec:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    7cee:	46c0      	nop			; (mov r8, r8)
    7cf0:	4b11      	ldr	r3, [pc, #68]	; (7d38 <system_gclk_chan_disable+0x88>)
    7cf2:	885b      	ldrh	r3, [r3, #2]
    7cf4:	b29b      	uxth	r3, r3
    7cf6:	001a      	movs	r2, r3
    7cf8:	2380      	movs	r3, #128	; 0x80
    7cfa:	01db      	lsls	r3, r3, #7
    7cfc:	4013      	ands	r3, r2
    7cfe:	d1f7      	bne.n	7cf0 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    7d00:	4a0d      	ldr	r2, [pc, #52]	; (7d38 <system_gclk_chan_disable+0x88>)
    7d02:	68fb      	ldr	r3, [r7, #12]
    7d04:	b2db      	uxtb	r3, r3
    7d06:	1c19      	adds	r1, r3, #0
    7d08:	230f      	movs	r3, #15
    7d0a:	400b      	ands	r3, r1
    7d0c:	b2d9      	uxtb	r1, r3
    7d0e:	8853      	ldrh	r3, [r2, #2]
    7d10:	1c08      	adds	r0, r1, #0
    7d12:	210f      	movs	r1, #15
    7d14:	4001      	ands	r1, r0
    7d16:	0208      	lsls	r0, r1, #8
    7d18:	4908      	ldr	r1, [pc, #32]	; (7d3c <system_gclk_chan_disable+0x8c>)
    7d1a:	400b      	ands	r3, r1
    7d1c:	1c19      	adds	r1, r3, #0
    7d1e:	1c03      	adds	r3, r0, #0
    7d20:	430b      	orrs	r3, r1
    7d22:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    7d24:	4b07      	ldr	r3, [pc, #28]	; (7d44 <system_gclk_chan_disable+0x94>)
    7d26:	4798      	blx	r3
}
    7d28:	46c0      	nop			; (mov r8, r8)
    7d2a:	46bd      	mov	sp, r7
    7d2c:	b004      	add	sp, #16
    7d2e:	bd80      	pop	{r7, pc}
    7d30:	00007955 	.word	0x00007955
    7d34:	40000c02 	.word	0x40000c02
    7d38:	40000c00 	.word	0x40000c00
    7d3c:	fffff0ff 	.word	0xfffff0ff
    7d40:	ffffbfff 	.word	0xffffbfff
    7d44:	00007969 	.word	0x00007969

00007d48 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    7d48:	b580      	push	{r7, lr}
    7d4a:	b084      	sub	sp, #16
    7d4c:	af00      	add	r7, sp, #0
    7d4e:	0002      	movs	r2, r0
    7d50:	1dfb      	adds	r3, r7, #7
    7d52:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    7d54:	4b0d      	ldr	r3, [pc, #52]	; (7d8c <system_gclk_chan_get_hz+0x44>)
    7d56:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    7d58:	4a0d      	ldr	r2, [pc, #52]	; (7d90 <system_gclk_chan_get_hz+0x48>)
    7d5a:	1dfb      	adds	r3, r7, #7
    7d5c:	781b      	ldrb	r3, [r3, #0]
    7d5e:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    7d60:	4b0c      	ldr	r3, [pc, #48]	; (7d94 <system_gclk_chan_get_hz+0x4c>)
    7d62:	885b      	ldrh	r3, [r3, #2]
    7d64:	051b      	lsls	r3, r3, #20
    7d66:	0f1b      	lsrs	r3, r3, #28
    7d68:	b2da      	uxtb	r2, r3
    7d6a:	230f      	movs	r3, #15
    7d6c:	18fb      	adds	r3, r7, r3
    7d6e:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    7d70:	4b09      	ldr	r3, [pc, #36]	; (7d98 <system_gclk_chan_get_hz+0x50>)
    7d72:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    7d74:	230f      	movs	r3, #15
    7d76:	18fb      	adds	r3, r7, r3
    7d78:	781b      	ldrb	r3, [r3, #0]
    7d7a:	0018      	movs	r0, r3
    7d7c:	4b07      	ldr	r3, [pc, #28]	; (7d9c <system_gclk_chan_get_hz+0x54>)
    7d7e:	4798      	blx	r3
    7d80:	0003      	movs	r3, r0
}
    7d82:	0018      	movs	r0, r3
    7d84:	46bd      	mov	sp, r7
    7d86:	b004      	add	sp, #16
    7d88:	bd80      	pop	{r7, pc}
    7d8a:	46c0      	nop			; (mov r8, r8)
    7d8c:	00007955 	.word	0x00007955
    7d90:	40000c02 	.word	0x40000c02
    7d94:	40000c00 	.word	0x40000c00
    7d98:	00007969 	.word	0x00007969
    7d9c:	00007b4d 	.word	0x00007b4d

00007da0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    7da0:	b580      	push	{r7, lr}
    7da2:	b084      	sub	sp, #16
    7da4:	af00      	add	r7, sp, #0
    7da6:	0002      	movs	r2, r0
    7da8:	1dfb      	adds	r3, r7, #7
    7daa:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    7dac:	230f      	movs	r3, #15
    7dae:	18fb      	adds	r3, r7, r3
    7db0:	1dfa      	adds	r2, r7, #7
    7db2:	7812      	ldrb	r2, [r2, #0]
    7db4:	09d2      	lsrs	r2, r2, #7
    7db6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    7db8:	230e      	movs	r3, #14
    7dba:	18fb      	adds	r3, r7, r3
    7dbc:	1dfa      	adds	r2, r7, #7
    7dbe:	7812      	ldrb	r2, [r2, #0]
    7dc0:	0952      	lsrs	r2, r2, #5
    7dc2:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    7dc4:	4b0d      	ldr	r3, [pc, #52]	; (7dfc <system_pinmux_get_group_from_gpio_pin+0x5c>)
    7dc6:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    7dc8:	230f      	movs	r3, #15
    7dca:	18fb      	adds	r3, r7, r3
    7dcc:	781b      	ldrb	r3, [r3, #0]
    7dce:	2b00      	cmp	r3, #0
    7dd0:	d10f      	bne.n	7df2 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    7dd2:	230f      	movs	r3, #15
    7dd4:	18fb      	adds	r3, r7, r3
    7dd6:	781b      	ldrb	r3, [r3, #0]
    7dd8:	009b      	lsls	r3, r3, #2
    7dda:	2210      	movs	r2, #16
    7ddc:	4694      	mov	ip, r2
    7dde:	44bc      	add	ip, r7
    7de0:	4463      	add	r3, ip
    7de2:	3b08      	subs	r3, #8
    7de4:	681a      	ldr	r2, [r3, #0]
    7de6:	230e      	movs	r3, #14
    7de8:	18fb      	adds	r3, r7, r3
    7dea:	781b      	ldrb	r3, [r3, #0]
    7dec:	01db      	lsls	r3, r3, #7
    7dee:	18d3      	adds	r3, r2, r3
    7df0:	e000      	b.n	7df4 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    7df2:	2300      	movs	r3, #0
	}
}
    7df4:	0018      	movs	r0, r3
    7df6:	46bd      	mov	sp, r7
    7df8:	b004      	add	sp, #16
    7dfa:	bd80      	pop	{r7, pc}
    7dfc:	41004400 	.word	0x41004400

00007e00 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    7e00:	b580      	push	{r7, lr}
    7e02:	b088      	sub	sp, #32
    7e04:	af00      	add	r7, sp, #0
    7e06:	60f8      	str	r0, [r7, #12]
    7e08:	60b9      	str	r1, [r7, #8]
    7e0a:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    7e0c:	2300      	movs	r3, #0
    7e0e:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    7e10:	687b      	ldr	r3, [r7, #4]
    7e12:	78db      	ldrb	r3, [r3, #3]
    7e14:	2201      	movs	r2, #1
    7e16:	4053      	eors	r3, r2
    7e18:	b2db      	uxtb	r3, r3
    7e1a:	2b00      	cmp	r3, #0
    7e1c:	d035      	beq.n	7e8a <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    7e1e:	687b      	ldr	r3, [r7, #4]
    7e20:	781b      	ldrb	r3, [r3, #0]
    7e22:	2b80      	cmp	r3, #128	; 0x80
    7e24:	d00b      	beq.n	7e3e <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    7e26:	69fb      	ldr	r3, [r7, #28]
    7e28:	2280      	movs	r2, #128	; 0x80
    7e2a:	0252      	lsls	r2, r2, #9
    7e2c:	4313      	orrs	r3, r2
    7e2e:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    7e30:	687b      	ldr	r3, [r7, #4]
    7e32:	781b      	ldrb	r3, [r3, #0]
    7e34:	061b      	lsls	r3, r3, #24
    7e36:	001a      	movs	r2, r3
    7e38:	69fb      	ldr	r3, [r7, #28]
    7e3a:	4313      	orrs	r3, r2
    7e3c:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    7e3e:	687b      	ldr	r3, [r7, #4]
    7e40:	785b      	ldrb	r3, [r3, #1]
    7e42:	2b00      	cmp	r3, #0
    7e44:	d003      	beq.n	7e4e <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7e46:	687b      	ldr	r3, [r7, #4]
    7e48:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    7e4a:	2b02      	cmp	r3, #2
    7e4c:	d110      	bne.n	7e70 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    7e4e:	69fb      	ldr	r3, [r7, #28]
    7e50:	2280      	movs	r2, #128	; 0x80
    7e52:	0292      	lsls	r2, r2, #10
    7e54:	4313      	orrs	r3, r2
    7e56:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    7e58:	687b      	ldr	r3, [r7, #4]
    7e5a:	789b      	ldrb	r3, [r3, #2]
    7e5c:	2b00      	cmp	r3, #0
    7e5e:	d004      	beq.n	7e6a <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    7e60:	69fb      	ldr	r3, [r7, #28]
    7e62:	2280      	movs	r2, #128	; 0x80
    7e64:	02d2      	lsls	r2, r2, #11
    7e66:	4313      	orrs	r3, r2
    7e68:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    7e6a:	68fb      	ldr	r3, [r7, #12]
    7e6c:	68ba      	ldr	r2, [r7, #8]
    7e6e:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7e70:	687b      	ldr	r3, [r7, #4]
    7e72:	785b      	ldrb	r3, [r3, #1]
    7e74:	2b01      	cmp	r3, #1
    7e76:	d003      	beq.n	7e80 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7e78:	687b      	ldr	r3, [r7, #4]
    7e7a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7e7c:	2b02      	cmp	r3, #2
    7e7e:	d107      	bne.n	7e90 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    7e80:	69fb      	ldr	r3, [r7, #28]
    7e82:	4a22      	ldr	r2, [pc, #136]	; (7f0c <_system_pinmux_config+0x10c>)
    7e84:	4013      	ands	r3, r2
    7e86:	61fb      	str	r3, [r7, #28]
    7e88:	e002      	b.n	7e90 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    7e8a:	68fb      	ldr	r3, [r7, #12]
    7e8c:	68ba      	ldr	r2, [r7, #8]
    7e8e:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    7e90:	68bb      	ldr	r3, [r7, #8]
    7e92:	041b      	lsls	r3, r3, #16
    7e94:	0c1b      	lsrs	r3, r3, #16
    7e96:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    7e98:	68bb      	ldr	r3, [r7, #8]
    7e9a:	0c1b      	lsrs	r3, r3, #16
    7e9c:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7e9e:	69ba      	ldr	r2, [r7, #24]
    7ea0:	69fb      	ldr	r3, [r7, #28]
    7ea2:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    7ea4:	22a0      	movs	r2, #160	; 0xa0
    7ea6:	05d2      	lsls	r2, r2, #23
    7ea8:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7eaa:	68fb      	ldr	r3, [r7, #12]
    7eac:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7eae:	697a      	ldr	r2, [r7, #20]
    7eb0:	69fb      	ldr	r3, [r7, #28]
    7eb2:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    7eb4:	22d0      	movs	r2, #208	; 0xd0
    7eb6:	0612      	lsls	r2, r2, #24
    7eb8:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    7eba:	68fb      	ldr	r3, [r7, #12]
    7ebc:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    7ebe:	687b      	ldr	r3, [r7, #4]
    7ec0:	78db      	ldrb	r3, [r3, #3]
    7ec2:	2201      	movs	r2, #1
    7ec4:	4053      	eors	r3, r2
    7ec6:	b2db      	uxtb	r3, r3
    7ec8:	2b00      	cmp	r3, #0
    7eca:	d01a      	beq.n	7f02 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    7ecc:	69fa      	ldr	r2, [r7, #28]
    7ece:	2380      	movs	r3, #128	; 0x80
    7ed0:	02db      	lsls	r3, r3, #11
    7ed2:	4013      	ands	r3, r2
    7ed4:	d00a      	beq.n	7eec <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    7ed6:	687b      	ldr	r3, [r7, #4]
    7ed8:	789b      	ldrb	r3, [r3, #2]
    7eda:	2b01      	cmp	r3, #1
    7edc:	d103      	bne.n	7ee6 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    7ede:	68fb      	ldr	r3, [r7, #12]
    7ee0:	68ba      	ldr	r2, [r7, #8]
    7ee2:	619a      	str	r2, [r3, #24]
    7ee4:	e002      	b.n	7eec <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    7ee6:	68fb      	ldr	r3, [r7, #12]
    7ee8:	68ba      	ldr	r2, [r7, #8]
    7eea:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7eec:	687b      	ldr	r3, [r7, #4]
    7eee:	785b      	ldrb	r3, [r3, #1]
    7ef0:	2b01      	cmp	r3, #1
    7ef2:	d003      	beq.n	7efc <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    7ef4:	687b      	ldr	r3, [r7, #4]
    7ef6:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    7ef8:	2b02      	cmp	r3, #2
    7efa:	d102      	bne.n	7f02 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    7efc:	68fb      	ldr	r3, [r7, #12]
    7efe:	68ba      	ldr	r2, [r7, #8]
    7f00:	609a      	str	r2, [r3, #8]
		}
	}
}
    7f02:	46c0      	nop			; (mov r8, r8)
    7f04:	46bd      	mov	sp, r7
    7f06:	b008      	add	sp, #32
    7f08:	bd80      	pop	{r7, pc}
    7f0a:	46c0      	nop			; (mov r8, r8)
    7f0c:	fffbffff 	.word	0xfffbffff

00007f10 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    7f10:	b580      	push	{r7, lr}
    7f12:	b084      	sub	sp, #16
    7f14:	af00      	add	r7, sp, #0
    7f16:	0002      	movs	r2, r0
    7f18:	6039      	str	r1, [r7, #0]
    7f1a:	1dfb      	adds	r3, r7, #7
    7f1c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    7f1e:	1dfb      	adds	r3, r7, #7
    7f20:	781b      	ldrb	r3, [r3, #0]
    7f22:	0018      	movs	r0, r3
    7f24:	4b0a      	ldr	r3, [pc, #40]	; (7f50 <system_pinmux_pin_set_config+0x40>)
    7f26:	4798      	blx	r3
    7f28:	0003      	movs	r3, r0
    7f2a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    7f2c:	1dfb      	adds	r3, r7, #7
    7f2e:	781b      	ldrb	r3, [r3, #0]
    7f30:	221f      	movs	r2, #31
    7f32:	4013      	ands	r3, r2
    7f34:	2201      	movs	r2, #1
    7f36:	409a      	lsls	r2, r3
    7f38:	0013      	movs	r3, r2
    7f3a:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    7f3c:	683a      	ldr	r2, [r7, #0]
    7f3e:	68b9      	ldr	r1, [r7, #8]
    7f40:	68fb      	ldr	r3, [r7, #12]
    7f42:	0018      	movs	r0, r3
    7f44:	4b03      	ldr	r3, [pc, #12]	; (7f54 <system_pinmux_pin_set_config+0x44>)
    7f46:	4798      	blx	r3
}
    7f48:	46c0      	nop			; (mov r8, r8)
    7f4a:	46bd      	mov	sp, r7
    7f4c:	b004      	add	sp, #16
    7f4e:	bd80      	pop	{r7, pc}
    7f50:	00007da1 	.word	0x00007da1
    7f54:	00007e01 	.word	0x00007e01

00007f58 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    7f58:	b580      	push	{r7, lr}
    7f5a:	af00      	add	r7, sp, #0
	return;
    7f5c:	46c0      	nop			; (mov r8, r8)
}
    7f5e:	46bd      	mov	sp, r7
    7f60:	bd80      	pop	{r7, pc}
	...

00007f64 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    7f64:	b580      	push	{r7, lr}
    7f66:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    7f68:	4b06      	ldr	r3, [pc, #24]	; (7f84 <system_init+0x20>)
    7f6a:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    7f6c:	4b06      	ldr	r3, [pc, #24]	; (7f88 <system_init+0x24>)
    7f6e:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    7f70:	4b06      	ldr	r3, [pc, #24]	; (7f8c <system_init+0x28>)
    7f72:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    7f74:	4b06      	ldr	r3, [pc, #24]	; (7f90 <system_init+0x2c>)
    7f76:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    7f78:	4b06      	ldr	r3, [pc, #24]	; (7f94 <system_init+0x30>)
    7f7a:	4798      	blx	r3
}
    7f7c:	46c0      	nop			; (mov r8, r8)
    7f7e:	46bd      	mov	sp, r7
    7f80:	bd80      	pop	{r7, pc}
    7f82:	46c0      	nop			; (mov r8, r8)
    7f84:	00007775 	.word	0x00007775
    7f88:	00007265 	.word	0x00007265
    7f8c:	00007f59 	.word	0x00007f59
    7f90:	00007f59 	.word	0x00007f59
    7f94:	00007f59 	.word	0x00007f59

00007f98 <nvm_get_config_defaults>:
{
    7f98:	b580      	push	{r7, lr}
    7f9a:	b082      	sub	sp, #8
    7f9c:	af00      	add	r7, sp, #0
    7f9e:	6078      	str	r0, [r7, #4]
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    7fa0:	687b      	ldr	r3, [r7, #4]
    7fa2:	2200      	movs	r2, #0
    7fa4:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
    7fa6:	687b      	ldr	r3, [r7, #4]
    7fa8:	2201      	movs	r2, #1
    7faa:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    7fac:	4b08      	ldr	r3, [pc, #32]	; (7fd0 <nvm_get_config_defaults+0x38>)
    7fae:	685b      	ldr	r3, [r3, #4]
    7fb0:	06db      	lsls	r3, r3, #27
    7fb2:	0f1b      	lsrs	r3, r3, #28
    7fb4:	b2db      	uxtb	r3, r3
    7fb6:	001a      	movs	r2, r3
    7fb8:	687b      	ldr	r3, [r7, #4]
    7fba:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
    7fbc:	687b      	ldr	r3, [r7, #4]
    7fbe:	2200      	movs	r2, #0
    7fc0:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    7fc2:	687b      	ldr	r3, [r7, #4]
    7fc4:	2200      	movs	r2, #0
    7fc6:	711a      	strb	r2, [r3, #4]
}
    7fc8:	46c0      	nop			; (mov r8, r8)
    7fca:	46bd      	mov	sp, r7
    7fcc:	b002      	add	sp, #8
    7fce:	bd80      	pop	{r7, pc}
    7fd0:	41004000 	.word	0x41004000

00007fd4 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    7fd4:	b590      	push	{r4, r7, lr}
    7fd6:	b085      	sub	sp, #20
    7fd8:	af00      	add	r7, sp, #0
    7fda:	0002      	movs	r2, r0
    7fdc:	1dfb      	adds	r3, r7, #7
    7fde:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    7fe0:	230f      	movs	r3, #15
    7fe2:	18fb      	adds	r3, r7, r3
    7fe4:	2200      	movs	r2, #0
    7fe6:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    7fe8:	4b0a      	ldr	r3, [pc, #40]	; (8014 <_eeprom_emulator_nvm_erase_row+0x40>)
    7fea:	685b      	ldr	r3, [r3, #4]
    7fec:	1dfa      	adds	r2, r7, #7
    7fee:	7812      	ldrb	r2, [r2, #0]
    7ff0:	0212      	lsls	r2, r2, #8
    7ff2:	189b      	adds	r3, r3, r2
		error_code = nvm_erase_row(
    7ff4:	220f      	movs	r2, #15
    7ff6:	18bc      	adds	r4, r7, r2
    7ff8:	0018      	movs	r0, r3
    7ffa:	4b07      	ldr	r3, [pc, #28]	; (8018 <_eeprom_emulator_nvm_erase_row+0x44>)
    7ffc:	4798      	blx	r3
    7ffe:	0003      	movs	r3, r0
    8000:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    8002:	230f      	movs	r3, #15
    8004:	18fb      	adds	r3, r7, r3
    8006:	781b      	ldrb	r3, [r3, #0]
    8008:	2b05      	cmp	r3, #5
    800a:	d0ed      	beq.n	7fe8 <_eeprom_emulator_nvm_erase_row+0x14>
}
    800c:	46c0      	nop			; (mov r8, r8)
    800e:	46bd      	mov	sp, r7
    8010:	b005      	add	sp, #20
    8012:	bd90      	pop	{r4, r7, pc}
    8014:	20000218 	.word	0x20000218
    8018:	00002f0d 	.word	0x00002f0d

0000801c <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    801c:	b590      	push	{r4, r7, lr}
    801e:	b085      	sub	sp, #20
    8020:	af00      	add	r7, sp, #0
    8022:	0002      	movs	r2, r0
    8024:	6039      	str	r1, [r7, #0]
    8026:	1dbb      	adds	r3, r7, #6
    8028:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    802a:	230f      	movs	r3, #15
    802c:	18fb      	adds	r3, r7, r3
    802e:	2200      	movs	r2, #0
    8030:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    8032:	4b0c      	ldr	r3, [pc, #48]	; (8064 <_eeprom_emulator_nvm_fill_cache+0x48>)
    8034:	685a      	ldr	r2, [r3, #4]
    8036:	1dbb      	adds	r3, r7, #6
    8038:	881b      	ldrh	r3, [r3, #0]
    803a:	019b      	lsls	r3, r3, #6
    803c:	18d3      	adds	r3, r2, r3
		error_code = nvm_write_buffer(
    803e:	0018      	movs	r0, r3
    8040:	230f      	movs	r3, #15
    8042:	18fc      	adds	r4, r7, r3
    8044:	683b      	ldr	r3, [r7, #0]
    8046:	2240      	movs	r2, #64	; 0x40
    8048:	0019      	movs	r1, r3
    804a:	4b07      	ldr	r3, [pc, #28]	; (8068 <_eeprom_emulator_nvm_fill_cache+0x4c>)
    804c:	4798      	blx	r3
    804e:	0003      	movs	r3, r0
    8050:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    8052:	230f      	movs	r3, #15
    8054:	18fb      	adds	r3, r7, r3
    8056:	781b      	ldrb	r3, [r3, #0]
    8058:	2b05      	cmp	r3, #5
    805a:	d0ea      	beq.n	8032 <_eeprom_emulator_nvm_fill_cache+0x16>
}
    805c:	46c0      	nop			; (mov r8, r8)
    805e:	46bd      	mov	sp, r7
    8060:	b005      	add	sp, #20
    8062:	bd90      	pop	{r4, r7, pc}
    8064:	20000218 	.word	0x20000218
    8068:	00002cc5 	.word	0x00002cc5

0000806c <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    806c:	b590      	push	{r4, r7, lr}
    806e:	b085      	sub	sp, #20
    8070:	af00      	add	r7, sp, #0
    8072:	0002      	movs	r2, r0
    8074:	1dbb      	adds	r3, r7, #6
    8076:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    8078:	230f      	movs	r3, #15
    807a:	18fb      	adds	r3, r7, r3
    807c:	2200      	movs	r2, #0
    807e:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    8080:	4b0b      	ldr	r3, [pc, #44]	; (80b0 <_eeprom_emulator_nvm_commit_cache+0x44>)
    8082:	685a      	ldr	r2, [r3, #4]
    8084:	1dbb      	adds	r3, r7, #6
    8086:	881b      	ldrh	r3, [r3, #0]
    8088:	019b      	lsls	r3, r3, #6
    808a:	18d3      	adds	r3, r2, r3
		error_code = nvm_execute_command(
    808c:	220f      	movs	r2, #15
    808e:	18bc      	adds	r4, r7, r2
    8090:	2200      	movs	r2, #0
    8092:	0019      	movs	r1, r3
    8094:	2004      	movs	r0, #4
    8096:	4b07      	ldr	r3, [pc, #28]	; (80b4 <_eeprom_emulator_nvm_commit_cache+0x48>)
    8098:	4798      	blx	r3
    809a:	0003      	movs	r3, r0
    809c:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    809e:	230f      	movs	r3, #15
    80a0:	18fb      	adds	r3, r7, r3
    80a2:	781b      	ldrb	r3, [r3, #0]
    80a4:	2b05      	cmp	r3, #5
    80a6:	d0eb      	beq.n	8080 <_eeprom_emulator_nvm_commit_cache+0x14>
}
    80a8:	46c0      	nop			; (mov r8, r8)
    80aa:	46bd      	mov	sp, r7
    80ac:	b005      	add	sp, #20
    80ae:	bd90      	pop	{r4, r7, pc}
    80b0:	20000218 	.word	0x20000218
    80b4:	00002bad 	.word	0x00002bad

000080b8 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    80b8:	b590      	push	{r4, r7, lr}
    80ba:	b085      	sub	sp, #20
    80bc:	af00      	add	r7, sp, #0
    80be:	0002      	movs	r2, r0
    80c0:	6039      	str	r1, [r7, #0]
    80c2:	1dbb      	adds	r3, r7, #6
    80c4:	801a      	strh	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    80c6:	230f      	movs	r3, #15
    80c8:	18fb      	adds	r3, r7, r3
    80ca:	2200      	movs	r2, #0
    80cc:	701a      	strb	r2, [r3, #0]

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    80ce:	4b0c      	ldr	r3, [pc, #48]	; (8100 <_eeprom_emulator_nvm_read_page+0x48>)
    80d0:	685a      	ldr	r2, [r3, #4]
    80d2:	1dbb      	adds	r3, r7, #6
    80d4:	881b      	ldrh	r3, [r3, #0]
    80d6:	019b      	lsls	r3, r3, #6
    80d8:	18d3      	adds	r3, r2, r3
		error_code = nvm_read_buffer(
    80da:	0018      	movs	r0, r3
    80dc:	230f      	movs	r3, #15
    80de:	18fc      	adds	r4, r7, r3
    80e0:	683b      	ldr	r3, [r7, #0]
    80e2:	2240      	movs	r2, #64	; 0x40
    80e4:	0019      	movs	r1, r3
    80e6:	4b07      	ldr	r3, [pc, #28]	; (8104 <_eeprom_emulator_nvm_read_page+0x4c>)
    80e8:	4798      	blx	r3
    80ea:	0003      	movs	r3, r0
    80ec:	7023      	strb	r3, [r4, #0]
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    80ee:	230f      	movs	r3, #15
    80f0:	18fb      	adds	r3, r7, r3
    80f2:	781b      	ldrb	r3, [r3, #0]
    80f4:	2b05      	cmp	r3, #5
    80f6:	d0ea      	beq.n	80ce <_eeprom_emulator_nvm_read_page+0x16>
}
    80f8:	46c0      	nop			; (mov r8, r8)
    80fa:	46bd      	mov	sp, r7
    80fc:	b005      	add	sp, #20
    80fe:	bd90      	pop	{r4, r7, pc}
    8100:	20000218 	.word	0x20000218
    8104:	00002e11 	.word	0x00002e11

00008108 <_eeprom_emulator_format_memory>:

/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
    8108:	b580      	push	{r7, lr}
    810a:	b092      	sub	sp, #72	; 0x48
    810c:	af00      	add	r7, sp, #0
	uint16_t logical_page = 0;
    810e:	2346      	movs	r3, #70	; 0x46
    8110:	18fb      	adds	r3, r7, r3
    8112:	2200      	movs	r2, #0
    8114:	801a      	strh	r2, [r3, #0]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    8116:	4b32      	ldr	r3, [pc, #200]	; (81e0 <_eeprom_emulator_format_memory+0xd8>)
    8118:	2287      	movs	r2, #135	; 0x87
    811a:	2100      	movs	r1, #0
    811c:	5499      	strb	r1, [r3, r2]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    811e:	4b30      	ldr	r3, [pc, #192]	; (81e0 <_eeprom_emulator_format_memory+0xd8>)
    8120:	2287      	movs	r2, #135	; 0x87
    8122:	5c9b      	ldrb	r3, [r3, r2]
    8124:	0018      	movs	r0, r3
    8126:	4b2f      	ldr	r3, [pc, #188]	; (81e4 <_eeprom_emulator_format_memory+0xdc>)
    8128:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    812a:	2344      	movs	r3, #68	; 0x44
    812c:	18fb      	adds	r3, r7, r3
    812e:	2204      	movs	r2, #4
    8130:	801a      	strh	r2, [r3, #0]
    8132:	e04a      	b.n	81ca <_eeprom_emulator_format_memory+0xc2>
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    8134:	2344      	movs	r3, #68	; 0x44
    8136:	18fb      	adds	r3, r7, r3
    8138:	881a      	ldrh	r2, [r3, #0]
    813a:	4b29      	ldr	r3, [pc, #164]	; (81e0 <_eeprom_emulator_format_memory+0xd8>)
    813c:	891b      	ldrh	r3, [r3, #8]
    813e:	3b01      	subs	r3, #1
    8140:	429a      	cmp	r2, r3
    8142:	d03a      	beq.n	81ba <_eeprom_emulator_format_memory+0xb2>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    8144:	2344      	movs	r3, #68	; 0x44
    8146:	18fb      	adds	r3, r7, r3
    8148:	881b      	ldrh	r3, [r3, #0]
    814a:	2203      	movs	r2, #3
    814c:	4013      	ands	r3, r2
    814e:	b29b      	uxth	r3, r3
    8150:	2b00      	cmp	r3, #0
    8152:	d108      	bne.n	8166 <_eeprom_emulator_format_memory+0x5e>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    8154:	2344      	movs	r3, #68	; 0x44
    8156:	18fb      	adds	r3, r7, r3
    8158:	881b      	ldrh	r3, [r3, #0]
    815a:	089b      	lsrs	r3, r3, #2
    815c:	b29b      	uxth	r3, r3
    815e:	b2db      	uxtb	r3, r3
    8160:	0018      	movs	r0, r3
    8162:	4b20      	ldr	r3, [pc, #128]	; (81e4 <_eeprom_emulator_format_memory+0xdc>)
    8164:	4798      	blx	r3
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    8166:	2344      	movs	r3, #68	; 0x44
    8168:	18fb      	adds	r3, r7, r3
    816a:	881b      	ldrh	r3, [r3, #0]
    816c:	2203      	movs	r2, #3
    816e:	4013      	ands	r3, r2
    8170:	b29b      	uxth	r3, r3
    8172:	2b01      	cmp	r3, #1
    8174:	d822      	bhi.n	81bc <_eeprom_emulator_format_memory+0xb4>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    8176:	1d3b      	adds	r3, r7, #4
    8178:	2240      	movs	r2, #64	; 0x40
    817a:	21ff      	movs	r1, #255	; 0xff
    817c:	0018      	movs	r0, r3
    817e:	4b1a      	ldr	r3, [pc, #104]	; (81e8 <_eeprom_emulator_format_memory+0xe0>)
    8180:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    8182:	2346      	movs	r3, #70	; 0x46
    8184:	18fb      	adds	r3, r7, r3
    8186:	881b      	ldrh	r3, [r3, #0]
    8188:	b2da      	uxtb	r2, r3
    818a:	1d3b      	adds	r3, r7, #4
    818c:	701a      	strb	r2, [r3, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    818e:	1d3a      	adds	r2, r7, #4
    8190:	2344      	movs	r3, #68	; 0x44
    8192:	18fb      	adds	r3, r7, r3
    8194:	881b      	ldrh	r3, [r3, #0]
    8196:	0011      	movs	r1, r2
    8198:	0018      	movs	r0, r3
    819a:	4b14      	ldr	r3, [pc, #80]	; (81ec <_eeprom_emulator_format_memory+0xe4>)
    819c:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    819e:	2344      	movs	r3, #68	; 0x44
    81a0:	18fb      	adds	r3, r7, r3
    81a2:	881b      	ldrh	r3, [r3, #0]
    81a4:	0018      	movs	r0, r3
    81a6:	4b12      	ldr	r3, [pc, #72]	; (81f0 <_eeprom_emulator_format_memory+0xe8>)
    81a8:	4798      	blx	r3

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    81aa:	2346      	movs	r3, #70	; 0x46
    81ac:	18fb      	adds	r3, r7, r3
    81ae:	881a      	ldrh	r2, [r3, #0]
    81b0:	2346      	movs	r3, #70	; 0x46
    81b2:	18fb      	adds	r3, r7, r3
    81b4:	3201      	adds	r2, #1
    81b6:	801a      	strh	r2, [r3, #0]
    81b8:	e000      	b.n	81bc <_eeprom_emulator_format_memory+0xb4>
			continue;
    81ba:	46c0      	nop			; (mov r8, r8)
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    81bc:	2344      	movs	r3, #68	; 0x44
    81be:	18fb      	adds	r3, r7, r3
    81c0:	881a      	ldrh	r2, [r3, #0]
    81c2:	2344      	movs	r3, #68	; 0x44
    81c4:	18fb      	adds	r3, r7, r3
    81c6:	3201      	adds	r2, #1
    81c8:	801a      	strh	r2, [r3, #0]
    81ca:	4b05      	ldr	r3, [pc, #20]	; (81e0 <_eeprom_emulator_format_memory+0xd8>)
    81cc:	891b      	ldrh	r3, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    81ce:	2244      	movs	r2, #68	; 0x44
    81d0:	18ba      	adds	r2, r7, r2
    81d2:	8812      	ldrh	r2, [r2, #0]
    81d4:	429a      	cmp	r2, r3
    81d6:	d3ad      	bcc.n	8134 <_eeprom_emulator_format_memory+0x2c>
		}
	}
}
    81d8:	46c0      	nop			; (mov r8, r8)
    81da:	46bd      	mov	sp, r7
    81dc:	b012      	add	sp, #72	; 0x48
    81de:	bd80      	pop	{r7, pc}
    81e0:	20000218 	.word	0x20000218
    81e4:	00007fd5 	.word	0x00007fd5
    81e8:	000170b7 	.word	0x000170b7
    81ec:	0000801d 	.word	0x0000801d
    81f0:	0000806d 	.word	0x0000806d

000081f4 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    81f4:	b580      	push	{r7, lr}
    81f6:	b084      	sub	sp, #16
    81f8:	af00      	add	r7, sp, #0
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    81fa:	230e      	movs	r3, #14
    81fc:	18fb      	adds	r3, r7, r3
    81fe:	2200      	movs	r2, #0
    8200:	801a      	strh	r2, [r3, #0]
    8202:	e033      	b.n	826c <_eeprom_emulator_update_page_mapping+0x78>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    8204:	230e      	movs	r3, #14
    8206:	18fb      	adds	r3, r7, r3
    8208:	881a      	ldrh	r2, [r3, #0]
    820a:	4b4c      	ldr	r3, [pc, #304]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    820c:	891b      	ldrh	r3, [r3, #8]
    820e:	3b01      	subs	r3, #1
    8210:	429a      	cmp	r2, r3
    8212:	d023      	beq.n	825c <_eeprom_emulator_update_page_mapping+0x68>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    8214:	4b49      	ldr	r3, [pc, #292]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    8216:	685a      	ldr	r2, [r3, #4]
    8218:	230e      	movs	r3, #14
    821a:	18fb      	adds	r3, r7, r3
    821c:	881b      	ldrh	r3, [r3, #0]
    821e:	019b      	lsls	r3, r3, #6
    8220:	18d3      	adds	r3, r2, r3
    8222:	781a      	ldrb	r2, [r3, #0]
    8224:	2308      	movs	r3, #8
    8226:	18fb      	adds	r3, r7, r3
    8228:	801a      	strh	r2, [r3, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    822a:	2308      	movs	r3, #8
    822c:	18fb      	adds	r3, r7, r3
    822e:	881b      	ldrh	r3, [r3, #0]
    8230:	2bff      	cmp	r3, #255	; 0xff
    8232:	d014      	beq.n	825e <_eeprom_emulator_update_page_mapping+0x6a>
				(logical_page < _eeprom_instance.logical_pages)) {
    8234:	4b41      	ldr	r3, [pc, #260]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    8236:	7a9b      	ldrb	r3, [r3, #10]
    8238:	b29b      	uxth	r3, r3
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    823a:	2208      	movs	r2, #8
    823c:	18ba      	adds	r2, r7, r2
    823e:	8812      	ldrh	r2, [r2, #0]
    8240:	429a      	cmp	r2, r3
    8242:	d20c      	bcs.n	825e <_eeprom_emulator_update_page_mapping+0x6a>
			_eeprom_instance.page_map[logical_page] = c;
    8244:	2308      	movs	r3, #8
    8246:	18fb      	adds	r3, r7, r3
    8248:	881b      	ldrh	r3, [r3, #0]
    824a:	220e      	movs	r2, #14
    824c:	18ba      	adds	r2, r7, r2
    824e:	8812      	ldrh	r2, [r2, #0]
    8250:	b2d1      	uxtb	r1, r2
    8252:	4a3a      	ldr	r2, [pc, #232]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    8254:	18d3      	adds	r3, r2, r3
    8256:	1c0a      	adds	r2, r1, #0
    8258:	72da      	strb	r2, [r3, #11]
    825a:	e000      	b.n	825e <_eeprom_emulator_update_page_mapping+0x6a>
			continue;
    825c:	46c0      	nop			; (mov r8, r8)
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    825e:	230e      	movs	r3, #14
    8260:	18fb      	adds	r3, r7, r3
    8262:	881a      	ldrh	r2, [r3, #0]
    8264:	230e      	movs	r3, #14
    8266:	18fb      	adds	r3, r7, r3
    8268:	3201      	adds	r2, #1
    826a:	801a      	strh	r2, [r3, #0]
    826c:	4b33      	ldr	r3, [pc, #204]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    826e:	891b      	ldrh	r3, [r3, #8]
    8270:	220e      	movs	r2, #14
    8272:	18ba      	adds	r2, r7, r2
    8274:	8812      	ldrh	r2, [r2, #0]
    8276:	429a      	cmp	r2, r3
    8278:	d3c4      	bcc.n	8204 <_eeprom_emulator_update_page_mapping+0x10>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    827a:	4b30      	ldr	r3, [pc, #192]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    827c:	2287      	movs	r2, #135	; 0x87
    827e:	213f      	movs	r1, #63	; 0x3f
    8280:	5499      	strb	r1, [r3, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    8282:	230c      	movs	r3, #12
    8284:	18fb      	adds	r3, r7, r3
    8286:	2200      	movs	r2, #0
    8288:	801a      	strh	r2, [r3, #0]
    828a:	e04a      	b.n	8322 <_eeprom_emulator_update_page_mapping+0x12e>
		bool spare_row_found = true;
    828c:	230b      	movs	r3, #11
    828e:	18fb      	adds	r3, r7, r3
    8290:	2201      	movs	r2, #1
    8292:	701a      	strb	r2, [r3, #0]

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8294:	230a      	movs	r3, #10
    8296:	18fb      	adds	r3, r7, r3
    8298:	2200      	movs	r2, #0
    829a:	701a      	strb	r2, [r3, #0]
    829c:	e028      	b.n	82f0 <_eeprom_emulator_update_page_mapping+0xfc>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    829e:	230c      	movs	r3, #12
    82a0:	18fb      	adds	r3, r7, r3
    82a2:	881b      	ldrh	r3, [r3, #0]
    82a4:	009b      	lsls	r3, r3, #2
    82a6:	b299      	uxth	r1, r3
    82a8:	230a      	movs	r3, #10
    82aa:	18fb      	adds	r3, r7, r3
    82ac:	781b      	ldrb	r3, [r3, #0]
    82ae:	b29a      	uxth	r2, r3
    82b0:	1dbb      	adds	r3, r7, #6
    82b2:	188a      	adds	r2, r1, r2
    82b4:	801a      	strh	r2, [r3, #0]

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    82b6:	1dbb      	adds	r3, r7, #6
    82b8:	881a      	ldrh	r2, [r3, #0]
    82ba:	4b20      	ldr	r3, [pc, #128]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    82bc:	891b      	ldrh	r3, [r3, #8]
    82be:	3b01      	subs	r3, #1
    82c0:	429a      	cmp	r2, r3
    82c2:	d00d      	beq.n	82e0 <_eeprom_emulator_update_page_mapping+0xec>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    82c4:	4b1d      	ldr	r3, [pc, #116]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    82c6:	685a      	ldr	r2, [r3, #4]
    82c8:	1dbb      	adds	r3, r7, #6
    82ca:	881b      	ldrh	r3, [r3, #0]
    82cc:	019b      	lsls	r3, r3, #6
    82ce:	18d3      	adds	r3, r2, r3
    82d0:	781b      	ldrb	r3, [r3, #0]
    82d2:	2bff      	cmp	r3, #255	; 0xff
    82d4:	d005      	beq.n	82e2 <_eeprom_emulator_update_page_mapping+0xee>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    82d6:	230b      	movs	r3, #11
    82d8:	18fb      	adds	r3, r7, r3
    82da:	2200      	movs	r2, #0
    82dc:	701a      	strb	r2, [r3, #0]
    82de:	e000      	b.n	82e2 <_eeprom_emulator_update_page_mapping+0xee>
				continue;
    82e0:	46c0      	nop			; (mov r8, r8)
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    82e2:	230a      	movs	r3, #10
    82e4:	18fb      	adds	r3, r7, r3
    82e6:	781a      	ldrb	r2, [r3, #0]
    82e8:	230a      	movs	r3, #10
    82ea:	18fb      	adds	r3, r7, r3
    82ec:	3201      	adds	r2, #1
    82ee:	701a      	strb	r2, [r3, #0]
    82f0:	230a      	movs	r3, #10
    82f2:	18fb      	adds	r3, r7, r3
    82f4:	781b      	ldrb	r3, [r3, #0]
    82f6:	2b03      	cmp	r3, #3
    82f8:	d9d1      	bls.n	829e <_eeprom_emulator_update_page_mapping+0xaa>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    82fa:	230b      	movs	r3, #11
    82fc:	18fb      	adds	r3, r7, r3
    82fe:	781b      	ldrb	r3, [r3, #0]
    8300:	2b00      	cmp	r3, #0
    8302:	d007      	beq.n	8314 <_eeprom_emulator_update_page_mapping+0x120>
			_eeprom_instance.spare_row = c;
    8304:	230c      	movs	r3, #12
    8306:	18fb      	adds	r3, r7, r3
    8308:	881b      	ldrh	r3, [r3, #0]
    830a:	b2d9      	uxtb	r1, r3
    830c:	4b0b      	ldr	r3, [pc, #44]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    830e:	2287      	movs	r2, #135	; 0x87
    8310:	5499      	strb	r1, [r3, r2]
			break;
    8312:	e00f      	b.n	8334 <_eeprom_emulator_update_page_mapping+0x140>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    8314:	230c      	movs	r3, #12
    8316:	18fb      	adds	r3, r7, r3
    8318:	881a      	ldrh	r2, [r3, #0]
    831a:	230c      	movs	r3, #12
    831c:	18fb      	adds	r3, r7, r3
    831e:	3201      	adds	r2, #1
    8320:	801a      	strh	r2, [r3, #0]
    8322:	4b06      	ldr	r3, [pc, #24]	; (833c <_eeprom_emulator_update_page_mapping+0x148>)
    8324:	891b      	ldrh	r3, [r3, #8]
    8326:	089b      	lsrs	r3, r3, #2
    8328:	b29b      	uxth	r3, r3
    832a:	220c      	movs	r2, #12
    832c:	18ba      	adds	r2, r7, r2
    832e:	8812      	ldrh	r2, [r2, #0]
    8330:	429a      	cmp	r2, r3
    8332:	d3ab      	bcc.n	828c <_eeprom_emulator_update_page_mapping+0x98>
		}
	}
}
    8334:	46c0      	nop			; (mov r8, r8)
    8336:	46bd      	mov	sp, r7
    8338:	b004      	add	sp, #16
    833a:	bd80      	pop	{r7, pc}
    833c:	20000218 	.word	0x20000218

00008340 <_eeprom_emulator_is_page_free_on_row>:
 * \retval \c false  If the specified row was full and needs an erase
 */
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
    8340:	b580      	push	{r7, lr}
    8342:	b084      	sub	sp, #16
    8344:	af00      	add	r7, sp, #0
    8346:	0002      	movs	r2, r0
    8348:	6039      	str	r1, [r7, #0]
    834a:	1dfb      	adds	r3, r7, #7
    834c:	701a      	strb	r2, [r3, #0]
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    834e:	230e      	movs	r3, #14
    8350:	18fb      	adds	r3, r7, r3
    8352:	1dfa      	adds	r2, r7, #7
    8354:	7812      	ldrb	r2, [r2, #0]
    8356:	0892      	lsrs	r2, r2, #2
    8358:	701a      	strb	r2, [r3, #0]
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    835a:	230d      	movs	r3, #13
    835c:	18fb      	adds	r3, r7, r3
    835e:	1dfa      	adds	r2, r7, #7
    8360:	7812      	ldrb	r2, [r2, #0]
    8362:	2103      	movs	r1, #3
    8364:	400a      	ands	r2, r1
    8366:	701a      	strb	r2, [r3, #0]

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    8368:	230f      	movs	r3, #15
    836a:	18fb      	adds	r3, r7, r3
    836c:	220d      	movs	r2, #13
    836e:	18ba      	adds	r2, r7, r2
    8370:	7812      	ldrb	r2, [r2, #0]
    8372:	701a      	strb	r2, [r3, #0]
    8374:	e023      	b.n	83be <_eeprom_emulator_is_page_free_on_row+0x7e>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    8376:	230e      	movs	r3, #14
    8378:	18fb      	adds	r3, r7, r3
    837a:	781b      	ldrb	r3, [r3, #0]
    837c:	009b      	lsls	r3, r3, #2
    837e:	b2d9      	uxtb	r1, r3
    8380:	230c      	movs	r3, #12
    8382:	18fb      	adds	r3, r7, r3
    8384:	220f      	movs	r2, #15
    8386:	18ba      	adds	r2, r7, r2
    8388:	7812      	ldrb	r2, [r2, #0]
    838a:	188a      	adds	r2, r1, r2
    838c:	701a      	strb	r2, [r3, #0]

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    838e:	4b11      	ldr	r3, [pc, #68]	; (83d4 <_eeprom_emulator_is_page_free_on_row+0x94>)
    8390:	685a      	ldr	r2, [r3, #4]
    8392:	230c      	movs	r3, #12
    8394:	18fb      	adds	r3, r7, r3
    8396:	781b      	ldrb	r3, [r3, #0]
    8398:	019b      	lsls	r3, r3, #6
    839a:	18d3      	adds	r3, r2, r3
    839c:	781b      	ldrb	r3, [r3, #0]
    839e:	2bff      	cmp	r3, #255	; 0xff
    83a0:	d106      	bne.n	83b0 <_eeprom_emulator_is_page_free_on_row+0x70>
				EEPROM_INVALID_PAGE_NUMBER) {
			*free_physical_page = page;
    83a2:	683b      	ldr	r3, [r7, #0]
    83a4:	220c      	movs	r2, #12
    83a6:	18ba      	adds	r2, r7, r2
    83a8:	7812      	ldrb	r2, [r2, #0]
    83aa:	701a      	strb	r2, [r3, #0]
			return true;
    83ac:	2301      	movs	r3, #1
    83ae:	e00c      	b.n	83ca <_eeprom_emulator_is_page_free_on_row+0x8a>
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    83b0:	230f      	movs	r3, #15
    83b2:	18fb      	adds	r3, r7, r3
    83b4:	781a      	ldrb	r2, [r3, #0]
    83b6:	230f      	movs	r3, #15
    83b8:	18fb      	adds	r3, r7, r3
    83ba:	3201      	adds	r2, #1
    83bc:	701a      	strb	r2, [r3, #0]
    83be:	230f      	movs	r3, #15
    83c0:	18fb      	adds	r3, r7, r3
    83c2:	781b      	ldrb	r3, [r3, #0]
    83c4:	2b03      	cmp	r3, #3
    83c6:	d9d6      	bls.n	8376 <_eeprom_emulator_is_page_free_on_row+0x36>
		}
	}

	/* No free page in the current row was found */
	return false;
    83c8:	2300      	movs	r3, #0
}
    83ca:	0018      	movs	r0, r3
    83cc:	46bd      	mov	sp, r7
    83ce:	b004      	add	sp, #16
    83d0:	bd80      	pop	{r7, pc}
    83d2:	46c0      	nop			; (mov r8, r8)
    83d4:	20000218 	.word	0x20000218

000083d8 <_eeprom_emulator_move_data_to_spare>:
 */
static enum status_code _eeprom_emulator_move_data_to_spare(
		const uint8_t row_number,
		const uint8_t logical_page,
		const uint8_t *const data)
{
    83d8:	b580      	push	{r7, lr}
    83da:	b086      	sub	sp, #24
    83dc:	af00      	add	r7, sp, #0
    83de:	603a      	str	r2, [r7, #0]
    83e0:	1dfb      	adds	r3, r7, #7
    83e2:	1c02      	adds	r2, r0, #0
    83e4:	701a      	strb	r2, [r3, #0]
    83e6:	1dbb      	adds	r3, r7, #6
    83e8:	1c0a      	adds	r2, r1, #0
    83ea:	701a      	strb	r2, [r3, #0]
	enum status_code error_code = STATUS_OK;
    83ec:	2314      	movs	r3, #20
    83ee:	18fb      	adds	r3, r7, r3
    83f0:	2200      	movs	r2, #0
    83f2:	701a      	strb	r2, [r3, #0]
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    83f4:	4b69      	ldr	r3, [pc, #420]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    83f6:	685b      	ldr	r3, [r3, #4]
    83f8:	1dfa      	adds	r2, r7, #7
    83fa:	7812      	ldrb	r2, [r2, #0]
    83fc:	0212      	lsls	r2, r2, #8
	const struct _eeprom_page *row_data =
    83fe:	189b      	adds	r3, r3, r2
    8400:	613b      	str	r3, [r7, #16]

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    8402:	693b      	ldr	r3, [r7, #16]
    8404:	781a      	ldrb	r2, [r3, #0]
    8406:	2308      	movs	r3, #8
    8408:	18fb      	adds	r3, r7, r3
    840a:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    840c:	1dfb      	adds	r3, r7, #7
    840e:	781b      	ldrb	r3, [r3, #0]
    8410:	009b      	lsls	r3, r3, #2
    8412:	b2da      	uxtb	r2, r3
    8414:	2308      	movs	r3, #8
    8416:	18fb      	adds	r3, r7, r3
    8418:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    841a:	693b      	ldr	r3, [r7, #16]
    841c:	3340      	adds	r3, #64	; 0x40
    841e:	781a      	ldrb	r2, [r3, #0]
    8420:	2308      	movs	r3, #8
    8422:	18fb      	adds	r3, r7, r3
    8424:	709a      	strb	r2, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    8426:	1dfb      	adds	r3, r7, #7
    8428:	781b      	ldrb	r3, [r3, #0]
    842a:	009b      	lsls	r3, r3, #2
    842c:	b2db      	uxtb	r3, r3
    842e:	3301      	adds	r3, #1
    8430:	b2da      	uxtb	r2, r3
    8432:	2308      	movs	r3, #8
    8434:	18fb      	adds	r3, r7, r3
    8436:	70da      	strb	r2, [r3, #3]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    8438:	2317      	movs	r3, #23
    843a:	18fb      	adds	r3, r7, r3
    843c:	2200      	movs	r2, #0
    843e:	701a      	strb	r2, [r3, #0]
    8440:	e03a      	b.n	84b8 <_eeprom_emulator_move_data_to_spare+0xe0>
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8442:	2316      	movs	r3, #22
    8444:	18fb      	adds	r3, r7, r3
    8446:	2202      	movs	r2, #2
    8448:	701a      	strb	r2, [r3, #0]
    844a:	e029      	b.n	84a0 <_eeprom_emulator_move_data_to_spare+0xc8>
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    844c:	2317      	movs	r3, #23
    844e:	18fb      	adds	r3, r7, r3
    8450:	781a      	ldrb	r2, [r3, #0]
    8452:	2308      	movs	r3, #8
    8454:	18fb      	adds	r3, r7, r3
    8456:	0052      	lsls	r2, r2, #1
    8458:	5cd2      	ldrb	r2, [r2, r3]
    845a:	2316      	movs	r3, #22
    845c:	18fb      	adds	r3, r7, r3
    845e:	781b      	ldrb	r3, [r3, #0]
    8460:	019b      	lsls	r3, r3, #6
    8462:	6939      	ldr	r1, [r7, #16]
    8464:	18cb      	adds	r3, r1, r3
    8466:	781b      	ldrb	r3, [r3, #0]
    8468:	429a      	cmp	r2, r3
    846a:	d112      	bne.n	8492 <_eeprom_emulator_move_data_to_spare+0xba>
				page_trans[c].physical_page =
    846c:	2317      	movs	r3, #23
    846e:	18fb      	adds	r3, r7, r3
    8470:	781b      	ldrb	r3, [r3, #0]
						(row_number * NVMCTRL_ROW_PAGES) + c2;
    8472:	1dfa      	adds	r2, r7, #7
    8474:	7812      	ldrb	r2, [r2, #0]
    8476:	0092      	lsls	r2, r2, #2
    8478:	b2d1      	uxtb	r1, r2
    847a:	2216      	movs	r2, #22
    847c:	18ba      	adds	r2, r7, r2
    847e:	7812      	ldrb	r2, [r2, #0]
    8480:	188a      	adds	r2, r1, r2
    8482:	b2d1      	uxtb	r1, r2
				page_trans[c].physical_page =
    8484:	2208      	movs	r2, #8
    8486:	18ba      	adds	r2, r7, r2
    8488:	005b      	lsls	r3, r3, #1
    848a:	18d3      	adds	r3, r2, r3
    848c:	3301      	adds	r3, #1
    848e:	1c0a      	adds	r2, r1, #0
    8490:	701a      	strb	r2, [r3, #0]
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
    8492:	2316      	movs	r3, #22
    8494:	18fb      	adds	r3, r7, r3
    8496:	781a      	ldrb	r2, [r3, #0]
    8498:	2316      	movs	r3, #22
    849a:	18fb      	adds	r3, r7, r3
    849c:	3201      	adds	r2, #1
    849e:	701a      	strb	r2, [r3, #0]
    84a0:	2316      	movs	r3, #22
    84a2:	18fb      	adds	r3, r7, r3
    84a4:	781b      	ldrb	r3, [r3, #0]
    84a6:	2b03      	cmp	r3, #3
    84a8:	d9d0      	bls.n	844c <_eeprom_emulator_move_data_to_spare+0x74>
	for (uint8_t c = 0; c < 2; c++) {
    84aa:	2317      	movs	r3, #23
    84ac:	18fb      	adds	r3, r7, r3
    84ae:	781a      	ldrb	r2, [r3, #0]
    84b0:	2317      	movs	r3, #23
    84b2:	18fb      	adds	r3, r7, r3
    84b4:	3201      	adds	r2, #1
    84b6:	701a      	strb	r2, [r3, #0]
    84b8:	2317      	movs	r3, #23
    84ba:	18fb      	adds	r3, r7, r3
    84bc:	781b      	ldrb	r3, [r3, #0]
    84be:	2b01      	cmp	r3, #1
    84c0:	d9bf      	bls.n	8442 <_eeprom_emulator_move_data_to_spare+0x6a>
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    84c2:	2315      	movs	r3, #21
    84c4:	18fb      	adds	r3, r7, r3
    84c6:	2200      	movs	r2, #0
    84c8:	701a      	strb	r2, [r3, #0]
    84ca:	e051      	b.n	8570 <_eeprom_emulator_move_data_to_spare+0x198>
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    84cc:	4b33      	ldr	r3, [pc, #204]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    84ce:	2287      	movs	r2, #135	; 0x87
    84d0:	5c9b      	ldrb	r3, [r3, r2]
    84d2:	009a      	lsls	r2, r3, #2
    84d4:	2315      	movs	r3, #21
    84d6:	18fb      	adds	r3, r7, r3
    84d8:	781b      	ldrb	r3, [r3, #0]
    84da:	18d3      	adds	r3, r2, r3
		uint32_t new_page =
    84dc:	60fb      	str	r3, [r7, #12]

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    84de:	4b30      	ldr	r3, [pc, #192]	; (85a0 <_eeprom_emulator_move_data_to_spare+0x1c8>)
    84e0:	4798      	blx	r3

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    84e2:	2315      	movs	r3, #21
    84e4:	18fb      	adds	r3, r7, r3
    84e6:	781a      	ldrb	r2, [r3, #0]
    84e8:	2308      	movs	r3, #8
    84ea:	18fb      	adds	r3, r7, r3
    84ec:	0052      	lsls	r2, r2, #1
    84ee:	5cd3      	ldrb	r3, [r2, r3]
    84f0:	1dba      	adds	r2, r7, #6
    84f2:	7812      	ldrb	r2, [r2, #0]
    84f4:	429a      	cmp	r2, r3
    84f6:	d10d      	bne.n	8514 <_eeprom_emulator_move_data_to_spare+0x13c>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    84f8:	4b28      	ldr	r3, [pc, #160]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    84fa:	1dba      	adds	r2, r7, #6
    84fc:	2188      	movs	r1, #136	; 0x88
    84fe:	7812      	ldrb	r2, [r2, #0]
    8500:	545a      	strb	r2, [r3, r1]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    8502:	4b26      	ldr	r3, [pc, #152]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8504:	228c      	movs	r2, #140	; 0x8c
    8506:	6839      	ldr	r1, [r7, #0]
    8508:	189b      	adds	r3, r3, r2
    850a:	223c      	movs	r2, #60	; 0x3c
    850c:	0018      	movs	r0, r3
    850e:	4b25      	ldr	r3, [pc, #148]	; (85a4 <_eeprom_emulator_move_data_to_spare+0x1cc>)
    8510:	4798      	blx	r3
    8512:	e00e      	b.n	8532 <_eeprom_emulator_move_data_to_spare+0x15a>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
					page_trans[c].physical_page, &_eeprom_instance.cache);
    8514:	2315      	movs	r3, #21
    8516:	18fb      	adds	r3, r7, r3
    8518:	781b      	ldrb	r3, [r3, #0]
    851a:	2208      	movs	r2, #8
    851c:	18ba      	adds	r2, r7, r2
    851e:	005b      	lsls	r3, r3, #1
    8520:	18d3      	adds	r3, r2, r3
    8522:	3301      	adds	r3, #1
    8524:	781b      	ldrb	r3, [r3, #0]
			_eeprom_emulator_nvm_read_page(
    8526:	b29b      	uxth	r3, r3
    8528:	4a1f      	ldr	r2, [pc, #124]	; (85a8 <_eeprom_emulator_move_data_to_spare+0x1d0>)
    852a:	0011      	movs	r1, r2
    852c:	0018      	movs	r0, r3
    852e:	4b1f      	ldr	r3, [pc, #124]	; (85ac <_eeprom_emulator_move_data_to_spare+0x1d4>)
    8530:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    8532:	68fb      	ldr	r3, [r7, #12]
    8534:	b29b      	uxth	r3, r3
    8536:	4a1c      	ldr	r2, [pc, #112]	; (85a8 <_eeprom_emulator_move_data_to_spare+0x1d0>)
    8538:	0011      	movs	r1, r2
    853a:	0018      	movs	r0, r3
    853c:	4b1c      	ldr	r3, [pc, #112]	; (85b0 <_eeprom_emulator_move_data_to_spare+0x1d8>)
    853e:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    8540:	2315      	movs	r3, #21
    8542:	18fb      	adds	r3, r7, r3
    8544:	781a      	ldrb	r2, [r3, #0]
    8546:	2308      	movs	r3, #8
    8548:	18fb      	adds	r3, r7, r3
    854a:	0052      	lsls	r2, r2, #1
    854c:	5cd3      	ldrb	r3, [r2, r3]
    854e:	0019      	movs	r1, r3
    8550:	68fb      	ldr	r3, [r7, #12]
    8552:	b2da      	uxtb	r2, r3
    8554:	4b11      	ldr	r3, [pc, #68]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8556:	185b      	adds	r3, r3, r1
    8558:	72da      	strb	r2, [r3, #11]
		_eeprom_instance.cache_active = true;
    855a:	4b10      	ldr	r3, [pc, #64]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    855c:	22c8      	movs	r2, #200	; 0xc8
    855e:	2101      	movs	r1, #1
    8560:	5499      	strb	r1, [r3, r2]
	for (uint8_t c = 0; c < 2; c++) {
    8562:	2315      	movs	r3, #21
    8564:	18fb      	adds	r3, r7, r3
    8566:	781a      	ldrb	r2, [r3, #0]
    8568:	2315      	movs	r3, #21
    856a:	18fb      	adds	r3, r7, r3
    856c:	3201      	adds	r2, #1
    856e:	701a      	strb	r2, [r3, #0]
    8570:	2315      	movs	r3, #21
    8572:	18fb      	adds	r3, r7, r3
    8574:	781b      	ldrb	r3, [r3, #0]
    8576:	2b01      	cmp	r3, #1
    8578:	d9a8      	bls.n	84cc <_eeprom_emulator_move_data_to_spare+0xf4>
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    857a:	1dfb      	adds	r3, r7, #7
    857c:	781b      	ldrb	r3, [r3, #0]
    857e:	0018      	movs	r0, r3
    8580:	4b0c      	ldr	r3, [pc, #48]	; (85b4 <_eeprom_emulator_move_data_to_spare+0x1dc>)
    8582:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    8584:	4b05      	ldr	r3, [pc, #20]	; (859c <_eeprom_emulator_move_data_to_spare+0x1c4>)
    8586:	1dfa      	adds	r2, r7, #7
    8588:	2187      	movs	r1, #135	; 0x87
    858a:	7812      	ldrb	r2, [r2, #0]
    858c:	545a      	strb	r2, [r3, r1]

	return error_code;
    858e:	2314      	movs	r3, #20
    8590:	18fb      	adds	r3, r7, r3
    8592:	781b      	ldrb	r3, [r3, #0]
}
    8594:	0018      	movs	r0, r3
    8596:	46bd      	mov	sp, r7
    8598:	b006      	add	sp, #24
    859a:	bd80      	pop	{r7, pc}
    859c:	20000218 	.word	0x20000218
    85a0:	000089d5 	.word	0x000089d5
    85a4:	000170a5 	.word	0x000170a5
    85a8:	200002a0 	.word	0x200002a0
    85ac:	000080b9 	.word	0x000080b9
    85b0:	0000801d 	.word	0x0000801d
    85b4:	00007fd5 	.word	0x00007fd5

000085b8 <_eeprom_emulator_create_master_page>:
 *
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
    85b8:	b590      	push	{r4, r7, lr}
    85ba:	b095      	sub	sp, #84	; 0x54
    85bc:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    85be:	2340      	movs	r3, #64	; 0x40
    85c0:	18fb      	adds	r3, r7, r3
    85c2:	4a29      	ldr	r2, [pc, #164]	; (8668 <_eeprom_emulator_create_master_page+0xb0>)
    85c4:	ca13      	ldmia	r2!, {r0, r1, r4}
    85c6:	c313      	stmia	r3!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    85c8:	003b      	movs	r3, r7
    85ca:	2240      	movs	r2, #64	; 0x40
    85cc:	21ff      	movs	r1, #255	; 0xff
    85ce:	0018      	movs	r0, r3
    85d0:	4b26      	ldr	r3, [pc, #152]	; (866c <_eeprom_emulator_create_master_page+0xb4>)
    85d2:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    85d4:	234f      	movs	r3, #79	; 0x4f
    85d6:	18fb      	adds	r3, r7, r3
    85d8:	2200      	movs	r2, #0
    85da:	701a      	strb	r2, [r3, #0]
    85dc:	e013      	b.n	8606 <_eeprom_emulator_create_master_page+0x4e>
		master_page.magic_key[c] = magic_key[c];
    85de:	234f      	movs	r3, #79	; 0x4f
    85e0:	18fb      	adds	r3, r7, r3
    85e2:	781a      	ldrb	r2, [r3, #0]
    85e4:	234f      	movs	r3, #79	; 0x4f
    85e6:	18fb      	adds	r3, r7, r3
    85e8:	7819      	ldrb	r1, [r3, #0]
    85ea:	2340      	movs	r3, #64	; 0x40
    85ec:	18fb      	adds	r3, r7, r3
    85ee:	0089      	lsls	r1, r1, #2
    85f0:	58c9      	ldr	r1, [r1, r3]
    85f2:	003b      	movs	r3, r7
    85f4:	0092      	lsls	r2, r2, #2
    85f6:	50d1      	str	r1, [r2, r3]
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    85f8:	234f      	movs	r3, #79	; 0x4f
    85fa:	18fb      	adds	r3, r7, r3
    85fc:	781a      	ldrb	r2, [r3, #0]
    85fe:	234f      	movs	r3, #79	; 0x4f
    8600:	18fb      	adds	r3, r7, r3
    8602:	3201      	adds	r2, #1
    8604:	701a      	strb	r2, [r3, #0]
    8606:	234f      	movs	r3, #79	; 0x4f
    8608:	18fb      	adds	r3, r7, r3
    860a:	781b      	ldrb	r3, [r3, #0]
    860c:	2b02      	cmp	r3, #2
    860e:	d9e6      	bls.n	85de <_eeprom_emulator_create_master_page+0x26>
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    8610:	003b      	movs	r3, r7
    8612:	2201      	movs	r2, #1
    8614:	73da      	strb	r2, [r3, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    8616:	003b      	movs	r3, r7
    8618:	2201      	movs	r2, #1
    861a:	731a      	strb	r2, [r3, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    861c:	003b      	movs	r3, r7
    861e:	2200      	movs	r2, #0
    8620:	735a      	strb	r2, [r3, #13]
	master_page.revision      = EEPROM_REVISION;
    8622:	003b      	movs	r3, r7
    8624:	2200      	movs	r2, #0
    8626:	739a      	strb	r2, [r3, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    8628:	4b11      	ldr	r3, [pc, #68]	; (8670 <_eeprom_emulator_create_master_page+0xb8>)
    862a:	891b      	ldrh	r3, [r3, #8]
    862c:	3b01      	subs	r3, #1
    862e:	2b00      	cmp	r3, #0
    8630:	da00      	bge.n	8634 <_eeprom_emulator_create_master_page+0x7c>
    8632:	3303      	adds	r3, #3
    8634:	109b      	asrs	r3, r3, #2
	_eeprom_emulator_nvm_erase_row(
    8636:	b2db      	uxtb	r3, r3
    8638:	0018      	movs	r0, r3
    863a:	4b0e      	ldr	r3, [pc, #56]	; (8674 <_eeprom_emulator_create_master_page+0xbc>)
    863c:	4798      	blx	r3

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    863e:	4b0c      	ldr	r3, [pc, #48]	; (8670 <_eeprom_emulator_create_master_page+0xb8>)
    8640:	891b      	ldrh	r3, [r3, #8]
    8642:	3b01      	subs	r3, #1
    8644:	b29b      	uxth	r3, r3
    8646:	003a      	movs	r2, r7
    8648:	0011      	movs	r1, r2
    864a:	0018      	movs	r0, r3
    864c:	4b0a      	ldr	r3, [pc, #40]	; (8678 <_eeprom_emulator_create_master_page+0xc0>)
    864e:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    8650:	4b07      	ldr	r3, [pc, #28]	; (8670 <_eeprom_emulator_create_master_page+0xb8>)
    8652:	891b      	ldrh	r3, [r3, #8]
    8654:	3b01      	subs	r3, #1
    8656:	b29b      	uxth	r3, r3
    8658:	0018      	movs	r0, r3
    865a:	4b08      	ldr	r3, [pc, #32]	; (867c <_eeprom_emulator_create_master_page+0xc4>)
    865c:	4798      	blx	r3
}
    865e:	46c0      	nop			; (mov r8, r8)
    8660:	46bd      	mov	sp, r7
    8662:	b015      	add	sp, #84	; 0x54
    8664:	bd90      	pop	{r4, r7, pc}
    8666:	46c0      	nop			; (mov r8, r8)
    8668:	000173e4 	.word	0x000173e4
    866c:	000170b7 	.word	0x000170b7
    8670:	20000218 	.word	0x20000218
    8674:	00007fd5 	.word	0x00007fd5
    8678:	0000801d 	.word	0x0000801d
    867c:	0000806d 	.word	0x0000806d

00008680 <_eeprom_emulator_verify_master_page>:
 * \retval STATUS_ERR_BAD_FORMAT  Master page contents was invalid
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
    8680:	b590      	push	{r4, r7, lr}
    8682:	b095      	sub	sp, #84	; 0x54
    8684:	af00      	add	r7, sp, #0
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    8686:	2340      	movs	r3, #64	; 0x40
    8688:	18fb      	adds	r3, r7, r3
    868a:	4a22      	ldr	r2, [pc, #136]	; (8714 <_eeprom_emulator_verify_master_page+0x94>)
    868c:	ca13      	ldmia	r2!, {r0, r1, r4}
    868e:	c313      	stmia	r3!, {r0, r1, r4}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    8690:	4b21      	ldr	r3, [pc, #132]	; (8718 <_eeprom_emulator_verify_master_page+0x98>)
    8692:	891b      	ldrh	r3, [r3, #8]
    8694:	3b01      	subs	r3, #1
    8696:	b29b      	uxth	r3, r3
    8698:	003a      	movs	r2, r7
    869a:	0011      	movs	r1, r2
    869c:	0018      	movs	r0, r3
    869e:	4b1f      	ldr	r3, [pc, #124]	; (871c <_eeprom_emulator_verify_master_page+0x9c>)
    86a0:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    86a2:	234f      	movs	r3, #79	; 0x4f
    86a4:	18fb      	adds	r3, r7, r3
    86a6:	2200      	movs	r2, #0
    86a8:	701a      	strb	r2, [r3, #0]
    86aa:	e017      	b.n	86dc <_eeprom_emulator_verify_master_page+0x5c>
		if (master_page.magic_key[c] != magic_key[c]) {
    86ac:	234f      	movs	r3, #79	; 0x4f
    86ae:	18fb      	adds	r3, r7, r3
    86b0:	781a      	ldrb	r2, [r3, #0]
    86b2:	003b      	movs	r3, r7
    86b4:	0092      	lsls	r2, r2, #2
    86b6:	58d2      	ldr	r2, [r2, r3]
    86b8:	234f      	movs	r3, #79	; 0x4f
    86ba:	18fb      	adds	r3, r7, r3
    86bc:	7819      	ldrb	r1, [r3, #0]
    86be:	2340      	movs	r3, #64	; 0x40
    86c0:	18fb      	adds	r3, r7, r3
    86c2:	0089      	lsls	r1, r1, #2
    86c4:	58cb      	ldr	r3, [r1, r3]
    86c6:	429a      	cmp	r2, r3
    86c8:	d001      	beq.n	86ce <_eeprom_emulator_verify_master_page+0x4e>
			return STATUS_ERR_BAD_FORMAT;
    86ca:	231a      	movs	r3, #26
    86cc:	e01e      	b.n	870c <_eeprom_emulator_verify_master_page+0x8c>
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
    86ce:	234f      	movs	r3, #79	; 0x4f
    86d0:	18fb      	adds	r3, r7, r3
    86d2:	781a      	ldrb	r2, [r3, #0]
    86d4:	234f      	movs	r3, #79	; 0x4f
    86d6:	18fb      	adds	r3, r7, r3
    86d8:	3201      	adds	r2, #1
    86da:	701a      	strb	r2, [r3, #0]
    86dc:	234f      	movs	r3, #79	; 0x4f
    86de:	18fb      	adds	r3, r7, r3
    86e0:	781b      	ldrb	r3, [r3, #0]
    86e2:	2b02      	cmp	r3, #2
    86e4:	d9e2      	bls.n	86ac <_eeprom_emulator_verify_master_page+0x2c>
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    86e6:	003b      	movs	r3, r7
    86e8:	7bdb      	ldrb	r3, [r3, #15]
    86ea:	2b01      	cmp	r3, #1
    86ec:	d001      	beq.n	86f2 <_eeprom_emulator_verify_master_page+0x72>
		return STATUS_ERR_IO;
    86ee:	2310      	movs	r3, #16
    86f0:	e00c      	b.n	870c <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    86f2:	003b      	movs	r3, r7
    86f4:	7b1b      	ldrb	r3, [r3, #12]
    86f6:	2b01      	cmp	r3, #1
    86f8:	d001      	beq.n	86fe <_eeprom_emulator_verify_master_page+0x7e>
		return STATUS_ERR_IO;
    86fa:	2310      	movs	r3, #16
    86fc:	e006      	b.n	870c <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    86fe:	003b      	movs	r3, r7
    8700:	7b5b      	ldrb	r3, [r3, #13]
    8702:	2b00      	cmp	r3, #0
    8704:	d001      	beq.n	870a <_eeprom_emulator_verify_master_page+0x8a>
		return STATUS_ERR_IO;
    8706:	2310      	movs	r3, #16
    8708:	e000      	b.n	870c <_eeprom_emulator_verify_master_page+0x8c>
	}

	/* Don't verify revision number - same major/minor is considered enough
	 * to ensure the stored data is compatible. */

	return STATUS_OK;
    870a:	2300      	movs	r3, #0
}
    870c:	0018      	movs	r0, r3
    870e:	46bd      	mov	sp, r7
    8710:	b015      	add	sp, #84	; 0x54
    8712:	bd90      	pop	{r4, r7, pc}
    8714:	000173e4 	.word	0x000173e4
    8718:	20000218 	.word	0x20000218
    871c:	000080b9 	.word	0x000080b9

00008720 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    8720:	b590      	push	{r4, r7, lr}
    8722:	b087      	sub	sp, #28
    8724:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    8726:	2317      	movs	r3, #23
    8728:	18fb      	adds	r3, r7, r3
    872a:	2200      	movs	r2, #0
    872c:	701a      	strb	r2, [r3, #0]
	struct nvm_parameters parameters;

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
    872e:	2310      	movs	r3, #16
    8730:	18fb      	adds	r3, r7, r3
    8732:	0018      	movs	r0, r3
    8734:	4b2e      	ldr	r3, [pc, #184]	; (87f0 <eeprom_emulator_init+0xd0>)
    8736:	4798      	blx	r3
	config.manual_page_write = true;
    8738:	2310      	movs	r3, #16
    873a:	18fb      	adds	r3, r7, r3
    873c:	2201      	movs	r2, #1
    873e:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    8740:	2317      	movs	r3, #23
    8742:	18fc      	adds	r4, r7, r3
    8744:	2310      	movs	r3, #16
    8746:	18fb      	adds	r3, r7, r3
    8748:	0018      	movs	r0, r3
    874a:	4b2a      	ldr	r3, [pc, #168]	; (87f4 <eeprom_emulator_init+0xd4>)
    874c:	4798      	blx	r3
    874e:	0003      	movs	r3, r0
    8750:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    8752:	2317      	movs	r3, #23
    8754:	18fb      	adds	r3, r7, r3
    8756:	781b      	ldrb	r3, [r3, #0]
    8758:	2b05      	cmp	r3, #5
    875a:	d0f1      	beq.n	8740 <eeprom_emulator_init+0x20>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    875c:	1d3b      	adds	r3, r7, #4
    875e:	0018      	movs	r0, r3
    8760:	4b25      	ldr	r3, [pc, #148]	; (87f8 <eeprom_emulator_init+0xd8>)
    8762:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    8764:	1d3b      	adds	r3, r7, #4
    8766:	685b      	ldr	r3, [r3, #4]
    8768:	2b0b      	cmp	r3, #11
    876a:	d801      	bhi.n	8770 <eeprom_emulator_init+0x50>
		return STATUS_ERR_NO_MEMORY;
    876c:	2316      	movs	r3, #22
    876e:	e03b      	b.n	87e8 <eeprom_emulator_init+0xc8>
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
    8770:	1d3b      	adds	r3, r7, #4
    8772:	685b      	ldr	r3, [r3, #4]
	_eeprom_instance.physical_pages =
    8774:	b29a      	uxth	r2, r3
    8776:	4b21      	ldr	r3, [pc, #132]	; (87fc <eeprom_emulator_init+0xdc>)
    8778:	811a      	strh	r2, [r3, #8]
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    877a:	1d3b      	adds	r3, r7, #4
    877c:	685b      	ldr	r3, [r3, #4]
    877e:	3b08      	subs	r3, #8
    8780:	085b      	lsrs	r3, r3, #1
	_eeprom_instance.logical_pages  =
    8782:	b2da      	uxtb	r2, r3
    8784:	4b1d      	ldr	r3, [pc, #116]	; (87fc <eeprom_emulator_init+0xdc>)
    8786:	729a      	strb	r2, [r3, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    8788:	4b1c      	ldr	r3, [pc, #112]	; (87fc <eeprom_emulator_init+0xdc>)
    878a:	891b      	ldrh	r3, [r3, #8]
    878c:	001a      	movs	r2, r3
			(void*)(FLASH_SIZE -
    878e:	0013      	movs	r3, r2
    8790:	069b      	lsls	r3, r3, #26
    8792:	1a9b      	subs	r3, r3, r2
    8794:	019b      	lsls	r3, r3, #6
    8796:	2280      	movs	r2, #128	; 0x80
    8798:	02d2      	lsls	r2, r2, #11
    879a:	4694      	mov	ip, r2
    879c:	4463      	add	r3, ip
    879e:	001a      	movs	r2, r3
	_eeprom_instance.flash =
    87a0:	4b16      	ldr	r3, [pc, #88]	; (87fc <eeprom_emulator_init+0xdc>)
    87a2:	605a      	str	r2, [r3, #4]

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    87a4:	4b15      	ldr	r3, [pc, #84]	; (87fc <eeprom_emulator_init+0xdc>)
    87a6:	22c8      	movs	r2, #200	; 0xc8
    87a8:	2100      	movs	r1, #0
    87aa:	5499      	strb	r1, [r3, r2]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    87ac:	4b14      	ldr	r3, [pc, #80]	; (8800 <eeprom_emulator_init+0xe0>)
    87ae:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    87b0:	4b12      	ldr	r3, [pc, #72]	; (87fc <eeprom_emulator_init+0xdc>)
    87b2:	2287      	movs	r2, #135	; 0x87
    87b4:	5c9b      	ldrb	r3, [r3, r2]
    87b6:	2b3f      	cmp	r3, #63	; 0x3f
    87b8:	d101      	bne.n	87be <eeprom_emulator_init+0x9e>
		return STATUS_ERR_BAD_FORMAT;
    87ba:	231a      	movs	r3, #26
    87bc:	e014      	b.n	87e8 <eeprom_emulator_init+0xc8>
	}

	/* Verify that the master page contains valid data for this service */
	error_code = _eeprom_emulator_verify_master_page();
    87be:	2317      	movs	r3, #23
    87c0:	18fc      	adds	r4, r7, r3
    87c2:	4b10      	ldr	r3, [pc, #64]	; (8804 <eeprom_emulator_init+0xe4>)
    87c4:	4798      	blx	r3
    87c6:	0003      	movs	r3, r0
    87c8:	7023      	strb	r3, [r4, #0]
	if (error_code != STATUS_OK) {
    87ca:	2317      	movs	r3, #23
    87cc:	18fb      	adds	r3, r7, r3
    87ce:	781b      	ldrb	r3, [r3, #0]
    87d0:	2b00      	cmp	r3, #0
    87d2:	d003      	beq.n	87dc <eeprom_emulator_init+0xbc>
		return error_code;
    87d4:	2317      	movs	r3, #23
    87d6:	18fb      	adds	r3, r7, r3
    87d8:	781b      	ldrb	r3, [r3, #0]
    87da:	e005      	b.n	87e8 <eeprom_emulator_init+0xc8>
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    87dc:	4b07      	ldr	r3, [pc, #28]	; (87fc <eeprom_emulator_init+0xdc>)
    87de:	2201      	movs	r2, #1
    87e0:	701a      	strb	r2, [r3, #0]

	return error_code;
    87e2:	2317      	movs	r3, #23
    87e4:	18fb      	adds	r3, r7, r3
    87e6:	781b      	ldrb	r3, [r3, #0]
}
    87e8:	0018      	movs	r0, r3
    87ea:	46bd      	mov	sp, r7
    87ec:	b007      	add	sp, #28
    87ee:	bd90      	pop	{r4, r7, pc}
    87f0:	00007f99 	.word	0x00007f99
    87f4:	00002ad5 	.word	0x00002ad5
    87f8:	00002fa1 	.word	0x00002fa1
    87fc:	20000218 	.word	0x20000218
    8800:	000081f5 	.word	0x000081f5
    8804:	00008681 	.word	0x00008681

00008808 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    8808:	b580      	push	{r7, lr}
    880a:	af00      	add	r7, sp, #0
	/* Create new EEPROM memory block in EEPROM emulation section */
	_eeprom_emulator_format_memory();
    880c:	4b04      	ldr	r3, [pc, #16]	; (8820 <eeprom_emulator_erase_memory+0x18>)
    880e:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();
    8810:	4b04      	ldr	r3, [pc, #16]	; (8824 <eeprom_emulator_erase_memory+0x1c>)
    8812:	4798      	blx	r3

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    8814:	4b04      	ldr	r3, [pc, #16]	; (8828 <eeprom_emulator_erase_memory+0x20>)
    8816:	4798      	blx	r3
}
    8818:	46c0      	nop			; (mov r8, r8)
    881a:	46bd      	mov	sp, r7
    881c:	bd80      	pop	{r7, pc}
    881e:	46c0      	nop			; (mov r8, r8)
    8820:	00008109 	.word	0x00008109
    8824:	000085b9 	.word	0x000085b9
    8828:	000081f5 	.word	0x000081f5

0000882c <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    882c:	b590      	push	{r4, r7, lr}
    882e:	b085      	sub	sp, #20
    8830:	af00      	add	r7, sp, #0
    8832:	0002      	movs	r2, r0
    8834:	6039      	str	r1, [r7, #0]
    8836:	1dfb      	adds	r3, r7, #7
    8838:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    883a:	4b38      	ldr	r3, [pc, #224]	; (891c <eeprom_emulator_write_page+0xf0>)
    883c:	781b      	ldrb	r3, [r3, #0]
    883e:	2201      	movs	r2, #1
    8840:	4053      	eors	r3, r2
    8842:	b2db      	uxtb	r3, r3
    8844:	2b00      	cmp	r3, #0
    8846:	d001      	beq.n	884c <eeprom_emulator_write_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    8848:	231f      	movs	r3, #31
    884a:	e063      	b.n	8914 <eeprom_emulator_write_page+0xe8>
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    884c:	4b33      	ldr	r3, [pc, #204]	; (891c <eeprom_emulator_write_page+0xf0>)
    884e:	7a9b      	ldrb	r3, [r3, #10]
    8850:	1dfa      	adds	r2, r7, #7
    8852:	7812      	ldrb	r2, [r2, #0]
    8854:	429a      	cmp	r2, r3
    8856:	d301      	bcc.n	885c <eeprom_emulator_write_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    8858:	2318      	movs	r3, #24
    885a:	e05b      	b.n	8914 <eeprom_emulator_write_page+0xe8>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    885c:	4b2f      	ldr	r3, [pc, #188]	; (891c <eeprom_emulator_write_page+0xf0>)
    885e:	22c8      	movs	r2, #200	; 0xc8
    8860:	5c9b      	ldrb	r3, [r3, r2]
    8862:	2b00      	cmp	r3, #0
    8864:	d008      	beq.n	8878 <eeprom_emulator_write_page+0x4c>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    8866:	4b2d      	ldr	r3, [pc, #180]	; (891c <eeprom_emulator_write_page+0xf0>)
    8868:	2288      	movs	r2, #136	; 0x88
    886a:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    886c:	1dfa      	adds	r2, r7, #7
    886e:	7812      	ldrb	r2, [r2, #0]
    8870:	429a      	cmp	r2, r3
    8872:	d001      	beq.n	8878 <eeprom_emulator_write_page+0x4c>
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    8874:	4b2a      	ldr	r3, [pc, #168]	; (8920 <eeprom_emulator_write_page+0xf4>)
    8876:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
    8878:	230e      	movs	r3, #14
    887a:	18fb      	adds	r3, r7, r3
    887c:	2200      	movs	r2, #0
    887e:	701a      	strb	r2, [r3, #0]
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    8880:	1dfb      	adds	r3, r7, #7
    8882:	781b      	ldrb	r3, [r3, #0]
    8884:	4a25      	ldr	r2, [pc, #148]	; (891c <eeprom_emulator_write_page+0xf0>)
    8886:	18d3      	adds	r3, r2, r3
    8888:	7adb      	ldrb	r3, [r3, #11]
    888a:	220f      	movs	r2, #15
    888c:	18bc      	adds	r4, r7, r2
    888e:	220e      	movs	r2, #14
    8890:	18ba      	adds	r2, r7, r2
    8892:	0011      	movs	r1, r2
    8894:	0018      	movs	r0, r3
    8896:	4b23      	ldr	r3, [pc, #140]	; (8924 <eeprom_emulator_write_page+0xf8>)
    8898:	4798      	blx	r3
    889a:	0003      	movs	r3, r0
    889c:	7023      	strb	r3, [r4, #0]
			_eeprom_instance.page_map[logical_page], &new_page);

	/* Check if the current row is full, and we need to swap it out with a
	 * spare row */
	if (page_spare == false) {
    889e:	230f      	movs	r3, #15
    88a0:	18fb      	adds	r3, r7, r3
    88a2:	781b      	ldrb	r3, [r3, #0]
    88a4:	2201      	movs	r2, #1
    88a6:	4053      	eors	r3, r2
    88a8:	b2db      	uxtb	r3, r3
    88aa:	2b00      	cmp	r3, #0
    88ac:	d00e      	beq.n	88cc <eeprom_emulator_write_page+0xa0>
		/* Move the other page we aren't writing that is stored in the same
		 * page to the new row, and replace the old current page with the
		 * new page contents (cache is updated to match) */
		_eeprom_emulator_move_data_to_spare(
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
    88ae:	1dfb      	adds	r3, r7, #7
    88b0:	781b      	ldrb	r3, [r3, #0]
    88b2:	4a1a      	ldr	r2, [pc, #104]	; (891c <eeprom_emulator_write_page+0xf0>)
    88b4:	18d3      	adds	r3, r2, r3
    88b6:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_move_data_to_spare(
    88b8:	089b      	lsrs	r3, r3, #2
    88ba:	b2d8      	uxtb	r0, r3
    88bc:	683a      	ldr	r2, [r7, #0]
    88be:	1dfb      	adds	r3, r7, #7
    88c0:	781b      	ldrb	r3, [r3, #0]
    88c2:	0019      	movs	r1, r3
    88c4:	4b18      	ldr	r3, [pc, #96]	; (8928 <eeprom_emulator_write_page+0xfc>)
    88c6:	4798      	blx	r3
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    88c8:	2300      	movs	r3, #0
    88ca:	e023      	b.n	8914 <eeprom_emulator_write_page+0xe8>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    88cc:	4b13      	ldr	r3, [pc, #76]	; (891c <eeprom_emulator_write_page+0xf0>)
    88ce:	1dfa      	adds	r2, r7, #7
    88d0:	2188      	movs	r1, #136	; 0x88
    88d2:	7812      	ldrb	r2, [r2, #0]
    88d4:	545a      	strb	r2, [r3, r1]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    88d6:	4b11      	ldr	r3, [pc, #68]	; (891c <eeprom_emulator_write_page+0xf0>)
    88d8:	228c      	movs	r2, #140	; 0x8c
    88da:	6839      	ldr	r1, [r7, #0]
    88dc:	189b      	adds	r3, r3, r2
    88de:	223c      	movs	r2, #60	; 0x3c
    88e0:	0018      	movs	r0, r3
    88e2:	4b12      	ldr	r3, [pc, #72]	; (892c <eeprom_emulator_write_page+0x100>)
    88e4:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    88e6:	230e      	movs	r3, #14
    88e8:	18fb      	adds	r3, r7, r3
    88ea:	781b      	ldrb	r3, [r3, #0]
    88ec:	b29b      	uxth	r3, r3
    88ee:	4a10      	ldr	r2, [pc, #64]	; (8930 <eeprom_emulator_write_page+0x104>)
    88f0:	0011      	movs	r1, r2
    88f2:	0018      	movs	r0, r3
    88f4:	4b0f      	ldr	r3, [pc, #60]	; (8934 <eeprom_emulator_write_page+0x108>)
    88f6:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    88f8:	1dfb      	adds	r3, r7, #7
    88fa:	781b      	ldrb	r3, [r3, #0]
    88fc:	220e      	movs	r2, #14
    88fe:	18ba      	adds	r2, r7, r2
    8900:	7811      	ldrb	r1, [r2, #0]
    8902:	4a06      	ldr	r2, [pc, #24]	; (891c <eeprom_emulator_write_page+0xf0>)
    8904:	18d3      	adds	r3, r2, r3
    8906:	1c0a      	adds	r2, r1, #0
    8908:	72da      	strb	r2, [r3, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    890a:	4b04      	ldr	r3, [pc, #16]	; (891c <eeprom_emulator_write_page+0xf0>)
    890c:	22c8      	movs	r2, #200	; 0xc8
    890e:	2101      	movs	r1, #1
    8910:	5499      	strb	r1, [r3, r2]

	return STATUS_OK;
    8912:	2300      	movs	r3, #0
}
    8914:	0018      	movs	r0, r3
    8916:	46bd      	mov	sp, r7
    8918:	b005      	add	sp, #20
    891a:	bd90      	pop	{r4, r7, pc}
    891c:	20000218 	.word	0x20000218
    8920:	000089d5 	.word	0x000089d5
    8924:	00008341 	.word	0x00008341
    8928:	000083d9 	.word	0x000083d9
    892c:	000170a5 	.word	0x000170a5
    8930:	200002a0 	.word	0x200002a0
    8934:	0000801d 	.word	0x0000801d

00008938 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    8938:	b580      	push	{r7, lr}
    893a:	b092      	sub	sp, #72	; 0x48
    893c:	af00      	add	r7, sp, #0
    893e:	0002      	movs	r2, r0
    8940:	6039      	str	r1, [r7, #0]
    8942:	1dfb      	adds	r3, r7, #7
    8944:	701a      	strb	r2, [r3, #0]
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    8946:	4b20      	ldr	r3, [pc, #128]	; (89c8 <eeprom_emulator_read_page+0x90>)
    8948:	781b      	ldrb	r3, [r3, #0]
    894a:	2201      	movs	r2, #1
    894c:	4053      	eors	r3, r2
    894e:	b2db      	uxtb	r3, r3
    8950:	2b00      	cmp	r3, #0
    8952:	d001      	beq.n	8958 <eeprom_emulator_read_page+0x20>
		return STATUS_ERR_NOT_INITIALIZED;
    8954:	231f      	movs	r3, #31
    8956:	e033      	b.n	89c0 <eeprom_emulator_read_page+0x88>
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    8958:	4b1b      	ldr	r3, [pc, #108]	; (89c8 <eeprom_emulator_read_page+0x90>)
    895a:	7a9b      	ldrb	r3, [r3, #10]
    895c:	1dfa      	adds	r2, r7, #7
    895e:	7812      	ldrb	r2, [r2, #0]
    8960:	429a      	cmp	r2, r3
    8962:	d301      	bcc.n	8968 <eeprom_emulator_read_page+0x30>
		return STATUS_ERR_BAD_ADDRESS;
    8964:	2318      	movs	r3, #24
    8966:	e02b      	b.n	89c0 <eeprom_emulator_read_page+0x88>
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    8968:	4b17      	ldr	r3, [pc, #92]	; (89c8 <eeprom_emulator_read_page+0x90>)
    896a:	22c8      	movs	r2, #200	; 0xc8
    896c:	5c9b      	ldrb	r3, [r3, r2]
    896e:	2b00      	cmp	r3, #0
    8970:	d010      	beq.n	8994 <eeprom_emulator_read_page+0x5c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    8972:	4b15      	ldr	r3, [pc, #84]	; (89c8 <eeprom_emulator_read_page+0x90>)
    8974:	2288      	movs	r2, #136	; 0x88
    8976:	5c9b      	ldrb	r3, [r3, r2]
	if ((_eeprom_instance.cache_active == true) &&
    8978:	1dfa      	adds	r2, r7, #7
    897a:	7812      	ldrb	r2, [r2, #0]
    897c:	429a      	cmp	r2, r3
    897e:	d109      	bne.n	8994 <eeprom_emulator_read_page+0x5c>
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    8980:	6839      	ldr	r1, [r7, #0]
    8982:	4b11      	ldr	r3, [pc, #68]	; (89c8 <eeprom_emulator_read_page+0x90>)
    8984:	228c      	movs	r2, #140	; 0x8c
    8986:	0008      	movs	r0, r1
    8988:	189b      	adds	r3, r3, r2
    898a:	223c      	movs	r2, #60	; 0x3c
    898c:	0019      	movs	r1, r3
    898e:	4b0f      	ldr	r3, [pc, #60]	; (89cc <eeprom_emulator_read_page+0x94>)
    8990:	4798      	blx	r3
    8992:	e014      	b.n	89be <eeprom_emulator_read_page+0x86>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    8994:	1dfb      	adds	r3, r7, #7
    8996:	781b      	ldrb	r3, [r3, #0]
    8998:	4a0b      	ldr	r2, [pc, #44]	; (89c8 <eeprom_emulator_read_page+0x90>)
    899a:	18d3      	adds	r3, r2, r3
    899c:	7adb      	ldrb	r3, [r3, #11]
		_eeprom_emulator_nvm_read_page(
    899e:	b29b      	uxth	r3, r3
    89a0:	2208      	movs	r2, #8
    89a2:	18ba      	adds	r2, r7, r2
    89a4:	0011      	movs	r1, r2
    89a6:	0018      	movs	r0, r3
    89a8:	4b09      	ldr	r3, [pc, #36]	; (89d0 <eeprom_emulator_read_page+0x98>)
    89aa:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    89ac:	683a      	ldr	r2, [r7, #0]
    89ae:	2308      	movs	r3, #8
    89b0:	18fb      	adds	r3, r7, r3
    89b2:	0010      	movs	r0, r2
    89b4:	3304      	adds	r3, #4
    89b6:	223c      	movs	r2, #60	; 0x3c
    89b8:	0019      	movs	r1, r3
    89ba:	4b04      	ldr	r3, [pc, #16]	; (89cc <eeprom_emulator_read_page+0x94>)
    89bc:	4798      	blx	r3
	}

	return STATUS_OK;
    89be:	2300      	movs	r3, #0
}
    89c0:	0018      	movs	r0, r3
    89c2:	46bd      	mov	sp, r7
    89c4:	b012      	add	sp, #72	; 0x48
    89c6:	bd80      	pop	{r7, pc}
    89c8:	20000218 	.word	0x20000218
    89cc:	000170a5 	.word	0x000170a5
    89d0:	000080b9 	.word	0x000080b9

000089d4 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    89d4:	b580      	push	{r7, lr}
    89d6:	b082      	sub	sp, #8
    89d8:	af00      	add	r7, sp, #0
	enum status_code error_code = STATUS_OK;
    89da:	1dfb      	adds	r3, r7, #7
    89dc:	2200      	movs	r2, #0
    89de:	701a      	strb	r2, [r3, #0]

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    89e0:	4b10      	ldr	r3, [pc, #64]	; (8a24 <eeprom_emulator_commit_page_buffer+0x50>)
    89e2:	22c8      	movs	r2, #200	; 0xc8
    89e4:	5c9b      	ldrb	r3, [r3, r2]
    89e6:	2201      	movs	r2, #1
    89e8:	4053      	eors	r3, r2
    89ea:	b2db      	uxtb	r3, r3
    89ec:	2b00      	cmp	r3, #0
    89ee:	d001      	beq.n	89f4 <eeprom_emulator_commit_page_buffer+0x20>
		return STATUS_OK;
    89f0:	2300      	movs	r3, #0
    89f2:	e013      	b.n	8a1c <eeprom_emulator_commit_page_buffer+0x48>
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    89f4:	1dbb      	adds	r3, r7, #6
    89f6:	4a0b      	ldr	r2, [pc, #44]	; (8a24 <eeprom_emulator_commit_page_buffer+0x50>)
    89f8:	2188      	movs	r1, #136	; 0x88
    89fa:	5c52      	ldrb	r2, [r2, r1]
    89fc:	701a      	strb	r2, [r3, #0]

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    89fe:	1dbb      	adds	r3, r7, #6
    8a00:	781b      	ldrb	r3, [r3, #0]
    8a02:	4a08      	ldr	r2, [pc, #32]	; (8a24 <eeprom_emulator_commit_page_buffer+0x50>)
    8a04:	18d3      	adds	r3, r2, r3
    8a06:	7adb      	ldrb	r3, [r3, #11]
	_eeprom_emulator_nvm_commit_cache(
    8a08:	b29b      	uxth	r3, r3
    8a0a:	0018      	movs	r0, r3
    8a0c:	4b06      	ldr	r3, [pc, #24]	; (8a28 <eeprom_emulator_commit_page_buffer+0x54>)
    8a0e:	4798      	blx	r3

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    8a10:	4b04      	ldr	r3, [pc, #16]	; (8a24 <eeprom_emulator_commit_page_buffer+0x50>)
    8a12:	22c8      	movs	r2, #200	; 0xc8
    8a14:	2100      	movs	r1, #0
    8a16:	5499      	strb	r1, [r3, r2]

	return error_code;
    8a18:	1dfb      	adds	r3, r7, #7
    8a1a:	781b      	ldrb	r3, [r3, #0]
}
    8a1c:	0018      	movs	r0, r3
    8a1e:	46bd      	mov	sp, r7
    8a20:	b002      	add	sp, #8
    8a22:	bd80      	pop	{r7, pc}
    8a24:	20000218 	.word	0x20000218
    8a28:	0000806d 	.word	0x0000806d

00008a2c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    8a2c:	b580      	push	{r7, lr}
    8a2e:	b082      	sub	sp, #8
    8a30:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    8a32:	4b2f      	ldr	r3, [pc, #188]	; (8af0 <Reset_Handler+0xc4>)
    8a34:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    8a36:	4b2f      	ldr	r3, [pc, #188]	; (8af4 <Reset_Handler+0xc8>)
    8a38:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    8a3a:	687a      	ldr	r2, [r7, #4]
    8a3c:	683b      	ldr	r3, [r7, #0]
    8a3e:	429a      	cmp	r2, r3
    8a40:	d00c      	beq.n	8a5c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    8a42:	e007      	b.n	8a54 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    8a44:	683b      	ldr	r3, [r7, #0]
    8a46:	1d1a      	adds	r2, r3, #4
    8a48:	603a      	str	r2, [r7, #0]
    8a4a:	687a      	ldr	r2, [r7, #4]
    8a4c:	1d11      	adds	r1, r2, #4
    8a4e:	6079      	str	r1, [r7, #4]
    8a50:	6812      	ldr	r2, [r2, #0]
    8a52:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    8a54:	683a      	ldr	r2, [r7, #0]
    8a56:	4b28      	ldr	r3, [pc, #160]	; (8af8 <Reset_Handler+0xcc>)
    8a58:	429a      	cmp	r2, r3
    8a5a:	d3f3      	bcc.n	8a44 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    8a5c:	4b27      	ldr	r3, [pc, #156]	; (8afc <Reset_Handler+0xd0>)
    8a5e:	603b      	str	r3, [r7, #0]
    8a60:	e004      	b.n	8a6c <Reset_Handler+0x40>
                *pDest++ = 0;
    8a62:	683b      	ldr	r3, [r7, #0]
    8a64:	1d1a      	adds	r2, r3, #4
    8a66:	603a      	str	r2, [r7, #0]
    8a68:	2200      	movs	r2, #0
    8a6a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    8a6c:	683a      	ldr	r2, [r7, #0]
    8a6e:	4b24      	ldr	r3, [pc, #144]	; (8b00 <Reset_Handler+0xd4>)
    8a70:	429a      	cmp	r2, r3
    8a72:	d3f6      	bcc.n	8a62 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    8a74:	4b23      	ldr	r3, [pc, #140]	; (8b04 <Reset_Handler+0xd8>)
    8a76:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    8a78:	4b23      	ldr	r3, [pc, #140]	; (8b08 <Reset_Handler+0xdc>)
    8a7a:	687a      	ldr	r2, [r7, #4]
    8a7c:	21ff      	movs	r1, #255	; 0xff
    8a7e:	438a      	bics	r2, r1
    8a80:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    8a82:	4a22      	ldr	r2, [pc, #136]	; (8b0c <Reset_Handler+0xe0>)
    8a84:	2390      	movs	r3, #144	; 0x90
    8a86:	005b      	lsls	r3, r3, #1
    8a88:	2102      	movs	r1, #2
    8a8a:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    8a8c:	4a20      	ldr	r2, [pc, #128]	; (8b10 <Reset_Handler+0xe4>)
    8a8e:	78d3      	ldrb	r3, [r2, #3]
    8a90:	2103      	movs	r1, #3
    8a92:	438b      	bics	r3, r1
    8a94:	1c19      	adds	r1, r3, #0
    8a96:	2302      	movs	r3, #2
    8a98:	430b      	orrs	r3, r1
    8a9a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    8a9c:	4a1c      	ldr	r2, [pc, #112]	; (8b10 <Reset_Handler+0xe4>)
    8a9e:	78d3      	ldrb	r3, [r2, #3]
    8aa0:	210c      	movs	r1, #12
    8aa2:	438b      	bics	r3, r1
    8aa4:	1c19      	adds	r1, r3, #0
    8aa6:	2308      	movs	r3, #8
    8aa8:	430b      	orrs	r3, r1
    8aaa:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    8aac:	4a19      	ldr	r2, [pc, #100]	; (8b14 <Reset_Handler+0xe8>)
    8aae:	7b93      	ldrb	r3, [r2, #14]
    8ab0:	2130      	movs	r1, #48	; 0x30
    8ab2:	438b      	bics	r3, r1
    8ab4:	1c19      	adds	r1, r3, #0
    8ab6:	2320      	movs	r3, #32
    8ab8:	430b      	orrs	r3, r1
    8aba:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    8abc:	4a15      	ldr	r2, [pc, #84]	; (8b14 <Reset_Handler+0xe8>)
    8abe:	7b93      	ldrb	r3, [r2, #14]
    8ac0:	210c      	movs	r1, #12
    8ac2:	438b      	bics	r3, r1
    8ac4:	1c19      	adds	r1, r3, #0
    8ac6:	2308      	movs	r3, #8
    8ac8:	430b      	orrs	r3, r1
    8aca:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    8acc:	4a11      	ldr	r2, [pc, #68]	; (8b14 <Reset_Handler+0xe8>)
    8ace:	7b93      	ldrb	r3, [r2, #14]
    8ad0:	2103      	movs	r1, #3
    8ad2:	438b      	bics	r3, r1
    8ad4:	1c19      	adds	r1, r3, #0
    8ad6:	2302      	movs	r3, #2
    8ad8:	430b      	orrs	r3, r1
    8ada:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    8adc:	4a0e      	ldr	r2, [pc, #56]	; (8b18 <Reset_Handler+0xec>)
    8ade:	6853      	ldr	r3, [r2, #4]
    8ae0:	2180      	movs	r1, #128	; 0x80
    8ae2:	430b      	orrs	r3, r1
    8ae4:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    8ae6:	4b0d      	ldr	r3, [pc, #52]	; (8b1c <Reset_Handler+0xf0>)
    8ae8:	4798      	blx	r3

        /* Branch to main function */
        main();
    8aea:	4b0d      	ldr	r3, [pc, #52]	; (8b20 <Reset_Handler+0xf4>)
    8aec:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    8aee:	e7fe      	b.n	8aee <Reset_Handler+0xc2>
    8af0:	00017a60 	.word	0x00017a60
    8af4:	20000000 	.word	0x20000000
    8af8:	2000014c 	.word	0x2000014c
    8afc:	20000150 	.word	0x20000150
    8b00:	2000106c 	.word	0x2000106c
    8b04:	00002000 	.word	0x00002000
    8b08:	e000ed00 	.word	0xe000ed00
    8b0c:	41007000 	.word	0x41007000
    8b10:	41005000 	.word	0x41005000
    8b14:	41004800 	.word	0x41004800
    8b18:	41004000 	.word	0x41004000
    8b1c:	0001705d 	.word	0x0001705d
    8b20:	00010821 	.word	0x00010821

00008b24 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    8b24:	b580      	push	{r7, lr}
    8b26:	af00      	add	r7, sp, #0
        while (1) {
    8b28:	e7fe      	b.n	8b28 <Dummy_Handler+0x4>
	...

00008b2c <system_pinmux_get_group_from_gpio_pin>:
{
    8b2c:	b580      	push	{r7, lr}
    8b2e:	b084      	sub	sp, #16
    8b30:	af00      	add	r7, sp, #0
    8b32:	0002      	movs	r2, r0
    8b34:	1dfb      	adds	r3, r7, #7
    8b36:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8b38:	230f      	movs	r3, #15
    8b3a:	18fb      	adds	r3, r7, r3
    8b3c:	1dfa      	adds	r2, r7, #7
    8b3e:	7812      	ldrb	r2, [r2, #0]
    8b40:	09d2      	lsrs	r2, r2, #7
    8b42:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8b44:	230e      	movs	r3, #14
    8b46:	18fb      	adds	r3, r7, r3
    8b48:	1dfa      	adds	r2, r7, #7
    8b4a:	7812      	ldrb	r2, [r2, #0]
    8b4c:	0952      	lsrs	r2, r2, #5
    8b4e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8b50:	4b0d      	ldr	r3, [pc, #52]	; (8b88 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8b52:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    8b54:	230f      	movs	r3, #15
    8b56:	18fb      	adds	r3, r7, r3
    8b58:	781b      	ldrb	r3, [r3, #0]
    8b5a:	2b00      	cmp	r3, #0
    8b5c:	d10f      	bne.n	8b7e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8b5e:	230f      	movs	r3, #15
    8b60:	18fb      	adds	r3, r7, r3
    8b62:	781b      	ldrb	r3, [r3, #0]
    8b64:	009b      	lsls	r3, r3, #2
    8b66:	2210      	movs	r2, #16
    8b68:	4694      	mov	ip, r2
    8b6a:	44bc      	add	ip, r7
    8b6c:	4463      	add	r3, ip
    8b6e:	3b08      	subs	r3, #8
    8b70:	681a      	ldr	r2, [r3, #0]
    8b72:	230e      	movs	r3, #14
    8b74:	18fb      	adds	r3, r7, r3
    8b76:	781b      	ldrb	r3, [r3, #0]
    8b78:	01db      	lsls	r3, r3, #7
    8b7a:	18d3      	adds	r3, r2, r3
    8b7c:	e000      	b.n	8b80 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    8b7e:	2300      	movs	r3, #0
}
    8b80:	0018      	movs	r0, r3
    8b82:	46bd      	mov	sp, r7
    8b84:	b004      	add	sp, #16
    8b86:	bd80      	pop	{r7, pc}
    8b88:	41004400 	.word	0x41004400

00008b8c <adc_is_syncing>:
{
    8b8c:	b580      	push	{r7, lr}
    8b8e:	b084      	sub	sp, #16
    8b90:	af00      	add	r7, sp, #0
    8b92:	6078      	str	r0, [r7, #4]
	Adc *const adc_module = module_inst->hw;
    8b94:	687b      	ldr	r3, [r7, #4]
    8b96:	681b      	ldr	r3, [r3, #0]
    8b98:	60fb      	str	r3, [r7, #12]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    8b9a:	68fb      	ldr	r3, [r7, #12]
    8b9c:	7e5b      	ldrb	r3, [r3, #25]
    8b9e:	b2db      	uxtb	r3, r3
    8ba0:	b25b      	sxtb	r3, r3
    8ba2:	2b00      	cmp	r3, #0
    8ba4:	da01      	bge.n	8baa <adc_is_syncing+0x1e>
		return true;
    8ba6:	2301      	movs	r3, #1
    8ba8:	e000      	b.n	8bac <adc_is_syncing+0x20>
	return false;
    8baa:	2300      	movs	r3, #0
}
    8bac:	0018      	movs	r0, r3
    8bae:	46bd      	mov	sp, r7
    8bb0:	b004      	add	sp, #16
    8bb2:	bd80      	pop	{r7, pc}

00008bb4 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    8bb4:	b580      	push	{r7, lr}
    8bb6:	b086      	sub	sp, #24
    8bb8:	af00      	add	r7, sp, #0
    8bba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8bbc:	687b      	ldr	r3, [r7, #4]
    8bbe:	681b      	ldr	r3, [r3, #0]
    8bc0:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    8bc2:	693b      	ldr	r3, [r7, #16]
    8bc4:	7e1b      	ldrb	r3, [r3, #24]
    8bc6:	b2db      	uxtb	r3, r3
    8bc8:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    8bca:	2300      	movs	r3, #0
    8bcc:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8bce:	68fb      	ldr	r3, [r7, #12]
    8bd0:	2201      	movs	r2, #1
    8bd2:	4013      	ands	r3, r2
    8bd4:	d003      	beq.n	8bde <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    8bd6:	697b      	ldr	r3, [r7, #20]
    8bd8:	2201      	movs	r2, #1
    8bda:	4313      	orrs	r3, r2
    8bdc:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    8bde:	68fb      	ldr	r3, [r7, #12]
    8be0:	2204      	movs	r2, #4
    8be2:	4013      	ands	r3, r2
    8be4:	d003      	beq.n	8bee <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    8be6:	697b      	ldr	r3, [r7, #20]
    8be8:	2202      	movs	r2, #2
    8bea:	4313      	orrs	r3, r2
    8bec:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    8bee:	68fb      	ldr	r3, [r7, #12]
    8bf0:	2202      	movs	r2, #2
    8bf2:	4013      	ands	r3, r2
    8bf4:	d003      	beq.n	8bfe <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    8bf6:	697b      	ldr	r3, [r7, #20]
    8bf8:	2204      	movs	r2, #4
    8bfa:	4313      	orrs	r3, r2
    8bfc:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    8bfe:	697b      	ldr	r3, [r7, #20]
}
    8c00:	0018      	movs	r0, r3
    8c02:	46bd      	mov	sp, r7
    8c04:	b006      	add	sp, #24
    8c06:	bd80      	pop	{r7, pc}

00008c08 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    8c08:	b580      	push	{r7, lr}
    8c0a:	b084      	sub	sp, #16
    8c0c:	af00      	add	r7, sp, #0
    8c0e:	6078      	str	r0, [r7, #4]
    8c10:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8c12:	687b      	ldr	r3, [r7, #4]
    8c14:	681b      	ldr	r3, [r3, #0]
    8c16:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    8c18:	2300      	movs	r3, #0
    8c1a:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    8c1c:	683b      	ldr	r3, [r7, #0]
    8c1e:	2201      	movs	r2, #1
    8c20:	4013      	ands	r3, r2
    8c22:	d003      	beq.n	8c2c <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    8c24:	68fb      	ldr	r3, [r7, #12]
    8c26:	2201      	movs	r2, #1
    8c28:	4313      	orrs	r3, r2
    8c2a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    8c2c:	683b      	ldr	r3, [r7, #0]
    8c2e:	2202      	movs	r2, #2
    8c30:	4013      	ands	r3, r2
    8c32:	d003      	beq.n	8c3c <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    8c34:	68fb      	ldr	r3, [r7, #12]
    8c36:	2204      	movs	r2, #4
    8c38:	4313      	orrs	r3, r2
    8c3a:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    8c3c:	683b      	ldr	r3, [r7, #0]
    8c3e:	2204      	movs	r2, #4
    8c40:	4013      	ands	r3, r2
    8c42:	d003      	beq.n	8c4c <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    8c44:	68fb      	ldr	r3, [r7, #12]
    8c46:	2202      	movs	r2, #2
    8c48:	4313      	orrs	r3, r2
    8c4a:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    8c4c:	68fb      	ldr	r3, [r7, #12]
    8c4e:	b2da      	uxtb	r2, r3
    8c50:	68bb      	ldr	r3, [r7, #8]
    8c52:	761a      	strb	r2, [r3, #24]
}
    8c54:	46c0      	nop			; (mov r8, r8)
    8c56:	46bd      	mov	sp, r7
    8c58:	b004      	add	sp, #16
    8c5a:	bd80      	pop	{r7, pc}

00008c5c <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    8c5c:	b580      	push	{r7, lr}
    8c5e:	b084      	sub	sp, #16
    8c60:	af00      	add	r7, sp, #0
    8c62:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8c64:	687b      	ldr	r3, [r7, #4]
    8c66:	681b      	ldr	r3, [r3, #0]
    8c68:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    8c6a:	46c0      	nop			; (mov r8, r8)
    8c6c:	687b      	ldr	r3, [r7, #4]
    8c6e:	0018      	movs	r0, r3
    8c70:	4b0b      	ldr	r3, [pc, #44]	; (8ca0 <adc_enable+0x44>)
    8c72:	4798      	blx	r3
    8c74:	1e03      	subs	r3, r0, #0
    8c76:	d1f9      	bne.n	8c6c <adc_enable+0x10>
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    8c78:	68fb      	ldr	r3, [r7, #12]
    8c7a:	781b      	ldrb	r3, [r3, #0]
    8c7c:	b2db      	uxtb	r3, r3
    8c7e:	2202      	movs	r2, #2
    8c80:	4313      	orrs	r3, r2
    8c82:	b2da      	uxtb	r2, r3
    8c84:	68fb      	ldr	r3, [r7, #12]
    8c86:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    8c88:	46c0      	nop			; (mov r8, r8)
    8c8a:	687b      	ldr	r3, [r7, #4]
    8c8c:	0018      	movs	r0, r3
    8c8e:	4b04      	ldr	r3, [pc, #16]	; (8ca0 <adc_enable+0x44>)
    8c90:	4798      	blx	r3
    8c92:	1e03      	subs	r3, r0, #0
    8c94:	d1f9      	bne.n	8c8a <adc_enable+0x2e>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    8c96:	2300      	movs	r3, #0
}
    8c98:	0018      	movs	r0, r3
    8c9a:	46bd      	mov	sp, r7
    8c9c:	b004      	add	sp, #16
    8c9e:	bd80      	pop	{r7, pc}
    8ca0:	00008b8d 	.word	0x00008b8d

00008ca4 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    8ca4:	b580      	push	{r7, lr}
    8ca6:	b084      	sub	sp, #16
    8ca8:	af00      	add	r7, sp, #0
    8caa:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    8cac:	687b      	ldr	r3, [r7, #4]
    8cae:	681b      	ldr	r3, [r3, #0]
    8cb0:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    8cb2:	46c0      	nop			; (mov r8, r8)
    8cb4:	687b      	ldr	r3, [r7, #4]
    8cb6:	0018      	movs	r0, r3
    8cb8:	4b0b      	ldr	r3, [pc, #44]	; (8ce8 <adc_start_conversion+0x44>)
    8cba:	4798      	blx	r3
    8cbc:	1e03      	subs	r3, r0, #0
    8cbe:	d1f9      	bne.n	8cb4 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    8cc0:	68fb      	ldr	r3, [r7, #12]
    8cc2:	7b1b      	ldrb	r3, [r3, #12]
    8cc4:	b2db      	uxtb	r3, r3
    8cc6:	2202      	movs	r2, #2
    8cc8:	4313      	orrs	r3, r2
    8cca:	b2da      	uxtb	r2, r3
    8ccc:	68fb      	ldr	r3, [r7, #12]
    8cce:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    8cd0:	46c0      	nop			; (mov r8, r8)
    8cd2:	687b      	ldr	r3, [r7, #4]
    8cd4:	0018      	movs	r0, r3
    8cd6:	4b04      	ldr	r3, [pc, #16]	; (8ce8 <adc_start_conversion+0x44>)
    8cd8:	4798      	blx	r3
    8cda:	1e03      	subs	r3, r0, #0
    8cdc:	d1f9      	bne.n	8cd2 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    8cde:	46c0      	nop			; (mov r8, r8)
    8ce0:	46bd      	mov	sp, r7
    8ce2:	b004      	add	sp, #16
    8ce4:	bd80      	pop	{r7, pc}
    8ce6:	46c0      	nop			; (mov r8, r8)
    8ce8:	00008b8d 	.word	0x00008b8d

00008cec <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    8cec:	b580      	push	{r7, lr}
    8cee:	b084      	sub	sp, #16
    8cf0:	af00      	add	r7, sp, #0
    8cf2:	6078      	str	r0, [r7, #4]
    8cf4:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    8cf6:	687b      	ldr	r3, [r7, #4]
    8cf8:	0018      	movs	r0, r3
    8cfa:	4b18      	ldr	r3, [pc, #96]	; (8d5c <adc_read+0x70>)
    8cfc:	4798      	blx	r3
    8cfe:	0002      	movs	r2, r0
    8d00:	2301      	movs	r3, #1
    8d02:	4013      	ands	r3, r2
    8d04:	d101      	bne.n	8d0a <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    8d06:	2305      	movs	r3, #5
    8d08:	e023      	b.n	8d52 <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    8d0a:	687b      	ldr	r3, [r7, #4]
    8d0c:	681b      	ldr	r3, [r3, #0]
    8d0e:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    8d10:	46c0      	nop			; (mov r8, r8)
    8d12:	687b      	ldr	r3, [r7, #4]
    8d14:	0018      	movs	r0, r3
    8d16:	4b12      	ldr	r3, [pc, #72]	; (8d60 <adc_read+0x74>)
    8d18:	4798      	blx	r3
    8d1a:	1e03      	subs	r3, r0, #0
    8d1c:	d1f9      	bne.n	8d12 <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    8d1e:	68fb      	ldr	r3, [r7, #12]
    8d20:	8b5b      	ldrh	r3, [r3, #26]
    8d22:	b29a      	uxth	r2, r3
    8d24:	683b      	ldr	r3, [r7, #0]
    8d26:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    8d28:	687b      	ldr	r3, [r7, #4]
    8d2a:	2101      	movs	r1, #1
    8d2c:	0018      	movs	r0, r3
    8d2e:	4b0d      	ldr	r3, [pc, #52]	; (8d64 <adc_read+0x78>)
    8d30:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    8d32:	687b      	ldr	r3, [r7, #4]
    8d34:	0018      	movs	r0, r3
    8d36:	4b09      	ldr	r3, [pc, #36]	; (8d5c <adc_read+0x70>)
    8d38:	4798      	blx	r3
    8d3a:	0002      	movs	r2, r0
    8d3c:	2304      	movs	r3, #4
    8d3e:	4013      	ands	r3, r2
    8d40:	d006      	beq.n	8d50 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    8d42:	687b      	ldr	r3, [r7, #4]
    8d44:	2104      	movs	r1, #4
    8d46:	0018      	movs	r0, r3
    8d48:	4b06      	ldr	r3, [pc, #24]	; (8d64 <adc_read+0x78>)
    8d4a:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    8d4c:	231e      	movs	r3, #30
    8d4e:	e000      	b.n	8d52 <adc_read+0x66>
	}

	return STATUS_OK;
    8d50:	2300      	movs	r3, #0
}
    8d52:	0018      	movs	r0, r3
    8d54:	46bd      	mov	sp, r7
    8d56:	b004      	add	sp, #16
    8d58:	bd80      	pop	{r7, pc}
    8d5a:	46c0      	nop			; (mov r8, r8)
    8d5c:	00008bb5 	.word	0x00008bb5
    8d60:	00008b8d 	.word	0x00008b8d
    8d64:	00008c09 	.word	0x00008c09

00008d68 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8d68:	b580      	push	{r7, lr}
    8d6a:	b082      	sub	sp, #8
    8d6c:	af00      	add	r7, sp, #0
    8d6e:	0002      	movs	r2, r0
    8d70:	1dfb      	adds	r3, r7, #7
    8d72:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8d74:	1dfb      	adds	r3, r7, #7
    8d76:	781b      	ldrb	r3, [r3, #0]
    8d78:	0018      	movs	r0, r3
    8d7a:	4b03      	ldr	r3, [pc, #12]	; (8d88 <port_get_group_from_gpio_pin+0x20>)
    8d7c:	4798      	blx	r3
    8d7e:	0003      	movs	r3, r0
}
    8d80:	0018      	movs	r0, r3
    8d82:	46bd      	mov	sp, r7
    8d84:	b002      	add	sp, #8
    8d86:	bd80      	pop	{r7, pc}
    8d88:	00008b2d 	.word	0x00008b2d

00008d8c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8d8c:	b580      	push	{r7, lr}
    8d8e:	b082      	sub	sp, #8
    8d90:	af00      	add	r7, sp, #0
    8d92:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8d94:	687b      	ldr	r3, [r7, #4]
    8d96:	2200      	movs	r2, #0
    8d98:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    8d9a:	687b      	ldr	r3, [r7, #4]
    8d9c:	2201      	movs	r2, #1
    8d9e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    8da0:	687b      	ldr	r3, [r7, #4]
    8da2:	2200      	movs	r2, #0
    8da4:	709a      	strb	r2, [r3, #2]
}
    8da6:	46c0      	nop			; (mov r8, r8)
    8da8:	46bd      	mov	sp, r7
    8daa:	b002      	add	sp, #8
    8dac:	bd80      	pop	{r7, pc}
	...

00008db0 <port_pin_get_input_level>:
 *
 *  \return Status of the port pin's input buffer.
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
    8db0:	b580      	push	{r7, lr}
    8db2:	b084      	sub	sp, #16
    8db4:	af00      	add	r7, sp, #0
    8db6:	0002      	movs	r2, r0
    8db8:	1dfb      	adds	r3, r7, #7
    8dba:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8dbc:	1dfb      	adds	r3, r7, #7
    8dbe:	781b      	ldrb	r3, [r3, #0]
    8dc0:	0018      	movs	r0, r3
    8dc2:	4b0b      	ldr	r3, [pc, #44]	; (8df0 <port_pin_get_input_level+0x40>)
    8dc4:	4798      	blx	r3
    8dc6:	0003      	movs	r3, r0
    8dc8:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8dca:	1dfb      	adds	r3, r7, #7
    8dcc:	781b      	ldrb	r3, [r3, #0]
    8dce:	221f      	movs	r2, #31
    8dd0:	4013      	ands	r3, r2
    8dd2:	2201      	movs	r2, #1
    8dd4:	409a      	lsls	r2, r3
    8dd6:	0013      	movs	r3, r2
    8dd8:	60bb      	str	r3, [r7, #8]

	return (port_base->IN.reg & pin_mask);
    8dda:	68fb      	ldr	r3, [r7, #12]
    8ddc:	6a1b      	ldr	r3, [r3, #32]
    8dde:	68ba      	ldr	r2, [r7, #8]
    8de0:	4013      	ands	r3, r2
    8de2:	1e5a      	subs	r2, r3, #1
    8de4:	4193      	sbcs	r3, r2
    8de6:	b2db      	uxtb	r3, r3
}
    8de8:	0018      	movs	r0, r3
    8dea:	46bd      	mov	sp, r7
    8dec:	b004      	add	sp, #16
    8dee:	bd80      	pop	{r7, pc}
    8df0:	00008d69 	.word	0x00008d69

00008df4 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    8df4:	b580      	push	{r7, lr}
    8df6:	b084      	sub	sp, #16
    8df8:	af00      	add	r7, sp, #0
    8dfa:	0002      	movs	r2, r0
    8dfc:	1dfb      	adds	r3, r7, #7
    8dfe:	701a      	strb	r2, [r3, #0]
    8e00:	1dbb      	adds	r3, r7, #6
    8e02:	1c0a      	adds	r2, r1, #0
    8e04:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8e06:	1dfb      	adds	r3, r7, #7
    8e08:	781b      	ldrb	r3, [r3, #0]
    8e0a:	0018      	movs	r0, r3
    8e0c:	4b0d      	ldr	r3, [pc, #52]	; (8e44 <port_pin_set_output_level+0x50>)
    8e0e:	4798      	blx	r3
    8e10:	0003      	movs	r3, r0
    8e12:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8e14:	1dfb      	adds	r3, r7, #7
    8e16:	781b      	ldrb	r3, [r3, #0]
    8e18:	221f      	movs	r2, #31
    8e1a:	4013      	ands	r3, r2
    8e1c:	2201      	movs	r2, #1
    8e1e:	409a      	lsls	r2, r3
    8e20:	0013      	movs	r3, r2
    8e22:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    8e24:	1dbb      	adds	r3, r7, #6
    8e26:	781b      	ldrb	r3, [r3, #0]
    8e28:	2b00      	cmp	r3, #0
    8e2a:	d003      	beq.n	8e34 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    8e2c:	68fb      	ldr	r3, [r7, #12]
    8e2e:	68ba      	ldr	r2, [r7, #8]
    8e30:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    8e32:	e002      	b.n	8e3a <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    8e34:	68fb      	ldr	r3, [r7, #12]
    8e36:	68ba      	ldr	r2, [r7, #8]
    8e38:	615a      	str	r2, [r3, #20]
}
    8e3a:	46c0      	nop			; (mov r8, r8)
    8e3c:	46bd      	mov	sp, r7
    8e3e:	b004      	add	sp, #16
    8e40:	bd80      	pop	{r7, pc}
    8e42:	46c0      	nop			; (mov r8, r8)
    8e44:	00008d69 	.word	0x00008d69

00008e48 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    8e48:	b580      	push	{r7, lr}
    8e4a:	b082      	sub	sp, #8
    8e4c:	af00      	add	r7, sp, #0
    8e4e:	0002      	movs	r2, r0
    8e50:	1dfb      	adds	r3, r7, #7
    8e52:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8e54:	4b06      	ldr	r3, [pc, #24]	; (8e70 <system_interrupt_enable+0x28>)
    8e56:	1dfa      	adds	r2, r7, #7
    8e58:	7812      	ldrb	r2, [r2, #0]
    8e5a:	0011      	movs	r1, r2
    8e5c:	221f      	movs	r2, #31
    8e5e:	400a      	ands	r2, r1
    8e60:	2101      	movs	r1, #1
    8e62:	4091      	lsls	r1, r2
    8e64:	000a      	movs	r2, r1
    8e66:	601a      	str	r2, [r3, #0]
}
    8e68:	46c0      	nop			; (mov r8, r8)
    8e6a:	46bd      	mov	sp, r7
    8e6c:	b002      	add	sp, #8
    8e6e:	bd80      	pop	{r7, pc}
    8e70:	e000e100 	.word	0xe000e100

00008e74 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    8e74:	b580      	push	{r7, lr}
    8e76:	b082      	sub	sp, #8
    8e78:	af00      	add	r7, sp, #0
    8e7a:	0002      	movs	r2, r0
    8e7c:	1dfb      	adds	r3, r7, #7
    8e7e:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8e80:	4a07      	ldr	r2, [pc, #28]	; (8ea0 <system_interrupt_disable+0x2c>)
    8e82:	1dfb      	adds	r3, r7, #7
    8e84:	781b      	ldrb	r3, [r3, #0]
    8e86:	0019      	movs	r1, r3
    8e88:	231f      	movs	r3, #31
    8e8a:	400b      	ands	r3, r1
    8e8c:	2101      	movs	r1, #1
    8e8e:	4099      	lsls	r1, r3
    8e90:	000b      	movs	r3, r1
    8e92:	0019      	movs	r1, r3
    8e94:	2380      	movs	r3, #128	; 0x80
    8e96:	50d1      	str	r1, [r2, r3]
}
    8e98:	46c0      	nop			; (mov r8, r8)
    8e9a:	46bd      	mov	sp, r7
    8e9c:	b002      	add	sp, #8
    8e9e:	bd80      	pop	{r7, pc}
    8ea0:	e000e100 	.word	0xe000e100

00008ea4 <i2c_master_is_syncing>:
{
    8ea4:	b580      	push	{r7, lr}
    8ea6:	b084      	sub	sp, #16
    8ea8:	af00      	add	r7, sp, #0
    8eaa:	6078      	str	r0, [r7, #4]
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    8eac:	687b      	ldr	r3, [r7, #4]
    8eae:	681b      	ldr	r3, [r3, #0]
    8eb0:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    8eb2:	68fb      	ldr	r3, [r7, #12]
    8eb4:	69db      	ldr	r3, [r3, #28]
    8eb6:	2207      	movs	r2, #7
    8eb8:	4013      	ands	r3, r2
    8eba:	1e5a      	subs	r2, r3, #1
    8ebc:	4193      	sbcs	r3, r2
    8ebe:	b2db      	uxtb	r3, r3
}
    8ec0:	0018      	movs	r0, r3
    8ec2:	46bd      	mov	sp, r7
    8ec4:	b004      	add	sp, #16
    8ec6:	bd80      	pop	{r7, pc}

00008ec8 <_i2c_master_wait_for_sync>:
{
    8ec8:	b580      	push	{r7, lr}
    8eca:	b082      	sub	sp, #8
    8ecc:	af00      	add	r7, sp, #0
    8ece:	6078      	str	r0, [r7, #4]
	while (i2c_master_is_syncing(module)) {
    8ed0:	46c0      	nop			; (mov r8, r8)
    8ed2:	687b      	ldr	r3, [r7, #4]
    8ed4:	0018      	movs	r0, r3
    8ed6:	4b04      	ldr	r3, [pc, #16]	; (8ee8 <_i2c_master_wait_for_sync+0x20>)
    8ed8:	4798      	blx	r3
    8eda:	1e03      	subs	r3, r0, #0
    8edc:	d1f9      	bne.n	8ed2 <_i2c_master_wait_for_sync+0xa>
}
    8ede:	46c0      	nop			; (mov r8, r8)
    8ee0:	46bd      	mov	sp, r7
    8ee2:	b002      	add	sp, #8
    8ee4:	bd80      	pop	{r7, pc}
    8ee6:	46c0      	nop			; (mov r8, r8)
    8ee8:	00008ea5 	.word	0x00008ea5

00008eec <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    8eec:	b580      	push	{r7, lr}
    8eee:	b082      	sub	sp, #8
    8ef0:	af00      	add	r7, sp, #0
    8ef2:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    8ef4:	687b      	ldr	r3, [r7, #4]
    8ef6:	2264      	movs	r2, #100	; 0x64
    8ef8:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    8efa:	687b      	ldr	r3, [r7, #4]
    8efc:	4a1b      	ldr	r2, [pc, #108]	; (8f6c <i2c_master_get_config_defaults+0x80>)
    8efe:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    8f00:	687b      	ldr	r3, [r7, #4]
    8f02:	2200      	movs	r2, #0
    8f04:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    8f06:	687b      	ldr	r3, [r7, #4]
    8f08:	2200      	movs	r2, #0
    8f0a:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    8f0c:	687b      	ldr	r3, [r7, #4]
    8f0e:	2200      	movs	r2, #0
    8f10:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    8f12:	687b      	ldr	r3, [r7, #4]
    8f14:	2280      	movs	r2, #128	; 0x80
    8f16:	0392      	lsls	r2, r2, #14
    8f18:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    8f1a:	687b      	ldr	r3, [r7, #4]
    8f1c:	2201      	movs	r2, #1
    8f1e:	4252      	negs	r2, r2
    8f20:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    8f22:	687b      	ldr	r3, [r7, #4]
    8f24:	2201      	movs	r2, #1
    8f26:	4252      	negs	r2, r2
    8f28:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    8f2a:	687b      	ldr	r3, [r7, #4]
    8f2c:	2200      	movs	r2, #0
    8f2e:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    8f30:	687b      	ldr	r3, [r7, #4]
    8f32:	2200      	movs	r2, #0
    8f34:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    8f36:	687b      	ldr	r3, [r7, #4]
    8f38:	2224      	movs	r2, #36	; 0x24
    8f3a:	2100      	movs	r1, #0
    8f3c:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    8f3e:	687b      	ldr	r3, [r7, #4]
    8f40:	2200      	movs	r2, #0
    8f42:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    8f44:	687b      	ldr	r3, [r7, #4]
    8f46:	222c      	movs	r2, #44	; 0x2c
    8f48:	2100      	movs	r1, #0
    8f4a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    8f4c:	687b      	ldr	r3, [r7, #4]
    8f4e:	222d      	movs	r2, #45	; 0x2d
    8f50:	2100      	movs	r1, #0
    8f52:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    8f54:	687b      	ldr	r3, [r7, #4]
    8f56:	222e      	movs	r2, #46	; 0x2e
    8f58:	2100      	movs	r1, #0
    8f5a:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    8f5c:	687b      	ldr	r3, [r7, #4]
    8f5e:	22d7      	movs	r2, #215	; 0xd7
    8f60:	861a      	strh	r2, [r3, #48]	; 0x30
}
    8f62:	46c0      	nop			; (mov r8, r8)
    8f64:	46bd      	mov	sp, r7
    8f66:	b002      	add	sp, #8
    8f68:	bd80      	pop	{r7, pc}
    8f6a:	46c0      	nop			; (mov r8, r8)
    8f6c:	00000d48 	.word	0x00000d48

00008f70 <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    8f70:	b580      	push	{r7, lr}
    8f72:	b084      	sub	sp, #16
    8f74:	af00      	add	r7, sp, #0
    8f76:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    8f78:	687b      	ldr	r3, [r7, #4]
    8f7a:	681b      	ldr	r3, [r3, #0]
    8f7c:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    8f7e:	2300      	movs	r3, #0
    8f80:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    8f82:	687b      	ldr	r3, [r7, #4]
    8f84:	0018      	movs	r0, r3
    8f86:	4b14      	ldr	r3, [pc, #80]	; (8fd8 <i2c_master_enable+0x68>)
    8f88:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    8f8a:	68bb      	ldr	r3, [r7, #8]
    8f8c:	681b      	ldr	r3, [r3, #0]
    8f8e:	2202      	movs	r2, #2
    8f90:	431a      	orrs	r2, r3
    8f92:	68bb      	ldr	r3, [r7, #8]
    8f94:	601a      	str	r2, [r3, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    8f96:	687b      	ldr	r3, [r7, #4]
    8f98:	681b      	ldr	r3, [r3, #0]
    8f9a:	0018      	movs	r0, r3
    8f9c:	4b0f      	ldr	r3, [pc, #60]	; (8fdc <i2c_master_enable+0x6c>)
    8f9e:	4798      	blx	r3
    8fa0:	0003      	movs	r3, r0
    8fa2:	0018      	movs	r0, r3
    8fa4:	4b0e      	ldr	r3, [pc, #56]	; (8fe0 <i2c_master_enable+0x70>)
    8fa6:	4798      	blx	r3
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    8fa8:	e00c      	b.n	8fc4 <i2c_master_enable+0x54>
		timeout_counter++;
    8faa:	68fb      	ldr	r3, [r7, #12]
    8fac:	3301      	adds	r3, #1
    8fae:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    8fb0:	687b      	ldr	r3, [r7, #4]
    8fb2:	88db      	ldrh	r3, [r3, #6]
    8fb4:	001a      	movs	r2, r3
    8fb6:	68fb      	ldr	r3, [r7, #12]
    8fb8:	429a      	cmp	r2, r3
    8fba:	d803      	bhi.n	8fc4 <i2c_master_enable+0x54>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    8fbc:	68bb      	ldr	r3, [r7, #8]
    8fbe:	2210      	movs	r2, #16
    8fc0:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    8fc2:	e006      	b.n	8fd2 <i2c_master_enable+0x62>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    8fc4:	68bb      	ldr	r3, [r7, #8]
    8fc6:	8b5b      	ldrh	r3, [r3, #26]
    8fc8:	b29b      	uxth	r3, r3
    8fca:	001a      	movs	r2, r3
    8fcc:	2310      	movs	r3, #16
    8fce:	4013      	ands	r3, r2
    8fd0:	d0eb      	beq.n	8faa <i2c_master_enable+0x3a>
		}
	}
}
    8fd2:	46bd      	mov	sp, r7
    8fd4:	b004      	add	sp, #16
    8fd6:	bd80      	pop	{r7, pc}
    8fd8:	00008ec9 	.word	0x00008ec9
    8fdc:	00007109 	.word	0x00007109
    8fe0:	00008e49 	.word	0x00008e49

00008fe4 <i2c_slave_is_syncing>:
{
    8fe4:	b580      	push	{r7, lr}
    8fe6:	b084      	sub	sp, #16
    8fe8:	af00      	add	r7, sp, #0
    8fea:	6078      	str	r0, [r7, #4]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    8fec:	687b      	ldr	r3, [r7, #4]
    8fee:	681b      	ldr	r3, [r3, #0]
    8ff0:	60fb      	str	r3, [r7, #12]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    8ff2:	68fb      	ldr	r3, [r7, #12]
    8ff4:	69db      	ldr	r3, [r3, #28]
    8ff6:	2203      	movs	r2, #3
    8ff8:	4013      	ands	r3, r2
    8ffa:	1e5a      	subs	r2, r3, #1
    8ffc:	4193      	sbcs	r3, r2
    8ffe:	b2db      	uxtb	r3, r3
}
    9000:	0018      	movs	r0, r3
    9002:	46bd      	mov	sp, r7
    9004:	b004      	add	sp, #16
    9006:	bd80      	pop	{r7, pc}

00009008 <_i2c_slave_wait_for_sync>:
{
    9008:	b580      	push	{r7, lr}
    900a:	b082      	sub	sp, #8
    900c:	af00      	add	r7, sp, #0
    900e:	6078      	str	r0, [r7, #4]
	while (i2c_slave_is_syncing(module)) {
    9010:	46c0      	nop			; (mov r8, r8)
    9012:	687b      	ldr	r3, [r7, #4]
    9014:	0018      	movs	r0, r3
    9016:	4b04      	ldr	r3, [pc, #16]	; (9028 <_i2c_slave_wait_for_sync+0x20>)
    9018:	4798      	blx	r3
    901a:	1e03      	subs	r3, r0, #0
    901c:	d1f9      	bne.n	9012 <_i2c_slave_wait_for_sync+0xa>
}
    901e:	46c0      	nop			; (mov r8, r8)
    9020:	46bd      	mov	sp, r7
    9022:	b002      	add	sp, #8
    9024:	bd80      	pop	{r7, pc}
    9026:	46c0      	nop			; (mov r8, r8)
    9028:	00008fe5 	.word	0x00008fe5

0000902c <i2c_slave_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initialized
 */
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
    902c:	b580      	push	{r7, lr}
    902e:	b082      	sub	sp, #8
    9030:	af00      	add	r7, sp, #0
    9032:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
    9034:	687b      	ldr	r3, [r7, #4]
    9036:	2200      	movs	r2, #0
    9038:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    903a:	687b      	ldr	r3, [r7, #4]
    903c:	2280      	movs	r2, #128	; 0x80
    903e:	0392      	lsls	r2, r2, #14
    9040:	605a      	str	r2, [r3, #4]
	config->buffer_timeout = 65535;
    9042:	687b      	ldr	r3, [r7, #4]
    9044:	2201      	movs	r2, #1
    9046:	4252      	negs	r2, r2
    9048:	811a      	strh	r2, [r3, #8]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    904a:	687b      	ldr	r3, [r7, #4]
    904c:	2200      	movs	r2, #0
    904e:	815a      	strh	r2, [r3, #10]
	config->address = 0;
    9050:	687b      	ldr	r3, [r7, #4]
    9052:	2200      	movs	r2, #0
    9054:	819a      	strh	r2, [r3, #12]
	config->address_mask = 0;
    9056:	687b      	ldr	r3, [r7, #4]
    9058:	2200      	movs	r2, #0
    905a:	81da      	strh	r2, [r3, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
    905c:	687b      	ldr	r3, [r7, #4]
    905e:	2200      	movs	r2, #0
    9060:	741a      	strb	r2, [r3, #16]
#endif
	config->enable_general_call_address = false;
    9062:	687b      	ldr	r3, [r7, #4]
    9064:	2200      	movs	r2, #0
    9066:	745a      	strb	r2, [r3, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    9068:	687b      	ldr	r3, [r7, #4]
    906a:	2200      	movs	r2, #0
    906c:	615a      	str	r2, [r3, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
    906e:	687b      	ldr	r3, [r7, #4]
    9070:	2200      	movs	r2, #0
    9072:	761a      	strb	r2, [r3, #24]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    9074:	687b      	ldr	r3, [r7, #4]
    9076:	2200      	movs	r2, #0
    9078:	765a      	strb	r2, [r3, #25]
	config->run_in_standby = false;
    907a:	687b      	ldr	r3, [r7, #4]
    907c:	2200      	movs	r2, #0
    907e:	769a      	strb	r2, [r3, #26]
	config->pinmux_pad0 = PINMUX_DEFAULT;
    9080:	687b      	ldr	r3, [r7, #4]
    9082:	2200      	movs	r2, #0
    9084:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1 = PINMUX_DEFAULT;
    9086:	687b      	ldr	r3, [r7, #4]
    9088:	2200      	movs	r2, #0
    908a:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    908c:	687b      	ldr	r3, [r7, #4]
    908e:	2224      	movs	r2, #36	; 0x24
    9090:	2100      	movs	r1, #0
    9092:	5499      	strb	r1, [r3, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    9094:	687b      	ldr	r3, [r7, #4]
    9096:	2225      	movs	r2, #37	; 0x25
    9098:	2100      	movs	r1, #0
    909a:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    909c:	687b      	ldr	r3, [r7, #4]
    909e:	2226      	movs	r2, #38	; 0x26
    90a0:	2100      	movs	r1, #0
    90a2:	5499      	strb	r1, [r3, r2]
#endif
}
    90a4:	46c0      	nop			; (mov r8, r8)
    90a6:	46bd      	mov	sp, r7
    90a8:	b002      	add	sp, #8
    90aa:	bd80      	pop	{r7, pc}

000090ac <i2c_slave_enable>:
 *
 * \param[in]  module Pointer to the software module struct
 */
static inline void i2c_slave_enable(
		const struct i2c_slave_module *const module)
{
    90ac:	b580      	push	{r7, lr}
    90ae:	b084      	sub	sp, #16
    90b0:	af00      	add	r7, sp, #0
    90b2:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    90b4:	687b      	ldr	r3, [r7, #4]
    90b6:	681b      	ldr	r3, [r3, #0]
    90b8:	60fb      	str	r3, [r7, #12]

#if I2C_SLAVE_CALLBACK_MODE == true
	/* Enable global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    90ba:	687b      	ldr	r3, [r7, #4]
    90bc:	681b      	ldr	r3, [r3, #0]
    90be:	0018      	movs	r0, r3
    90c0:	4b09      	ldr	r3, [pc, #36]	; (90e8 <i2c_slave_enable+0x3c>)
    90c2:	4798      	blx	r3
    90c4:	0003      	movs	r3, r0
    90c6:	0018      	movs	r0, r3
    90c8:	4b08      	ldr	r3, [pc, #32]	; (90ec <i2c_slave_enable+0x40>)
    90ca:	4798      	blx	r3
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
    90cc:	687b      	ldr	r3, [r7, #4]
    90ce:	0018      	movs	r0, r3
    90d0:	4b07      	ldr	r3, [pc, #28]	; (90f0 <i2c_slave_enable+0x44>)
    90d2:	4798      	blx	r3

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    90d4:	68fb      	ldr	r3, [r7, #12]
    90d6:	681b      	ldr	r3, [r3, #0]
    90d8:	2202      	movs	r2, #2
    90da:	431a      	orrs	r2, r3
    90dc:	68fb      	ldr	r3, [r7, #12]
    90de:	601a      	str	r2, [r3, #0]
}
    90e0:	46c0      	nop			; (mov r8, r8)
    90e2:	46bd      	mov	sp, r7
    90e4:	b004      	add	sp, #16
    90e6:	bd80      	pop	{r7, pc}
    90e8:	00007109 	.word	0x00007109
    90ec:	00008e49 	.word	0x00008e49
    90f0:	00009009 	.word	0x00009009

000090f4 <i2c_slave_enable_callback>:
 * \param[in]      callback_type  Callback type to enable
 */
static inline void i2c_slave_enable_callback(
		struct i2c_slave_module *const module,
		enum i2c_slave_callback callback_type)
{
    90f4:	b580      	push	{r7, lr}
    90f6:	b084      	sub	sp, #16
    90f8:	af00      	add	r7, sp, #0
    90fa:	6078      	str	r0, [r7, #4]
    90fc:	000a      	movs	r2, r1
    90fe:	1cfb      	adds	r3, r7, #3
    9100:	701a      	strb	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    9102:	687b      	ldr	r3, [r7, #4]
    9104:	2225      	movs	r2, #37	; 0x25
    9106:	5c9b      	ldrb	r3, [r3, r2]
    9108:	b2db      	uxtb	r3, r3
    910a:	b25a      	sxtb	r2, r3
    910c:	1cfb      	adds	r3, r7, #3
    910e:	781b      	ldrb	r3, [r3, #0]
    9110:	2101      	movs	r1, #1
    9112:	4099      	lsls	r1, r3
    9114:	000b      	movs	r3, r1
    9116:	b25b      	sxtb	r3, r3
    9118:	4313      	orrs	r3, r2
    911a:	b25b      	sxtb	r3, r3
    911c:	b2d9      	uxtb	r1, r3
    911e:	687b      	ldr	r3, [r7, #4]
    9120:	2225      	movs	r2, #37	; 0x25
    9122:	5499      	strb	r1, [r3, r2]

	/* Enable address callback */
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    9124:	687b      	ldr	r3, [r7, #4]
    9126:	681b      	ldr	r3, [r3, #0]
    9128:	60fb      	str	r3, [r7, #12]
	if (callback_type == I2C_SLAVE_CALLBACK_READ_REQUEST ||
    912a:	1cfb      	adds	r3, r7, #3
    912c:	781b      	ldrb	r3, [r3, #0]
    912e:	2b02      	cmp	r3, #2
    9130:	d003      	beq.n	913a <i2c_slave_enable_callback+0x46>
    9132:	1cfb      	adds	r3, r7, #3
    9134:	781b      	ldrb	r3, [r3, #0]
    9136:	2b03      	cmp	r3, #3
    9138:	d102      	bne.n	9140 <i2c_slave_enable_callback+0x4c>
			callback_type == I2C_SLAVE_CALLBACK_WRITE_REQUEST) {
		i2c_hw->INTENSET.reg = SERCOM_I2CS_INTFLAG_AMATCH;
    913a:	68fb      	ldr	r3, [r7, #12]
    913c:	2202      	movs	r2, #2
    913e:	759a      	strb	r2, [r3, #22]
	}
}
    9140:	46c0      	nop			; (mov r8, r8)
    9142:	46bd      	mov	sp, r7
    9144:	b004      	add	sp, #16
    9146:	bd80      	pop	{r7, pc}

00009148 <usart_is_syncing>:
{
    9148:	b580      	push	{r7, lr}
    914a:	b084      	sub	sp, #16
    914c:	af00      	add	r7, sp, #0
    914e:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    9150:	687b      	ldr	r3, [r7, #4]
    9152:	681b      	ldr	r3, [r3, #0]
    9154:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    9156:	68fb      	ldr	r3, [r7, #12]
    9158:	69db      	ldr	r3, [r3, #28]
    915a:	1e5a      	subs	r2, r3, #1
    915c:	4193      	sbcs	r3, r2
    915e:	b2db      	uxtb	r3, r3
}
    9160:	0018      	movs	r0, r3
    9162:	46bd      	mov	sp, r7
    9164:	b004      	add	sp, #16
    9166:	bd80      	pop	{r7, pc}

00009168 <_usart_wait_for_sync>:
{
    9168:	b580      	push	{r7, lr}
    916a:	b082      	sub	sp, #8
    916c:	af00      	add	r7, sp, #0
    916e:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    9170:	46c0      	nop			; (mov r8, r8)
    9172:	687b      	ldr	r3, [r7, #4]
    9174:	0018      	movs	r0, r3
    9176:	4b04      	ldr	r3, [pc, #16]	; (9188 <_usart_wait_for_sync+0x20>)
    9178:	4798      	blx	r3
    917a:	1e03      	subs	r3, r0, #0
    917c:	d1f9      	bne.n	9172 <_usart_wait_for_sync+0xa>
}
    917e:	46c0      	nop			; (mov r8, r8)
    9180:	46bd      	mov	sp, r7
    9182:	b002      	add	sp, #8
    9184:	bd80      	pop	{r7, pc}
    9186:	46c0      	nop			; (mov r8, r8)
    9188:	00009149 	.word	0x00009149

0000918c <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    918c:	b580      	push	{r7, lr}
    918e:	b082      	sub	sp, #8
    9190:	af00      	add	r7, sp, #0
    9192:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    9194:	687b      	ldr	r3, [r7, #4]
    9196:	2280      	movs	r2, #128	; 0x80
    9198:	05d2      	lsls	r2, r2, #23
    919a:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    919c:	687b      	ldr	r3, [r7, #4]
    919e:	2200      	movs	r2, #0
    91a0:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    91a2:	687b      	ldr	r3, [r7, #4]
    91a4:	22ff      	movs	r2, #255	; 0xff
    91a6:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    91a8:	687b      	ldr	r3, [r7, #4]
    91aa:	2200      	movs	r2, #0
    91ac:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    91ae:	687b      	ldr	r3, [r7, #4]
    91b0:	2200      	movs	r2, #0
    91b2:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    91b4:	687b      	ldr	r3, [r7, #4]
    91b6:	2296      	movs	r2, #150	; 0x96
    91b8:	0192      	lsls	r2, r2, #6
    91ba:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    91bc:	687b      	ldr	r3, [r7, #4]
    91be:	2224      	movs	r2, #36	; 0x24
    91c0:	2101      	movs	r1, #1
    91c2:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    91c4:	687b      	ldr	r3, [r7, #4]
    91c6:	2225      	movs	r2, #37	; 0x25
    91c8:	2101      	movs	r1, #1
    91ca:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    91cc:	687b      	ldr	r3, [r7, #4]
    91ce:	2226      	movs	r2, #38	; 0x26
    91d0:	2100      	movs	r1, #0
    91d2:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    91d4:	687b      	ldr	r3, [r7, #4]
    91d6:	2227      	movs	r2, #39	; 0x27
    91d8:	2100      	movs	r1, #0
    91da:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    91dc:	687b      	ldr	r3, [r7, #4]
    91de:	2200      	movs	r2, #0
    91e0:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    91e2:	687b      	ldr	r3, [r7, #4]
    91e4:	2288      	movs	r2, #136	; 0x88
    91e6:	0352      	lsls	r2, r2, #13
    91e8:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    91ea:	687b      	ldr	r3, [r7, #4]
    91ec:	222c      	movs	r2, #44	; 0x2c
    91ee:	2100      	movs	r1, #0
    91f0:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    91f2:	687b      	ldr	r3, [r7, #4]
    91f4:	222d      	movs	r2, #45	; 0x2d
    91f6:	2100      	movs	r1, #0
    91f8:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    91fa:	687b      	ldr	r3, [r7, #4]
    91fc:	2200      	movs	r2, #0
    91fe:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    9200:	687b      	ldr	r3, [r7, #4]
    9202:	2200      	movs	r2, #0
    9204:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    9206:	687b      	ldr	r3, [r7, #4]
    9208:	2200      	movs	r2, #0
    920a:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    920c:	687b      	ldr	r3, [r7, #4]
    920e:	2200      	movs	r2, #0
    9210:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    9212:	687b      	ldr	r3, [r7, #4]
    9214:	2200      	movs	r2, #0
    9216:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    9218:	687b      	ldr	r3, [r7, #4]
    921a:	2200      	movs	r2, #0
    921c:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    921e:	687b      	ldr	r3, [r7, #4]
    9220:	2200      	movs	r2, #0
    9222:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    9224:	687b      	ldr	r3, [r7, #4]
    9226:	2200      	movs	r2, #0
    9228:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    922a:	687b      	ldr	r3, [r7, #4]
    922c:	2200      	movs	r2, #0
    922e:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    9230:	687b      	ldr	r3, [r7, #4]
    9232:	2200      	movs	r2, #0
    9234:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    9236:	687b      	ldr	r3, [r7, #4]
    9238:	2213      	movs	r2, #19
    923a:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    923c:	687b      	ldr	r3, [r7, #4]
    923e:	2200      	movs	r2, #0
    9240:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    9242:	46c0      	nop			; (mov r8, r8)
    9244:	46bd      	mov	sp, r7
    9246:	b002      	add	sp, #8
    9248:	bd80      	pop	{r7, pc}
	...

0000924c <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    924c:	b580      	push	{r7, lr}
    924e:	b084      	sub	sp, #16
    9250:	af00      	add	r7, sp, #0
    9252:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    9254:	687b      	ldr	r3, [r7, #4]
    9256:	681b      	ldr	r3, [r3, #0]
    9258:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    925a:	687b      	ldr	r3, [r7, #4]
    925c:	681b      	ldr	r3, [r3, #0]
    925e:	0018      	movs	r0, r3
    9260:	4b09      	ldr	r3, [pc, #36]	; (9288 <usart_enable+0x3c>)
    9262:	4798      	blx	r3
    9264:	0003      	movs	r3, r0
    9266:	0018      	movs	r0, r3
    9268:	4b08      	ldr	r3, [pc, #32]	; (928c <usart_enable+0x40>)
    926a:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    926c:	687b      	ldr	r3, [r7, #4]
    926e:	0018      	movs	r0, r3
    9270:	4b07      	ldr	r3, [pc, #28]	; (9290 <usart_enable+0x44>)
    9272:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    9274:	68fb      	ldr	r3, [r7, #12]
    9276:	681b      	ldr	r3, [r3, #0]
    9278:	2202      	movs	r2, #2
    927a:	431a      	orrs	r2, r3
    927c:	68fb      	ldr	r3, [r7, #12]
    927e:	601a      	str	r2, [r3, #0]
}
    9280:	46c0      	nop			; (mov r8, r8)
    9282:	46bd      	mov	sp, r7
    9284:	b004      	add	sp, #16
    9286:	bd80      	pop	{r7, pc}
    9288:	00007109 	.word	0x00007109
    928c:	00008e49 	.word	0x00008e49
    9290:	00009169 	.word	0x00009169

00009294 <usart_disable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_disable(
		const struct usart_module *const module)
{
    9294:	b580      	push	{r7, lr}
    9296:	b084      	sub	sp, #16
    9298:	af00      	add	r7, sp, #0
    929a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    929c:	687b      	ldr	r3, [r7, #4]
    929e:	681b      	ldr	r3, [r3, #0]
    92a0:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    92a2:	687b      	ldr	r3, [r7, #4]
    92a4:	681b      	ldr	r3, [r3, #0]
    92a6:	0018      	movs	r0, r3
    92a8:	4b0a      	ldr	r3, [pc, #40]	; (92d4 <usart_disable+0x40>)
    92aa:	4798      	blx	r3
    92ac:	0003      	movs	r3, r0
    92ae:	0018      	movs	r0, r3
    92b0:	4b09      	ldr	r3, [pc, #36]	; (92d8 <usart_disable+0x44>)
    92b2:	4798      	blx	r3
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    92b4:	687b      	ldr	r3, [r7, #4]
    92b6:	0018      	movs	r0, r3
    92b8:	4b08      	ldr	r3, [pc, #32]	; (92dc <usart_disable+0x48>)
    92ba:	4798      	blx	r3

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    92bc:	68fb      	ldr	r3, [r7, #12]
    92be:	681b      	ldr	r3, [r3, #0]
    92c0:	2202      	movs	r2, #2
    92c2:	4393      	bics	r3, r2
    92c4:	001a      	movs	r2, r3
    92c6:	68fb      	ldr	r3, [r7, #12]
    92c8:	601a      	str	r2, [r3, #0]
}
    92ca:	46c0      	nop			; (mov r8, r8)
    92cc:	46bd      	mov	sp, r7
    92ce:	b004      	add	sp, #16
    92d0:	bd80      	pop	{r7, pc}
    92d2:	46c0      	nop			; (mov r8, r8)
    92d4:	00007109 	.word	0x00007109
    92d8:	00008e75 	.word	0x00008e75
    92dc:	00009169 	.word	0x00009169

000092e0 <tc_is_syncing>:
{
    92e0:	b580      	push	{r7, lr}
    92e2:	b084      	sub	sp, #16
    92e4:	af00      	add	r7, sp, #0
    92e6:	6078      	str	r0, [r7, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    92e8:	687b      	ldr	r3, [r7, #4]
    92ea:	681b      	ldr	r3, [r3, #0]
    92ec:	60fb      	str	r3, [r7, #12]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    92ee:	68fb      	ldr	r3, [r7, #12]
    92f0:	7bdb      	ldrb	r3, [r3, #15]
    92f2:	b2db      	uxtb	r3, r3
    92f4:	001a      	movs	r2, r3
    92f6:	2380      	movs	r3, #128	; 0x80
    92f8:	4013      	ands	r3, r2
    92fa:	1e5a      	subs	r2, r3, #1
    92fc:	4193      	sbcs	r3, r2
    92fe:	b2db      	uxtb	r3, r3
}
    9300:	0018      	movs	r0, r3
    9302:	46bd      	mov	sp, r7
    9304:	b004      	add	sp, #16
    9306:	bd80      	pop	{r7, pc}

00009308 <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    9308:	b580      	push	{r7, lr}
    930a:	b082      	sub	sp, #8
    930c:	af00      	add	r7, sp, #0
    930e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    9310:	687b      	ldr	r3, [r7, #4]
    9312:	2200      	movs	r2, #0
    9314:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    9316:	687b      	ldr	r3, [r7, #4]
    9318:	2200      	movs	r2, #0
    931a:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    931c:	687b      	ldr	r3, [r7, #4]
    931e:	2200      	movs	r2, #0
    9320:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    9322:	687b      	ldr	r3, [r7, #4]
    9324:	2200      	movs	r2, #0
    9326:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    9328:	687b      	ldr	r3, [r7, #4]
    932a:	2200      	movs	r2, #0
    932c:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    932e:	687b      	ldr	r3, [r7, #4]
    9330:	2200      	movs	r2, #0
    9332:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    9334:	687b      	ldr	r3, [r7, #4]
    9336:	2200      	movs	r2, #0
    9338:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    933a:	687b      	ldr	r3, [r7, #4]
    933c:	2200      	movs	r2, #0
    933e:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9340:	687b      	ldr	r3, [r7, #4]
    9342:	2200      	movs	r2, #0
    9344:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    9346:	687b      	ldr	r3, [r7, #4]
    9348:	2200      	movs	r2, #0
    934a:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    934c:	687b      	ldr	r3, [r7, #4]
    934e:	2200      	movs	r2, #0
    9350:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    9352:	687b      	ldr	r3, [r7, #4]
    9354:	2200      	movs	r2, #0
    9356:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    9358:	687b      	ldr	r3, [r7, #4]
    935a:	2200      	movs	r2, #0
    935c:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    935e:	687b      	ldr	r3, [r7, #4]
    9360:	2200      	movs	r2, #0
    9362:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    9364:	687b      	ldr	r3, [r7, #4]
    9366:	2200      	movs	r2, #0
    9368:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    936a:	687b      	ldr	r3, [r7, #4]
    936c:	2200      	movs	r2, #0
    936e:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    9370:	687b      	ldr	r3, [r7, #4]
    9372:	2200      	movs	r2, #0
    9374:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    9376:	687b      	ldr	r3, [r7, #4]
    9378:	2200      	movs	r2, #0
    937a:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    937c:	687b      	ldr	r3, [r7, #4]
    937e:	2200      	movs	r2, #0
    9380:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    9382:	687b      	ldr	r3, [r7, #4]
    9384:	2200      	movs	r2, #0
    9386:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    9388:	46c0      	nop			; (mov r8, r8)
    938a:	46bd      	mov	sp, r7
    938c:	b002      	add	sp, #8
    938e:	bd80      	pop	{r7, pc}

00009390 <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    9390:	b580      	push	{r7, lr}
    9392:	b084      	sub	sp, #16
    9394:	af00      	add	r7, sp, #0
    9396:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    9398:	687b      	ldr	r3, [r7, #4]
    939a:	681b      	ldr	r3, [r3, #0]
    939c:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    939e:	46c0      	nop			; (mov r8, r8)
    93a0:	687b      	ldr	r3, [r7, #4]
    93a2:	0018      	movs	r0, r3
    93a4:	4b07      	ldr	r3, [pc, #28]	; (93c4 <tc_enable+0x34>)
    93a6:	4798      	blx	r3
    93a8:	1e03      	subs	r3, r0, #0
    93aa:	d1f9      	bne.n	93a0 <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    93ac:	68fb      	ldr	r3, [r7, #12]
    93ae:	881b      	ldrh	r3, [r3, #0]
    93b0:	b29b      	uxth	r3, r3
    93b2:	2202      	movs	r2, #2
    93b4:	4313      	orrs	r3, r2
    93b6:	b29a      	uxth	r2, r3
    93b8:	68fb      	ldr	r3, [r7, #12]
    93ba:	801a      	strh	r2, [r3, #0]
}
    93bc:	46c0      	nop			; (mov r8, r8)
    93be:	46bd      	mov	sp, r7
    93c0:	b004      	add	sp, #16
    93c2:	bd80      	pop	{r7, pc}
    93c4:	000092e1 	.word	0x000092e1

000093c8 <tcc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tcc_enable(
		const struct tcc_module *const module_inst)
{
    93c8:	b580      	push	{r7, lr}
    93ca:	b084      	sub	sp, #16
    93cc:	af00      	add	r7, sp, #0
    93ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    93d0:	687b      	ldr	r3, [r7, #4]
    93d2:	681b      	ldr	r3, [r3, #0]
    93d4:	60fb      	str	r3, [r7, #12]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    93d6:	46c0      	nop			; (mov r8, r8)
    93d8:	68fb      	ldr	r3, [r7, #12]
    93da:	689b      	ldr	r3, [r3, #8]
    93dc:	2202      	movs	r2, #2
    93de:	4013      	ands	r3, r2
    93e0:	d1fa      	bne.n	93d8 <tcc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    93e2:	68fb      	ldr	r3, [r7, #12]
    93e4:	681b      	ldr	r3, [r3, #0]
    93e6:	2202      	movs	r2, #2
    93e8:	431a      	orrs	r2, r3
    93ea:	68fb      	ldr	r3, [r7, #12]
    93ec:	601a      	str	r2, [r3, #0]
}
    93ee:	46c0      	nop			; (mov r8, r8)
    93f0:	46bd      	mov	sp, r7
    93f2:	b004      	add	sp, #16
    93f4:	bd80      	pop	{r7, pc}
	...

000093f8 <initIMU>:


float magSensitivity[4] = {0.00014, 0.00029, 0.00043, 0.00058};

void initIMU()
{
    93f8:	b580      	push	{r7, lr}
    93fa:	b082      	sub	sp, #8
    93fc:	af00      	add	r7, sp, #0
	settings.device.agAddress = LSM9DS1_AG_ADDR;
    93fe:	4b4f      	ldr	r3, [pc, #316]	; (953c <initIMU+0x144>)
    9400:	226b      	movs	r2, #107	; 0x6b
    9402:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = LSM9DS1_M_ADDR;
    9404:	4b4d      	ldr	r3, [pc, #308]	; (953c <initIMU+0x144>)
    9406:	221e      	movs	r2, #30
    9408:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = true;
    940a:	4b4c      	ldr	r3, [pc, #304]	; (953c <initIMU+0x144>)
    940c:	2201      	movs	r2, #1
    940e:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = true;
    9410:	4b4a      	ldr	r3, [pc, #296]	; (953c <initIMU+0x144>)
    9412:	2201      	movs	r2, #1
    9414:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = true;
    9416:	4b49      	ldr	r3, [pc, #292]	; (953c <initIMU+0x144>)
    9418:	2201      	movs	r2, #1
    941a:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = true;
    941c:	4b47      	ldr	r3, [pc, #284]	; (953c <initIMU+0x144>)
    941e:	2201      	movs	r2, #1
    9420:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;//245
    9422:	4b46      	ldr	r3, [pc, #280]	; (953c <initIMU+0x144>)
    9424:	22f5      	movs	r2, #245	; 0xf5
    9426:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 6;
    9428:	4b44      	ldr	r3, [pc, #272]	; (953c <initIMU+0x144>)
    942a:	2206      	movs	r2, #6
    942c:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
    942e:	4b43      	ldr	r3, [pc, #268]	; (953c <initIMU+0x144>)
    9430:	2200      	movs	r2, #0
    9432:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = false;
    9434:	4b41      	ldr	r3, [pc, #260]	; (953c <initIMU+0x144>)
    9436:	2200      	movs	r2, #0
    9438:	729a      	strb	r2, [r3, #10]
	settings.gyro.HPFEnable = false;
    943a:	4b40      	ldr	r3, [pc, #256]	; (953c <initIMU+0x144>)
    943c:	2200      	movs	r2, #0
    943e:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is true.
	settings.gyro.HPFCutoff = 0;
    9440:	4b3e      	ldr	r3, [pc, #248]	; (953c <initIMU+0x144>)
    9442:	2200      	movs	r2, #0
    9444:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = false;
    9446:	4b3d      	ldr	r3, [pc, #244]	; (953c <initIMU+0x144>)
    9448:	2200      	movs	r2, #0
    944a:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = false;
    944c:	4b3b      	ldr	r3, [pc, #236]	; (953c <initIMU+0x144>)
    944e:	2200      	movs	r2, #0
    9450:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = false;
    9452:	4b3a      	ldr	r3, [pc, #232]	; (953c <initIMU+0x144>)
    9454:	2200      	movs	r2, #0
    9456:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
    9458:	4b38      	ldr	r3, [pc, #224]	; (953c <initIMU+0x144>)
    945a:	2200      	movs	r2, #0
    945c:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = true;
    945e:	4b37      	ldr	r3, [pc, #220]	; (953c <initIMU+0x144>)
    9460:	2201      	movs	r2, #1
    9462:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = true;
    9464:	4b35      	ldr	r3, [pc, #212]	; (953c <initIMU+0x144>)
    9466:	2201      	movs	r2, #1
    9468:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = true;
    946a:	4b34      	ldr	r3, [pc, #208]	; (953c <initIMU+0x144>)
    946c:	2201      	movs	r2, #1
    946e:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = true;
    9470:	4b32      	ldr	r3, [pc, #200]	; (953c <initIMU+0x144>)
    9472:	2201      	movs	r2, #1
    9474:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = true;
    9476:	4b31      	ldr	r3, [pc, #196]	; (953c <initIMU+0x144>)
    9478:	2201      	movs	r2, #1
    947a:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 16;//8
    947c:	4b2f      	ldr	r3, [pc, #188]	; (953c <initIMU+0x144>)
    947e:	2210      	movs	r2, #16
    9480:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
    9482:	4b2e      	ldr	r3, [pc, #184]	; (953c <initIMU+0x144>)
    9484:	2206      	movs	r2, #6
    9486:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3. 
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
    9488:	4b2c      	ldr	r3, [pc, #176]	; (953c <initIMU+0x144>)
    948a:	22ff      	movs	r2, #255	; 0xff
    948c:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = false;
    948e:	4b2b      	ldr	r3, [pc, #172]	; (953c <initIMU+0x144>)
    9490:	2200      	movs	r2, #0
    9492:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
    9494:	4b29      	ldr	r3, [pc, #164]	; (953c <initIMU+0x144>)
    9496:	2200      	movs	r2, #0
    9498:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = true;
    949a:	4b28      	ldr	r3, [pc, #160]	; (953c <initIMU+0x144>)
    949c:	2201      	movs	r2, #1
    949e:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 8;
    94a0:	4b26      	ldr	r3, [pc, #152]	; (953c <initIMU+0x144>)
    94a2:	2220      	movs	r2, #32
    94a4:	2108      	movs	r1, #8
    94a6:	5499      	strb	r1, [r3, r2]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
    94a8:	4b24      	ldr	r3, [pc, #144]	; (953c <initIMU+0x144>)
    94aa:	2221      	movs	r2, #33	; 0x21
    94ac:	2107      	movs	r1, #7
    94ae:	5499      	strb	r1, [r3, r2]
	settings.mag.tempCompensationEnable = true;
    94b0:	4b22      	ldr	r3, [pc, #136]	; (953c <initIMU+0x144>)
    94b2:	2222      	movs	r2, #34	; 0x22
    94b4:	2101      	movs	r1, #1
    94b6:	5499      	strb	r1, [r3, r2]
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 1;
    94b8:	4b20      	ldr	r3, [pc, #128]	; (953c <initIMU+0x144>)
    94ba:	2223      	movs	r2, #35	; 0x23
    94bc:	2101      	movs	r1, #1
    94be:	5499      	strb	r1, [r3, r2]
	settings.mag.ZPerformance = 1;
    94c0:	4b1e      	ldr	r3, [pc, #120]	; (953c <initIMU+0x144>)
    94c2:	2224      	movs	r2, #36	; 0x24
    94c4:	2101      	movs	r1, #1
    94c6:	5499      	strb	r1, [r3, r2]
	settings.mag.lowPowerEnable = false;
    94c8:	4b1c      	ldr	r3, [pc, #112]	; (953c <initIMU+0x144>)
    94ca:	2225      	movs	r2, #37	; 0x25
    94cc:	2100      	movs	r1, #0
    94ce:	5499      	strb	r1, [r3, r2]
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
    94d0:	4b1a      	ldr	r3, [pc, #104]	; (953c <initIMU+0x144>)
    94d2:	2226      	movs	r2, #38	; 0x26
    94d4:	2100      	movs	r1, #0
    94d6:	5499      	strb	r1, [r3, r2]

	settings.temp.enabled = true;
    94d8:	4b18      	ldr	r3, [pc, #96]	; (953c <initIMU+0x144>)
    94da:	2227      	movs	r2, #39	; 0x27
    94dc:	2101      	movs	r1, #1
    94de:	5499      	strb	r1, [r3, r2]
	for (int i=0; i<3; i++)
    94e0:	2300      	movs	r3, #0
    94e2:	607b      	str	r3, [r7, #4]
    94e4:	e020      	b.n	9528 <initIMU+0x130>
	{
		gBias[i] = 0;
    94e6:	4b16      	ldr	r3, [pc, #88]	; (9540 <initIMU+0x148>)
    94e8:	687a      	ldr	r2, [r7, #4]
    94ea:	0092      	lsls	r2, r2, #2
    94ec:	2100      	movs	r1, #0
    94ee:	50d1      	str	r1, [r2, r3]
		aBias[i] = 0;
    94f0:	4b14      	ldr	r3, [pc, #80]	; (9544 <initIMU+0x14c>)
    94f2:	687a      	ldr	r2, [r7, #4]
    94f4:	0092      	lsls	r2, r2, #2
    94f6:	2100      	movs	r1, #0
    94f8:	50d1      	str	r1, [r2, r3]
		mBias[i] = 0;
    94fa:	4b13      	ldr	r3, [pc, #76]	; (9548 <initIMU+0x150>)
    94fc:	687a      	ldr	r2, [r7, #4]
    94fe:	0092      	lsls	r2, r2, #2
    9500:	2100      	movs	r1, #0
    9502:	50d1      	str	r1, [r2, r3]
		gBiasRaw[i] = 0;
    9504:	4b11      	ldr	r3, [pc, #68]	; (954c <initIMU+0x154>)
    9506:	687a      	ldr	r2, [r7, #4]
    9508:	0052      	lsls	r2, r2, #1
    950a:	2100      	movs	r1, #0
    950c:	52d1      	strh	r1, [r2, r3]
		aBiasRaw[i] = 0;
    950e:	4b10      	ldr	r3, [pc, #64]	; (9550 <initIMU+0x158>)
    9510:	687a      	ldr	r2, [r7, #4]
    9512:	0052      	lsls	r2, r2, #1
    9514:	2100      	movs	r1, #0
    9516:	52d1      	strh	r1, [r2, r3]
		mBiasRaw[i] = 0;
    9518:	4b0e      	ldr	r3, [pc, #56]	; (9554 <initIMU+0x15c>)
    951a:	687a      	ldr	r2, [r7, #4]
    951c:	0052      	lsls	r2, r2, #1
    951e:	2100      	movs	r1, #0
    9520:	52d1      	strh	r1, [r2, r3]
	for (int i=0; i<3; i++)
    9522:	687b      	ldr	r3, [r7, #4]
    9524:	3301      	adds	r3, #1
    9526:	607b      	str	r3, [r7, #4]
    9528:	687b      	ldr	r3, [r7, #4]
    952a:	2b02      	cmp	r3, #2
    952c:	dddb      	ble.n	94e6 <initIMU+0xee>
	}
	_autoCalc = false;
    952e:	4b0a      	ldr	r3, [pc, #40]	; (9558 <initIMU+0x160>)
    9530:	2200      	movs	r2, #0
    9532:	701a      	strb	r2, [r3, #0]
}
    9534:	46c0      	nop			; (mov r8, r8)
    9536:	46bd      	mov	sp, r7
    9538:	b002      	add	sp, #8
    953a:	bd80      	pop	{r7, pc}
    953c:	200004e8 	.word	0x200004e8
    9540:	20000f9c 	.word	0x20000f9c
    9544:	20000480 	.word	0x20000480
    9548:	20001060 	.word	0x20001060
    954c:	20000c9c 	.word	0x20000c9c
    9550:	20000ca4 	.word	0x20000ca4
    9554:	20000498 	.word	0x20000498
    9558:	20000908 	.word	0x20000908

0000955c <beginIMU>:


uint16_t beginIMU()
{
    955c:	b590      	push	{r4, r7, lr}
    955e:	b083      	sub	sp, #12
    9560:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
    9562:	4b1e      	ldr	r3, [pc, #120]	; (95dc <beginIMU+0x80>)
    9564:	785a      	ldrb	r2, [r3, #1]
    9566:	4b1e      	ldr	r3, [pc, #120]	; (95e0 <beginIMU+0x84>)
    9568:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
    956a:	4b1c      	ldr	r3, [pc, #112]	; (95dc <beginIMU+0x80>)
    956c:	789a      	ldrb	r2, [r3, #2]
    956e:	4b1d      	ldr	r3, [pc, #116]	; (95e4 <beginIMU+0x88>)
    9570:	701a      	strb	r2, [r3, #0]
	
	constrainScales();
    9572:	4b1d      	ldr	r3, [pc, #116]	; (95e8 <beginIMU+0x8c>)
    9574:	4798      	blx	r3
	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
    9576:	4b1d      	ldr	r3, [pc, #116]	; (95ec <beginIMU+0x90>)
    9578:	4798      	blx	r3
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
    957a:	4b1d      	ldr	r3, [pc, #116]	; (95f0 <beginIMU+0x94>)
    957c:	4798      	blx	r3
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
    957e:	4b1d      	ldr	r3, [pc, #116]	; (95f4 <beginIMU+0x98>)
    9580:	4798      	blx	r3
	
	initI2C();	// Initialize I2C
    9582:	4b1d      	ldr	r3, [pc, #116]	; (95f8 <beginIMU+0x9c>)
    9584:	4798      	blx	r3
		
	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
    9586:	1dfc      	adds	r4, r7, #7
    9588:	200f      	movs	r0, #15
    958a:	4b1c      	ldr	r3, [pc, #112]	; (95fc <beginIMU+0xa0>)
    958c:	4798      	blx	r3
    958e:	0003      	movs	r3, r0
    9590:	7023      	strb	r3, [r4, #0]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
    9592:	1dbc      	adds	r4, r7, #6
    9594:	200f      	movs	r0, #15
    9596:	4b1a      	ldr	r3, [pc, #104]	; (9600 <beginIMU+0xa4>)
    9598:	4798      	blx	r3
    959a:	0003      	movs	r3, r0
    959c:	7023      	strb	r3, [r4, #0]
	uint16_t whoAmICombined = (xgTest << 8) | mTest;
    959e:	1dbb      	adds	r3, r7, #6
    95a0:	781b      	ldrb	r3, [r3, #0]
    95a2:	021b      	lsls	r3, r3, #8
    95a4:	b21a      	sxth	r2, r3
    95a6:	1dfb      	adds	r3, r7, #7
    95a8:	781b      	ldrb	r3, [r3, #0]
    95aa:	b21b      	sxth	r3, r3
    95ac:	4313      	orrs	r3, r2
    95ae:	b21a      	sxth	r2, r3
    95b0:	1d3b      	adds	r3, r7, #4
    95b2:	801a      	strh	r2, [r3, #0]
	
	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
    95b4:	1d3b      	adds	r3, r7, #4
    95b6:	881b      	ldrh	r3, [r3, #0]
    95b8:	4a12      	ldr	r2, [pc, #72]	; (9604 <beginIMU+0xa8>)
    95ba:	4293      	cmp	r3, r2
    95bc:	d001      	beq.n	95c2 <beginIMU+0x66>
		return 0;
    95be:	2300      	movs	r3, #0
    95c0:	e007      	b.n	95d2 <beginIMU+0x76>
	
	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
    95c2:	4b11      	ldr	r3, [pc, #68]	; (9608 <beginIMU+0xac>)
    95c4:	4798      	blx	r3
	
	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
    95c6:	4b11      	ldr	r3, [pc, #68]	; (960c <beginIMU+0xb0>)
    95c8:	4798      	blx	r3
	
	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
    95ca:	4b11      	ldr	r3, [pc, #68]	; (9610 <beginIMU+0xb4>)
    95cc:	4798      	blx	r3

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
    95ce:	1d3b      	adds	r3, r7, #4
    95d0:	881b      	ldrh	r3, [r3, #0]
}
    95d2:	0018      	movs	r0, r3
    95d4:	46bd      	mov	sp, r7
    95d6:	b003      	add	sp, #12
    95d8:	bd90      	pop	{r4, r7, pc}
    95da:	46c0      	nop			; (mov r8, r8)
    95dc:	200004e8 	.word	0x200004e8
    95e0:	20000a3a 	.word	0x20000a3a
    95e4:	200009c0 	.word	0x200009c0
    95e8:	0000a059 	.word	0x0000a059
    95ec:	00009ed5 	.word	0x00009ed5
    95f0:	00009f45 	.word	0x00009f45
    95f4:	00009f0d 	.word	0x00009f0d
    95f8:	0000a225 	.word	0x0000a225
    95fc:	0000a1b9 	.word	0x0000a1b9
    9600:	0000a14d 	.word	0x0000a14d
    9604:	0000683d 	.word	0x0000683d
    9608:	00009615 	.word	0x00009615
    960c:	00009795 	.word	0x00009795
    9610:	00009b1d 	.word	0x00009b1d

00009614 <initGyro>:

void initGyro()
{
    9614:	b580      	push	{r7, lr}
    9616:	b082      	sub	sp, #8
    9618:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    961a:	1dfb      	adds	r3, r7, #7
    961c:	2200      	movs	r2, #0
    961e:	701a      	strb	r2, [r3, #0]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection
	
	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
    9620:	4b5a      	ldr	r3, [pc, #360]	; (978c <initGyro+0x178>)
    9622:	791b      	ldrb	r3, [r3, #4]
    9624:	2b00      	cmp	r3, #0
    9626:	d004      	beq.n	9632 <initGyro+0x1e>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
    9628:	4b58      	ldr	r3, [pc, #352]	; (978c <initGyro+0x178>)
    962a:	7a1b      	ldrb	r3, [r3, #8]
    962c:	015a      	lsls	r2, r3, #5
    962e:	1dfb      	adds	r3, r7, #7
    9630:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.gyro.scale)
    9632:	4b56      	ldr	r3, [pc, #344]	; (978c <initGyro+0x178>)
    9634:	88db      	ldrh	r3, [r3, #6]
    9636:	22fa      	movs	r2, #250	; 0xfa
    9638:	0052      	lsls	r2, r2, #1
    963a:	4293      	cmp	r3, r2
    963c:	d004      	beq.n	9648 <initGyro+0x34>
    963e:	22fa      	movs	r2, #250	; 0xfa
    9640:	00d2      	lsls	r2, r2, #3
    9642:	4293      	cmp	r3, r2
    9644:	d007      	beq.n	9656 <initGyro+0x42>
    9646:	e00d      	b.n	9664 <initGyro+0x50>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
    9648:	1dfb      	adds	r3, r7, #7
    964a:	1dfa      	adds	r2, r7, #7
    964c:	7812      	ldrb	r2, [r2, #0]
    964e:	2108      	movs	r1, #8
    9650:	430a      	orrs	r2, r1
    9652:	701a      	strb	r2, [r3, #0]
			break;
    9654:	e006      	b.n	9664 <initGyro+0x50>
		case 2000:
			tempRegValue |= (0x3 << 3);
    9656:	1dfb      	adds	r3, r7, #7
    9658:	1dfa      	adds	r2, r7, #7
    965a:	7812      	ldrb	r2, [r2, #0]
    965c:	2118      	movs	r1, #24
    965e:	430a      	orrs	r2, r1
    9660:	701a      	strb	r2, [r3, #0]
			break;
    9662:	46c0      	nop			; (mov r8, r8)
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
    9664:	4b49      	ldr	r3, [pc, #292]	; (978c <initGyro+0x178>)
    9666:	7a5b      	ldrb	r3, [r3, #9]
    9668:	b25b      	sxtb	r3, r3
    966a:	2203      	movs	r2, #3
    966c:	4013      	ands	r3, r2
    966e:	b25a      	sxtb	r2, r3
    9670:	1dfb      	adds	r3, r7, #7
    9672:	781b      	ldrb	r3, [r3, #0]
    9674:	b25b      	sxtb	r3, r3
    9676:	4313      	orrs	r3, r2
    9678:	b25a      	sxtb	r2, r3
    967a:	1dfb      	adds	r3, r7, #7
    967c:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
    967e:	1dfb      	adds	r3, r7, #7
    9680:	781b      	ldrb	r3, [r3, #0]
    9682:	0019      	movs	r1, r3
    9684:	2010      	movs	r0, #16
    9686:	4b42      	ldr	r3, [pc, #264]	; (9790 <initGyro+0x17c>)
    9688:	4798      	blx	r3
	
	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);	
    968a:	2100      	movs	r1, #0
    968c:	2011      	movs	r0, #17
    968e:	4b40      	ldr	r3, [pc, #256]	; (9790 <initGyro+0x17c>)
    9690:	4798      	blx	r3
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
    9692:	4b3e      	ldr	r3, [pc, #248]	; (978c <initGyro+0x178>)
    9694:	7a9b      	ldrb	r3, [r3, #10]
    9696:	2b00      	cmp	r3, #0
    9698:	d001      	beq.n	969e <initGyro+0x8a>
    969a:	2280      	movs	r2, #128	; 0x80
    969c:	e000      	b.n	96a0 <initGyro+0x8c>
    969e:	2200      	movs	r2, #0
    96a0:	1dfb      	adds	r3, r7, #7
    96a2:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.HPFEnable)
    96a4:	4b39      	ldr	r3, [pc, #228]	; (978c <initGyro+0x178>)
    96a6:	7adb      	ldrb	r3, [r3, #11]
    96a8:	2b00      	cmp	r3, #0
    96aa:	d00c      	beq.n	96c6 <initGyro+0xb2>
	{
		tempRegValue |= (1<<6) | (settings.gyro.HPFCutoff & 0x0F);
    96ac:	4b37      	ldr	r3, [pc, #220]	; (978c <initGyro+0x178>)
    96ae:	7b1b      	ldrb	r3, [r3, #12]
    96b0:	220f      	movs	r2, #15
    96b2:	4013      	ands	r3, r2
    96b4:	b2da      	uxtb	r2, r3
    96b6:	1dfb      	adds	r3, r7, #7
    96b8:	781b      	ldrb	r3, [r3, #0]
    96ba:	4313      	orrs	r3, r2
    96bc:	b2da      	uxtb	r2, r3
    96be:	1dfb      	adds	r3, r7, #7
    96c0:	2140      	movs	r1, #64	; 0x40
    96c2:	430a      	orrs	r2, r1
    96c4:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
    96c6:	1dfb      	adds	r3, r7, #7
    96c8:	781b      	ldrb	r3, [r3, #0]
    96ca:	0019      	movs	r1, r3
    96cc:	2012      	movs	r0, #18
    96ce:	4b30      	ldr	r3, [pc, #192]	; (9790 <initGyro+0x17c>)
    96d0:	4798      	blx	r3
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
    96d2:	1dfb      	adds	r3, r7, #7
    96d4:	2200      	movs	r2, #0
    96d6:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
    96d8:	4b2c      	ldr	r3, [pc, #176]	; (978c <initGyro+0x178>)
    96da:	7cdb      	ldrb	r3, [r3, #19]
    96dc:	2b00      	cmp	r3, #0
    96de:	d005      	beq.n	96ec <initGyro+0xd8>
    96e0:	1dfb      	adds	r3, r7, #7
    96e2:	1dfa      	adds	r2, r7, #7
    96e4:	7812      	ldrb	r2, [r2, #0]
    96e6:	2120      	movs	r1, #32
    96e8:	430a      	orrs	r2, r1
    96ea:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
    96ec:	4b27      	ldr	r3, [pc, #156]	; (978c <initGyro+0x178>)
    96ee:	7c9b      	ldrb	r3, [r3, #18]
    96f0:	2b00      	cmp	r3, #0
    96f2:	d005      	beq.n	9700 <initGyro+0xec>
    96f4:	1dfb      	adds	r3, r7, #7
    96f6:	1dfa      	adds	r2, r7, #7
    96f8:	7812      	ldrb	r2, [r2, #0]
    96fa:	2110      	movs	r1, #16
    96fc:	430a      	orrs	r2, r1
    96fe:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
    9700:	4b22      	ldr	r3, [pc, #136]	; (978c <initGyro+0x178>)
    9702:	7c5b      	ldrb	r3, [r3, #17]
    9704:	2b00      	cmp	r3, #0
    9706:	d005      	beq.n	9714 <initGyro+0x100>
    9708:	1dfb      	adds	r3, r7, #7
    970a:	1dfa      	adds	r2, r7, #7
    970c:	7812      	ldrb	r2, [r2, #0]
    970e:	2108      	movs	r1, #8
    9710:	430a      	orrs	r2, r1
    9712:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
    9714:	4b1d      	ldr	r3, [pc, #116]	; (978c <initGyro+0x178>)
    9716:	7d1b      	ldrb	r3, [r3, #20]
    9718:	2b00      	cmp	r3, #0
    971a:	d005      	beq.n	9728 <initGyro+0x114>
    971c:	1dfb      	adds	r3, r7, #7
    971e:	1dfa      	adds	r2, r7, #7
    9720:	7812      	ldrb	r2, [r2, #0]
    9722:	2102      	movs	r1, #2
    9724:	430a      	orrs	r2, r1
    9726:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG4, tempRegValue);
    9728:	1dfb      	adds	r3, r7, #7
    972a:	781b      	ldrb	r3, [r3, #0]
    972c:	0019      	movs	r1, r3
    972e:	201e      	movs	r0, #30
    9730:	4b17      	ldr	r3, [pc, #92]	; (9790 <initGyro+0x17c>)
    9732:	4798      	blx	r3
	
	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
    9734:	1dfb      	adds	r3, r7, #7
    9736:	2200      	movs	r2, #0
    9738:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
    973a:	4b14      	ldr	r3, [pc, #80]	; (978c <initGyro+0x178>)
    973c:	7b5b      	ldrb	r3, [r3, #13]
    973e:	2b00      	cmp	r3, #0
    9740:	d005      	beq.n	974e <initGyro+0x13a>
    9742:	1dfb      	adds	r3, r7, #7
    9744:	1dfa      	adds	r2, r7, #7
    9746:	7812      	ldrb	r2, [r2, #0]
    9748:	2120      	movs	r1, #32
    974a:	430a      	orrs	r2, r1
    974c:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
    974e:	4b0f      	ldr	r3, [pc, #60]	; (978c <initGyro+0x178>)
    9750:	7b9b      	ldrb	r3, [r3, #14]
    9752:	2b00      	cmp	r3, #0
    9754:	d005      	beq.n	9762 <initGyro+0x14e>
    9756:	1dfb      	adds	r3, r7, #7
    9758:	1dfa      	adds	r2, r7, #7
    975a:	7812      	ldrb	r2, [r2, #0]
    975c:	2110      	movs	r1, #16
    975e:	430a      	orrs	r2, r1
    9760:	701a      	strb	r2, [r3, #0]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
    9762:	4b0a      	ldr	r3, [pc, #40]	; (978c <initGyro+0x178>)
    9764:	7bdb      	ldrb	r3, [r3, #15]
    9766:	2b00      	cmp	r3, #0
    9768:	d005      	beq.n	9776 <initGyro+0x162>
    976a:	1dfb      	adds	r3, r7, #7
    976c:	1dfa      	adds	r2, r7, #7
    976e:	7812      	ldrb	r2, [r2, #0]
    9770:	2108      	movs	r1, #8
    9772:	430a      	orrs	r2, r1
    9774:	701a      	strb	r2, [r3, #0]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
    9776:	1dfb      	adds	r3, r7, #7
    9778:	781b      	ldrb	r3, [r3, #0]
    977a:	0019      	movs	r1, r3
    977c:	2013      	movs	r0, #19
    977e:	4b04      	ldr	r3, [pc, #16]	; (9790 <initGyro+0x17c>)
    9780:	4798      	blx	r3
}
    9782:	46c0      	nop			; (mov r8, r8)
    9784:	46bd      	mov	sp, r7
    9786:	b002      	add	sp, #8
    9788:	bd80      	pop	{r7, pc}
    978a:	46c0      	nop			; (mov r8, r8)
    978c:	200004e8 	.word	0x200004e8
    9790:	0000a0e5 	.word	0x0000a0e5

00009794 <initAccel>:

void initAccel()
{
    9794:	b580      	push	{r7, lr}
    9796:	b082      	sub	sp, #8
    9798:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    979a:	1dfb      	adds	r3, r7, #7
    979c:	2200      	movs	r2, #0
    979e:	701a      	strb	r2, [r3, #0]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
    97a0:	4b4b      	ldr	r3, [pc, #300]	; (98d0 <initAccel+0x13c>)
    97a2:	7edb      	ldrb	r3, [r3, #27]
    97a4:	2b00      	cmp	r3, #0
    97a6:	d005      	beq.n	97b4 <initAccel+0x20>
    97a8:	1dfb      	adds	r3, r7, #7
    97aa:	1dfa      	adds	r2, r7, #7
    97ac:	7812      	ldrb	r2, [r2, #0]
    97ae:	2120      	movs	r1, #32
    97b0:	430a      	orrs	r2, r1
    97b2:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
    97b4:	4b46      	ldr	r3, [pc, #280]	; (98d0 <initAccel+0x13c>)
    97b6:	7e9b      	ldrb	r3, [r3, #26]
    97b8:	2b00      	cmp	r3, #0
    97ba:	d005      	beq.n	97c8 <initAccel+0x34>
    97bc:	1dfb      	adds	r3, r7, #7
    97be:	1dfa      	adds	r2, r7, #7
    97c0:	7812      	ldrb	r2, [r2, #0]
    97c2:	2110      	movs	r1, #16
    97c4:	430a      	orrs	r2, r1
    97c6:	701a      	strb	r2, [r3, #0]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
    97c8:	4b41      	ldr	r3, [pc, #260]	; (98d0 <initAccel+0x13c>)
    97ca:	7e5b      	ldrb	r3, [r3, #25]
    97cc:	2b00      	cmp	r3, #0
    97ce:	d005      	beq.n	97dc <initAccel+0x48>
    97d0:	1dfb      	adds	r3, r7, #7
    97d2:	1dfa      	adds	r2, r7, #7
    97d4:	7812      	ldrb	r2, [r2, #0]
    97d6:	2108      	movs	r1, #8
    97d8:	430a      	orrs	r2, r1
    97da:	701a      	strb	r2, [r3, #0]
	
	xgWriteByte(CTRL_REG5_XL, tempRegValue);
    97dc:	1dfb      	adds	r3, r7, #7
    97de:	781b      	ldrb	r3, [r3, #0]
    97e0:	0019      	movs	r1, r3
    97e2:	201f      	movs	r0, #31
    97e4:	4b3b      	ldr	r3, [pc, #236]	; (98d4 <initAccel+0x140>)
    97e6:	4798      	blx	r3
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
    97e8:	1dfb      	adds	r3, r7, #7
    97ea:	2200      	movs	r2, #0
    97ec:	701a      	strb	r2, [r3, #0]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
    97ee:	4b38      	ldr	r3, [pc, #224]	; (98d0 <initAccel+0x13c>)
    97f0:	7d9b      	ldrb	r3, [r3, #22]
    97f2:	2b00      	cmp	r3, #0
    97f4:	d00a      	beq.n	980c <initAccel+0x78>
	{
		tempRegValue |= (settings.accel.sampleRate & 0x07) << 5;
    97f6:	4b36      	ldr	r3, [pc, #216]	; (98d0 <initAccel+0x13c>)
    97f8:	7e1b      	ldrb	r3, [r3, #24]
    97fa:	015b      	lsls	r3, r3, #5
    97fc:	b25a      	sxtb	r2, r3
    97fe:	1dfb      	adds	r3, r7, #7
    9800:	781b      	ldrb	r3, [r3, #0]
    9802:	b25b      	sxtb	r3, r3
    9804:	4313      	orrs	r3, r2
    9806:	b25a      	sxtb	r2, r3
    9808:	1dfb      	adds	r3, r7, #7
    980a:	701a      	strb	r2, [r3, #0]
	}
	switch (settings.accel.scale)
    980c:	4b30      	ldr	r3, [pc, #192]	; (98d0 <initAccel+0x13c>)
    980e:	7ddb      	ldrb	r3, [r3, #23]
    9810:	2b08      	cmp	r3, #8
    9812:	d00a      	beq.n	982a <initAccel+0x96>
    9814:	2b10      	cmp	r3, #16
    9816:	d00f      	beq.n	9838 <initAccel+0xa4>
    9818:	2b04      	cmp	r3, #4
    981a:	d114      	bne.n	9846 <initAccel+0xb2>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
    981c:	1dfb      	adds	r3, r7, #7
    981e:	1dfa      	adds	r2, r7, #7
    9820:	7812      	ldrb	r2, [r2, #0]
    9822:	2110      	movs	r1, #16
    9824:	430a      	orrs	r2, r1
    9826:	701a      	strb	r2, [r3, #0]
			break;
    9828:	e00d      	b.n	9846 <initAccel+0xb2>
		case 8:
			tempRegValue |= (0x3 << 3);
    982a:	1dfb      	adds	r3, r7, #7
    982c:	1dfa      	adds	r2, r7, #7
    982e:	7812      	ldrb	r2, [r2, #0]
    9830:	2118      	movs	r1, #24
    9832:	430a      	orrs	r2, r1
    9834:	701a      	strb	r2, [r3, #0]
			break;
    9836:	e006      	b.n	9846 <initAccel+0xb2>
		case 16:
			tempRegValue |= (0x1 << 3);
    9838:	1dfb      	adds	r3, r7, #7
    983a:	1dfa      	adds	r2, r7, #7
    983c:	7812      	ldrb	r2, [r2, #0]
    983e:	2108      	movs	r1, #8
    9840:	430a      	orrs	r2, r1
    9842:	701a      	strb	r2, [r3, #0]
			break;
    9844:	46c0      	nop			; (mov r8, r8)
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
    9846:	4b22      	ldr	r3, [pc, #136]	; (98d0 <initAccel+0x13c>)
    9848:	7f1b      	ldrb	r3, [r3, #28]
    984a:	b25b      	sxtb	r3, r3
    984c:	2b00      	cmp	r3, #0
    984e:	db12      	blt.n	9876 <initAccel+0xe2>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
    9850:	1dfb      	adds	r3, r7, #7
    9852:	1dfa      	adds	r2, r7, #7
    9854:	7812      	ldrb	r2, [r2, #0]
    9856:	2104      	movs	r1, #4
    9858:	430a      	orrs	r2, r1
    985a:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
    985c:	4b1c      	ldr	r3, [pc, #112]	; (98d0 <initAccel+0x13c>)
    985e:	7f1b      	ldrb	r3, [r3, #28]
    9860:	b25b      	sxtb	r3, r3
    9862:	2203      	movs	r2, #3
    9864:	4013      	ands	r3, r2
    9866:	b25a      	sxtb	r2, r3
    9868:	1dfb      	adds	r3, r7, #7
    986a:	781b      	ldrb	r3, [r3, #0]
    986c:	b25b      	sxtb	r3, r3
    986e:	4313      	orrs	r3, r2
    9870:	b25a      	sxtb	r2, r3
    9872:	1dfb      	adds	r3, r7, #7
    9874:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
    9876:	1dfb      	adds	r3, r7, #7
    9878:	781b      	ldrb	r3, [r3, #0]
    987a:	0019      	movs	r1, r3
    987c:	2020      	movs	r0, #32
    987e:	4b15      	ldr	r3, [pc, #84]	; (98d4 <initAccel+0x140>)
    9880:	4798      	blx	r3
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
    9882:	1dfb      	adds	r3, r7, #7
    9884:	2200      	movs	r2, #0
    9886:	701a      	strb	r2, [r3, #0]
	if (settings.accel.highResEnable)
    9888:	4b11      	ldr	r3, [pc, #68]	; (98d0 <initAccel+0x13c>)
    988a:	7f5b      	ldrb	r3, [r3, #29]
    988c:	2b00      	cmp	r3, #0
    988e:	d014      	beq.n	98ba <initAccel+0x126>
	{
		tempRegValue |= (1<<7); // Set HR bit
    9890:	1dfb      	adds	r3, r7, #7
    9892:	1dfa      	adds	r2, r7, #7
    9894:	7812      	ldrb	r2, [r2, #0]
    9896:	2180      	movs	r1, #128	; 0x80
    9898:	4249      	negs	r1, r1
    989a:	430a      	orrs	r2, r1
    989c:	701a      	strb	r2, [r3, #0]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
    989e:	4b0c      	ldr	r3, [pc, #48]	; (98d0 <initAccel+0x13c>)
    98a0:	7f9b      	ldrb	r3, [r3, #30]
    98a2:	015b      	lsls	r3, r3, #5
    98a4:	b25b      	sxtb	r3, r3
    98a6:	2260      	movs	r2, #96	; 0x60
    98a8:	4013      	ands	r3, r2
    98aa:	b25a      	sxtb	r2, r3
    98ac:	1dfb      	adds	r3, r7, #7
    98ae:	781b      	ldrb	r3, [r3, #0]
    98b0:	b25b      	sxtb	r3, r3
    98b2:	4313      	orrs	r3, r2
    98b4:	b25a      	sxtb	r2, r3
    98b6:	1dfb      	adds	r3, r7, #7
    98b8:	701a      	strb	r2, [r3, #0]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
    98ba:	1dfb      	adds	r3, r7, #7
    98bc:	781b      	ldrb	r3, [r3, #0]
    98be:	0019      	movs	r1, r3
    98c0:	2021      	movs	r0, #33	; 0x21
    98c2:	4b04      	ldr	r3, [pc, #16]	; (98d4 <initAccel+0x140>)
    98c4:	4798      	blx	r3
}
    98c6:	46c0      	nop			; (mov r8, r8)
    98c8:	46bd      	mov	sp, r7
    98ca:	b002      	add	sp, #8
    98cc:	bd80      	pop	{r7, pc}
    98ce:	46c0      	nop			; (mov r8, r8)
    98d0:	200004e8 	.word	0x200004e8
    98d4:	0000a0e5 	.word	0x0000a0e5

000098d8 <calibrate>:
// the data as there are in the ADXL345, a precursor to the LSM9DS0, or the MPU-9150, so we have to
// subtract the biases ourselves. This results in a more accurate measurement in general and can
// remove errors due to imprecise or varying initial placement. Calibration of sensor data in this manner
// is good practice.
void calibrate(bool autoCalc)
{  
    98d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    98da:	b08b      	sub	sp, #44	; 0x2c
    98dc:	af00      	add	r7, sp, #0
    98de:	0002      	movs	r2, r0
    98e0:	1dfb      	adds	r3, r7, #7
    98e2:	701a      	strb	r2, [r3, #0]
	//uint8_t data[6] = {0, 0, 0, 0, 0, 0};
	uint8_t samples = 0;
    98e4:	2327      	movs	r3, #39	; 0x27
    98e6:	18fb      	adds	r3, r7, r3
    98e8:	2200      	movs	r2, #0
    98ea:	701a      	strb	r2, [r3, #0]
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
    98ec:	2314      	movs	r3, #20
    98ee:	18fb      	adds	r3, r7, r3
    98f0:	2200      	movs	r2, #0
    98f2:	601a      	str	r2, [r3, #0]
    98f4:	2314      	movs	r3, #20
    98f6:	18fb      	adds	r3, r7, r3
    98f8:	2200      	movs	r2, #0
    98fa:	605a      	str	r2, [r3, #4]
    98fc:	2314      	movs	r3, #20
    98fe:	18fb      	adds	r3, r7, r3
    9900:	2200      	movs	r2, #0
    9902:	609a      	str	r2, [r3, #8]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
    9904:	2308      	movs	r3, #8
    9906:	18fb      	adds	r3, r7, r3
    9908:	2200      	movs	r2, #0
    990a:	601a      	str	r2, [r3, #0]
    990c:	2308      	movs	r3, #8
    990e:	18fb      	adds	r3, r7, r3
    9910:	2200      	movs	r2, #0
    9912:	605a      	str	r2, [r3, #4]
    9914:	2308      	movs	r3, #8
    9916:	18fb      	adds	r3, r7, r3
    9918:	2200      	movs	r2, #0
    991a:	609a      	str	r2, [r3, #8]
	
	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(true);
    991c:	2001      	movs	r0, #1
    991e:	4b67      	ldr	r3, [pc, #412]	; (9abc <calibrate+0x1e4>)
    9920:	4798      	blx	r3
	setFIFO(FIFO_THS, 0x1F);
    9922:	211f      	movs	r1, #31
    9924:	2001      	movs	r0, #1
    9926:	4b66      	ldr	r3, [pc, #408]	; (9ac0 <calibrate+0x1e8>)
    9928:	4798      	blx	r3
	while (samples < 0x1F)
    992a:	e009      	b.n	9940 <calibrate+0x68>
	{
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
    992c:	202f      	movs	r0, #47	; 0x2f
    992e:	4b65      	ldr	r3, [pc, #404]	; (9ac4 <calibrate+0x1ec>)
    9930:	4798      	blx	r3
    9932:	0003      	movs	r3, r0
    9934:	0019      	movs	r1, r3
    9936:	2327      	movs	r3, #39	; 0x27
    9938:	18fb      	adds	r3, r7, r3
    993a:	223f      	movs	r2, #63	; 0x3f
    993c:	400a      	ands	r2, r1
    993e:	701a      	strb	r2, [r3, #0]
	while (samples < 0x1F)
    9940:	2327      	movs	r3, #39	; 0x27
    9942:	18fb      	adds	r3, r7, r3
    9944:	781b      	ldrb	r3, [r3, #0]
    9946:	2b1e      	cmp	r3, #30
    9948:	d9f0      	bls.n	992c <calibrate+0x54>
	}
	for(ii = 0; ii < samples ; ii++) 
    994a:	2300      	movs	r3, #0
    994c:	623b      	str	r3, [r7, #32]
    994e:	e059      	b.n	9a04 <calibrate+0x12c>
	{	// Read the gyro data stored in the FIFO
		readGyro();
    9950:	4b5d      	ldr	r3, [pc, #372]	; (9ac8 <calibrate+0x1f0>)
    9952:	4798      	blx	r3
		gBiasRawTemp[0] += gx;
    9954:	2308      	movs	r3, #8
    9956:	18fb      	adds	r3, r7, r3
    9958:	681b      	ldr	r3, [r3, #0]
    995a:	4a5c      	ldr	r2, [pc, #368]	; (9acc <calibrate+0x1f4>)
    995c:	2100      	movs	r1, #0
    995e:	5e52      	ldrsh	r2, [r2, r1]
    9960:	189a      	adds	r2, r3, r2
    9962:	2308      	movs	r3, #8
    9964:	18fb      	adds	r3, r7, r3
    9966:	601a      	str	r2, [r3, #0]
		gBiasRawTemp[1] += gy;
    9968:	2308      	movs	r3, #8
    996a:	18fb      	adds	r3, r7, r3
    996c:	685b      	ldr	r3, [r3, #4]
    996e:	4a58      	ldr	r2, [pc, #352]	; (9ad0 <calibrate+0x1f8>)
    9970:	2100      	movs	r1, #0
    9972:	5e52      	ldrsh	r2, [r2, r1]
    9974:	189a      	adds	r2, r3, r2
    9976:	2308      	movs	r3, #8
    9978:	18fb      	adds	r3, r7, r3
    997a:	605a      	str	r2, [r3, #4]
		gBiasRawTemp[2] += gz;
    997c:	2308      	movs	r3, #8
    997e:	18fb      	adds	r3, r7, r3
    9980:	689b      	ldr	r3, [r3, #8]
    9982:	4a54      	ldr	r2, [pc, #336]	; (9ad4 <calibrate+0x1fc>)
    9984:	2100      	movs	r1, #0
    9986:	5e52      	ldrsh	r2, [r2, r1]
    9988:	189a      	adds	r2, r3, r2
    998a:	2308      	movs	r3, #8
    998c:	18fb      	adds	r3, r7, r3
    998e:	609a      	str	r2, [r3, #8]
		readAccel();
    9990:	4b51      	ldr	r3, [pc, #324]	; (9ad8 <calibrate+0x200>)
    9992:	4798      	blx	r3
		aBiasRawTemp[0] += ax;
    9994:	2314      	movs	r3, #20
    9996:	18fb      	adds	r3, r7, r3
    9998:	681b      	ldr	r3, [r3, #0]
    999a:	4a50      	ldr	r2, [pc, #320]	; (9adc <calibrate+0x204>)
    999c:	2100      	movs	r1, #0
    999e:	5e52      	ldrsh	r2, [r2, r1]
    99a0:	189a      	adds	r2, r3, r2
    99a2:	2314      	movs	r3, #20
    99a4:	18fb      	adds	r3, r7, r3
    99a6:	601a      	str	r2, [r3, #0]
		aBiasRawTemp[1] += ay;
    99a8:	2314      	movs	r3, #20
    99aa:	18fb      	adds	r3, r7, r3
    99ac:	685b      	ldr	r3, [r3, #4]
    99ae:	4a4c      	ldr	r2, [pc, #304]	; (9ae0 <calibrate+0x208>)
    99b0:	2100      	movs	r1, #0
    99b2:	5e52      	ldrsh	r2, [r2, r1]
    99b4:	189a      	adds	r2, r3, r2
    99b6:	2314      	movs	r3, #20
    99b8:	18fb      	adds	r3, r7, r3
    99ba:	605a      	str	r2, [r3, #4]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
    99bc:	2314      	movs	r3, #20
    99be:	18fb      	adds	r3, r7, r3
    99c0:	689c      	ldr	r4, [r3, #8]
    99c2:	4b48      	ldr	r3, [pc, #288]	; (9ae4 <calibrate+0x20c>)
    99c4:	2200      	movs	r2, #0
    99c6:	5e9b      	ldrsh	r3, [r3, r2]
    99c8:	001e      	movs	r6, r3
    99ca:	4b47      	ldr	r3, [pc, #284]	; (9ae8 <calibrate+0x210>)
    99cc:	681a      	ldr	r2, [r3, #0]
    99ce:	4b47      	ldr	r3, [pc, #284]	; (9aec <calibrate+0x214>)
    99d0:	1c10      	adds	r0, r2, #0
    99d2:	4798      	blx	r3
    99d4:	0002      	movs	r2, r0
    99d6:	000b      	movs	r3, r1
    99d8:	4d45      	ldr	r5, [pc, #276]	; (9af0 <calibrate+0x218>)
    99da:	2000      	movs	r0, #0
    99dc:	4945      	ldr	r1, [pc, #276]	; (9af4 <calibrate+0x21c>)
    99de:	47a8      	blx	r5
    99e0:	0002      	movs	r2, r0
    99e2:	000b      	movs	r3, r1
    99e4:	0011      	movs	r1, r2
    99e6:	001a      	movs	r2, r3
    99e8:	4b43      	ldr	r3, [pc, #268]	; (9af8 <calibrate+0x220>)
    99ea:	0008      	movs	r0, r1
    99ec:	0011      	movs	r1, r2
    99ee:	4798      	blx	r3
    99f0:	0003      	movs	r3, r0
    99f2:	b21b      	sxth	r3, r3
    99f4:	1af3      	subs	r3, r6, r3
    99f6:	18e2      	adds	r2, r4, r3
    99f8:	2314      	movs	r3, #20
    99fa:	18fb      	adds	r3, r7, r3
    99fc:	609a      	str	r2, [r3, #8]
	for(ii = 0; ii < samples ; ii++) 
    99fe:	6a3b      	ldr	r3, [r7, #32]
    9a00:	3301      	adds	r3, #1
    9a02:	623b      	str	r3, [r7, #32]
    9a04:	2327      	movs	r3, #39	; 0x27
    9a06:	18fb      	adds	r3, r7, r3
    9a08:	781a      	ldrb	r2, [r3, #0]
    9a0a:	6a3b      	ldr	r3, [r7, #32]
    9a0c:	429a      	cmp	r2, r3
    9a0e:	dc9f      	bgt.n	9950 <calibrate+0x78>
	}  
	for (ii = 0; ii < 3; ii++)
    9a10:	2300      	movs	r3, #0
    9a12:	623b      	str	r3, [r7, #32]
    9a14:	e03c      	b.n	9a90 <calibrate+0x1b8>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
    9a16:	2308      	movs	r3, #8
    9a18:	18fb      	adds	r3, r7, r3
    9a1a:	6a3a      	ldr	r2, [r7, #32]
    9a1c:	0092      	lsls	r2, r2, #2
    9a1e:	58d2      	ldr	r2, [r2, r3]
    9a20:	2327      	movs	r3, #39	; 0x27
    9a22:	18fb      	adds	r3, r7, r3
    9a24:	7819      	ldrb	r1, [r3, #0]
    9a26:	4b35      	ldr	r3, [pc, #212]	; (9afc <calibrate+0x224>)
    9a28:	0010      	movs	r0, r2
    9a2a:	4798      	blx	r3
    9a2c:	0003      	movs	r3, r0
    9a2e:	b219      	sxth	r1, r3
    9a30:	4b33      	ldr	r3, [pc, #204]	; (9b00 <calibrate+0x228>)
    9a32:	6a3a      	ldr	r2, [r7, #32]
    9a34:	0052      	lsls	r2, r2, #1
    9a36:	52d1      	strh	r1, [r2, r3]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
    9a38:	4b31      	ldr	r3, [pc, #196]	; (9b00 <calibrate+0x228>)
    9a3a:	6a3a      	ldr	r2, [r7, #32]
    9a3c:	0052      	lsls	r2, r2, #1
    9a3e:	5ed3      	ldrsh	r3, [r2, r3]
    9a40:	0018      	movs	r0, r3
    9a42:	4b30      	ldr	r3, [pc, #192]	; (9b04 <calibrate+0x22c>)
    9a44:	4798      	blx	r3
    9a46:	1c01      	adds	r1, r0, #0
    9a48:	4b2f      	ldr	r3, [pc, #188]	; (9b08 <calibrate+0x230>)
    9a4a:	6a3a      	ldr	r2, [r7, #32]
    9a4c:	0092      	lsls	r2, r2, #2
    9a4e:	50d1      	str	r1, [r2, r3]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
    9a50:	2314      	movs	r3, #20
    9a52:	18fb      	adds	r3, r7, r3
    9a54:	6a3a      	ldr	r2, [r7, #32]
    9a56:	0092      	lsls	r2, r2, #2
    9a58:	58d2      	ldr	r2, [r2, r3]
    9a5a:	2327      	movs	r3, #39	; 0x27
    9a5c:	18fb      	adds	r3, r7, r3
    9a5e:	7819      	ldrb	r1, [r3, #0]
    9a60:	4b26      	ldr	r3, [pc, #152]	; (9afc <calibrate+0x224>)
    9a62:	0010      	movs	r0, r2
    9a64:	4798      	blx	r3
    9a66:	0003      	movs	r3, r0
    9a68:	b219      	sxth	r1, r3
    9a6a:	4b28      	ldr	r3, [pc, #160]	; (9b0c <calibrate+0x234>)
    9a6c:	6a3a      	ldr	r2, [r7, #32]
    9a6e:	0052      	lsls	r2, r2, #1
    9a70:	52d1      	strh	r1, [r2, r3]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
    9a72:	4b26      	ldr	r3, [pc, #152]	; (9b0c <calibrate+0x234>)
    9a74:	6a3a      	ldr	r2, [r7, #32]
    9a76:	0052      	lsls	r2, r2, #1
    9a78:	5ed3      	ldrsh	r3, [r2, r3]
    9a7a:	0018      	movs	r0, r3
    9a7c:	4b24      	ldr	r3, [pc, #144]	; (9b10 <calibrate+0x238>)
    9a7e:	4798      	blx	r3
    9a80:	1c01      	adds	r1, r0, #0
    9a82:	4b24      	ldr	r3, [pc, #144]	; (9b14 <calibrate+0x23c>)
    9a84:	6a3a      	ldr	r2, [r7, #32]
    9a86:	0092      	lsls	r2, r2, #2
    9a88:	50d1      	str	r1, [r2, r3]
	for (ii = 0; ii < 3; ii++)
    9a8a:	6a3b      	ldr	r3, [r7, #32]
    9a8c:	3301      	adds	r3, #1
    9a8e:	623b      	str	r3, [r7, #32]
    9a90:	6a3b      	ldr	r3, [r7, #32]
    9a92:	2b02      	cmp	r3, #2
    9a94:	ddbf      	ble.n	9a16 <calibrate+0x13e>
	}
	
	enableFIFO(false);
    9a96:	2000      	movs	r0, #0
    9a98:	4b08      	ldr	r3, [pc, #32]	; (9abc <calibrate+0x1e4>)
    9a9a:	4798      	blx	r3
	setFIFO(FIFO_OFF, 0x00);
    9a9c:	2100      	movs	r1, #0
    9a9e:	2000      	movs	r0, #0
    9aa0:	4b07      	ldr	r3, [pc, #28]	; (9ac0 <calibrate+0x1e8>)
    9aa2:	4798      	blx	r3
	
	if (autoCalc) _autoCalc = true;
    9aa4:	1dfb      	adds	r3, r7, #7
    9aa6:	781b      	ldrb	r3, [r3, #0]
    9aa8:	2b00      	cmp	r3, #0
    9aaa:	d002      	beq.n	9ab2 <calibrate+0x1da>
    9aac:	4b1a      	ldr	r3, [pc, #104]	; (9b18 <calibrate+0x240>)
    9aae:	2201      	movs	r2, #1
    9ab0:	701a      	strb	r2, [r3, #0]
}
    9ab2:	46c0      	nop			; (mov r8, r8)
    9ab4:	46bd      	mov	sp, r7
    9ab6:	b00b      	add	sp, #44	; 0x2c
    9ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9aba:	46c0      	nop			; (mov r8, r8)
    9abc:	00009fa1 	.word	0x00009fa1
    9ac0:	0000a005 	.word	0x0000a005
    9ac4:	0000a14d 	.word	0x0000a14d
    9ac8:	00009d99 	.word	0x00009d99
    9acc:	200002e4 	.word	0x200002e4
    9ad0:	200002e6 	.word	0x200002e6
    9ad4:	200002e8 	.word	0x200002e8
    9ad8:	00009c61 	.word	0x00009c61
    9adc:	200002ea 	.word	0x200002ea
    9ae0:	200002ec 	.word	0x200002ec
    9ae4:	200002ee 	.word	0x200002ee
    9ae8:	200009bc 	.word	0x200009bc
    9aec:	00016e5d 	.word	0x00016e5d
    9af0:	0001596d 	.word	0x0001596d
    9af4:	3ff00000 	.word	0x3ff00000
    9af8:	00016d01 	.word	0x00016d01
    9afc:	000141dd 	.word	0x000141dd
    9b00:	20000c9c 	.word	0x20000c9c
    9b04:	00009e65 	.word	0x00009e65
    9b08:	20000f9c 	.word	0x20000f9c
    9b0c:	20000ca4 	.word	0x20000ca4
    9b10:	00009e9d 	.word	0x00009e9d
    9b14:	20000480 	.word	0x20000480
    9b18:	20000908 	.word	0x20000908

00009b1c <initMag>:
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}

void initMag()
{
    9b1c:	b580      	push	{r7, lr}
    9b1e:	b082      	sub	sp, #8
    9b20:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
    9b22:	1dfb      	adds	r3, r7, #7
    9b24:	2200      	movs	r2, #0
    9b26:	701a      	strb	r2, [r3, #0]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
    9b28:	4b4b      	ldr	r3, [pc, #300]	; (9c58 <initMag+0x13c>)
    9b2a:	2222      	movs	r2, #34	; 0x22
    9b2c:	5c9b      	ldrb	r3, [r3, r2]
    9b2e:	2b00      	cmp	r3, #0
    9b30:	d006      	beq.n	9b40 <initMag+0x24>
    9b32:	1dfb      	adds	r3, r7, #7
    9b34:	1dfa      	adds	r2, r7, #7
    9b36:	7812      	ldrb	r2, [r2, #0]
    9b38:	2180      	movs	r1, #128	; 0x80
    9b3a:	4249      	negs	r1, r1
    9b3c:	430a      	orrs	r2, r1
    9b3e:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
    9b40:	4b45      	ldr	r3, [pc, #276]	; (9c58 <initMag+0x13c>)
    9b42:	2223      	movs	r2, #35	; 0x23
    9b44:	5c9b      	ldrb	r3, [r3, r2]
    9b46:	015b      	lsls	r3, r3, #5
    9b48:	b25b      	sxtb	r3, r3
    9b4a:	2260      	movs	r2, #96	; 0x60
    9b4c:	4013      	ands	r3, r2
    9b4e:	b25a      	sxtb	r2, r3
    9b50:	1dfb      	adds	r3, r7, #7
    9b52:	781b      	ldrb	r3, [r3, #0]
    9b54:	b25b      	sxtb	r3, r3
    9b56:	4313      	orrs	r3, r2
    9b58:	b25a      	sxtb	r2, r3
    9b5a:	1dfb      	adds	r3, r7, #7
    9b5c:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
    9b5e:	4b3e      	ldr	r3, [pc, #248]	; (9c58 <initMag+0x13c>)
    9b60:	2221      	movs	r2, #33	; 0x21
    9b62:	5c9b      	ldrb	r3, [r3, r2]
    9b64:	009b      	lsls	r3, r3, #2
    9b66:	b25b      	sxtb	r3, r3
    9b68:	221c      	movs	r2, #28
    9b6a:	4013      	ands	r3, r2
    9b6c:	b25a      	sxtb	r2, r3
    9b6e:	1dfb      	adds	r3, r7, #7
    9b70:	781b      	ldrb	r3, [r3, #0]
    9b72:	b25b      	sxtb	r3, r3
    9b74:	4313      	orrs	r3, r2
    9b76:	b25a      	sxtb	r2, r3
    9b78:	1dfb      	adds	r3, r7, #7
    9b7a:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG1_M, tempRegValue);
    9b7c:	1dfb      	adds	r3, r7, #7
    9b7e:	781b      	ldrb	r3, [r3, #0]
    9b80:	0019      	movs	r1, r3
    9b82:	2020      	movs	r0, #32
    9b84:	4b35      	ldr	r3, [pc, #212]	; (9c5c <initMag+0x140>)
    9b86:	4798      	blx	r3
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
    9b88:	1dfb      	adds	r3, r7, #7
    9b8a:	2200      	movs	r2, #0
    9b8c:	701a      	strb	r2, [r3, #0]
	switch (settings.mag.scale)
    9b8e:	4b32      	ldr	r3, [pc, #200]	; (9c58 <initMag+0x13c>)
    9b90:	2220      	movs	r2, #32
    9b92:	5c9b      	ldrb	r3, [r3, r2]
    9b94:	2b0c      	cmp	r3, #12
    9b96:	d00a      	beq.n	9bae <initMag+0x92>
    9b98:	2b10      	cmp	r3, #16
    9b9a:	d00f      	beq.n	9bbc <initMag+0xa0>
    9b9c:	2b08      	cmp	r3, #8
    9b9e:	d114      	bne.n	9bca <initMag+0xae>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
    9ba0:	1dfb      	adds	r3, r7, #7
    9ba2:	1dfa      	adds	r2, r7, #7
    9ba4:	7812      	ldrb	r2, [r2, #0]
    9ba6:	2120      	movs	r1, #32
    9ba8:	430a      	orrs	r2, r1
    9baa:	701a      	strb	r2, [r3, #0]
		break;
    9bac:	e00d      	b.n	9bca <initMag+0xae>
	case 12:
		tempRegValue |= (0x2 << 5);
    9bae:	1dfb      	adds	r3, r7, #7
    9bb0:	1dfa      	adds	r2, r7, #7
    9bb2:	7812      	ldrb	r2, [r2, #0]
    9bb4:	2140      	movs	r1, #64	; 0x40
    9bb6:	430a      	orrs	r2, r1
    9bb8:	701a      	strb	r2, [r3, #0]
		break;
    9bba:	e006      	b.n	9bca <initMag+0xae>
	case 16:
		tempRegValue |= (0x3 << 5);
    9bbc:	1dfb      	adds	r3, r7, #7
    9bbe:	1dfa      	adds	r2, r7, #7
    9bc0:	7812      	ldrb	r2, [r2, #0]
    9bc2:	2160      	movs	r1, #96	; 0x60
    9bc4:	430a      	orrs	r2, r1
    9bc6:	701a      	strb	r2, [r3, #0]
		break;
    9bc8:	46c0      	nop			; (mov r8, r8)
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
    9bca:	1dfb      	adds	r3, r7, #7
    9bcc:	781b      	ldrb	r3, [r3, #0]
    9bce:	0019      	movs	r1, r3
    9bd0:	2021      	movs	r0, #33	; 0x21
    9bd2:	4b22      	ldr	r3, [pc, #136]	; (9c5c <initMag+0x140>)
    9bd4:	4798      	blx	r3
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
    9bd6:	1dfb      	adds	r3, r7, #7
    9bd8:	2200      	movs	r2, #0
    9bda:	701a      	strb	r2, [r3, #0]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
    9bdc:	4b1e      	ldr	r3, [pc, #120]	; (9c58 <initMag+0x13c>)
    9bde:	2225      	movs	r2, #37	; 0x25
    9be0:	5c9b      	ldrb	r3, [r3, r2]
    9be2:	2b00      	cmp	r3, #0
    9be4:	d005      	beq.n	9bf2 <initMag+0xd6>
    9be6:	1dfb      	adds	r3, r7, #7
    9be8:	1dfa      	adds	r2, r7, #7
    9bea:	7812      	ldrb	r2, [r2, #0]
    9bec:	2120      	movs	r1, #32
    9bee:	430a      	orrs	r2, r1
    9bf0:	701a      	strb	r2, [r3, #0]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
    9bf2:	4b19      	ldr	r3, [pc, #100]	; (9c58 <initMag+0x13c>)
    9bf4:	2226      	movs	r2, #38	; 0x26
    9bf6:	5c9b      	ldrb	r3, [r3, r2]
    9bf8:	b25b      	sxtb	r3, r3
    9bfa:	2203      	movs	r2, #3
    9bfc:	4013      	ands	r3, r2
    9bfe:	b25a      	sxtb	r2, r3
    9c00:	1dfb      	adds	r3, r7, #7
    9c02:	781b      	ldrb	r3, [r3, #0]
    9c04:	b25b      	sxtb	r3, r3
    9c06:	4313      	orrs	r3, r2
    9c08:	b25a      	sxtb	r2, r3
    9c0a:	1dfb      	adds	r3, r7, #7
    9c0c:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
    9c0e:	1dfb      	adds	r3, r7, #7
    9c10:	781b      	ldrb	r3, [r3, #0]
    9c12:	0019      	movs	r1, r3
    9c14:	2022      	movs	r0, #34	; 0x22
    9c16:	4b11      	ldr	r3, [pc, #68]	; (9c5c <initMag+0x140>)
    9c18:	4798      	blx	r3
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
    9c1a:	1dfb      	adds	r3, r7, #7
    9c1c:	2200      	movs	r2, #0
    9c1e:	701a      	strb	r2, [r3, #0]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
    9c20:	4b0d      	ldr	r3, [pc, #52]	; (9c58 <initMag+0x13c>)
    9c22:	2224      	movs	r2, #36	; 0x24
    9c24:	5c9b      	ldrb	r3, [r3, r2]
    9c26:	009b      	lsls	r3, r3, #2
    9c28:	b2da      	uxtb	r2, r3
    9c2a:	1dfb      	adds	r3, r7, #7
    9c2c:	210c      	movs	r1, #12
    9c2e:	400a      	ands	r2, r1
    9c30:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG4_M, tempRegValue);
    9c32:	1dfb      	adds	r3, r7, #7
    9c34:	781b      	ldrb	r3, [r3, #0]
    9c36:	0019      	movs	r1, r3
    9c38:	2023      	movs	r0, #35	; 0x23
    9c3a:	4b08      	ldr	r3, [pc, #32]	; (9c5c <initMag+0x140>)
    9c3c:	4798      	blx	r3
	
	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
    9c3e:	1dfb      	adds	r3, r7, #7
    9c40:	2200      	movs	r2, #0
    9c42:	701a      	strb	r2, [r3, #0]
	mWriteByte(CTRL_REG5_M, tempRegValue);
    9c44:	1dfb      	adds	r3, r7, #7
    9c46:	781b      	ldrb	r3, [r3, #0]
    9c48:	0019      	movs	r1, r3
    9c4a:	2024      	movs	r0, #36	; 0x24
    9c4c:	4b03      	ldr	r3, [pc, #12]	; (9c5c <initMag+0x140>)
    9c4e:	4798      	blx	r3
}
    9c50:	46c0      	nop			; (mov r8, r8)
    9c52:	46bd      	mov	sp, r7
    9c54:	b002      	add	sp, #8
    9c56:	bd80      	pop	{r7, pc}
    9c58:	200004e8 	.word	0x200004e8
    9c5c:	0000a119 	.word	0x0000a119

00009c60 <readAccel>:
	
	return ((status & (1<<axis)) >> axis);
}

void readAccel()
{
    9c60:	b580      	push	{r7, lr}
    9c62:	b082      	sub	sp, #8
    9c64:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp	
	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
    9c66:	003b      	movs	r3, r7
    9c68:	2206      	movs	r2, #6
    9c6a:	0019      	movs	r1, r3
    9c6c:	2028      	movs	r0, #40	; 0x28
    9c6e:	4b29      	ldr	r3, [pc, #164]	; (9d14 <readAccel+0xb4>)
    9c70:	4798      	blx	r3
	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
    9c72:	003b      	movs	r3, r7
    9c74:	785b      	ldrb	r3, [r3, #1]
    9c76:	021b      	lsls	r3, r3, #8
    9c78:	b21a      	sxth	r2, r3
    9c7a:	003b      	movs	r3, r7
    9c7c:	781b      	ldrb	r3, [r3, #0]
    9c7e:	b21b      	sxth	r3, r3
    9c80:	4313      	orrs	r3, r2
    9c82:	b21a      	sxth	r2, r3
    9c84:	4b24      	ldr	r3, [pc, #144]	; (9d18 <readAccel+0xb8>)
    9c86:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
    9c88:	003b      	movs	r3, r7
    9c8a:	78db      	ldrb	r3, [r3, #3]
    9c8c:	021b      	lsls	r3, r3, #8
    9c8e:	b21a      	sxth	r2, r3
    9c90:	003b      	movs	r3, r7
    9c92:	789b      	ldrb	r3, [r3, #2]
    9c94:	b21b      	sxth	r3, r3
    9c96:	4313      	orrs	r3, r2
    9c98:	b21a      	sxth	r2, r3
    9c9a:	4b20      	ldr	r3, [pc, #128]	; (9d1c <readAccel+0xbc>)
    9c9c:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
    9c9e:	003b      	movs	r3, r7
    9ca0:	795b      	ldrb	r3, [r3, #5]
    9ca2:	021b      	lsls	r3, r3, #8
    9ca4:	b21a      	sxth	r2, r3
    9ca6:	003b      	movs	r3, r7
    9ca8:	791b      	ldrb	r3, [r3, #4]
    9caa:	b21b      	sxth	r3, r3
    9cac:	4313      	orrs	r3, r2
    9cae:	b21a      	sxth	r2, r3
    9cb0:	4b1b      	ldr	r3, [pc, #108]	; (9d20 <readAccel+0xc0>)
    9cb2:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    9cb4:	4b1b      	ldr	r3, [pc, #108]	; (9d24 <readAccel+0xc4>)
    9cb6:	781b      	ldrb	r3, [r3, #0]
    9cb8:	2b00      	cmp	r3, #0
    9cba:	d026      	beq.n	9d0a <readAccel+0xaa>
	{
		ax -= aBiasRaw[X_AXIS];
    9cbc:	4b16      	ldr	r3, [pc, #88]	; (9d18 <readAccel+0xb8>)
    9cbe:	2200      	movs	r2, #0
    9cc0:	5e9b      	ldrsh	r3, [r3, r2]
    9cc2:	b29a      	uxth	r2, r3
    9cc4:	4b18      	ldr	r3, [pc, #96]	; (9d28 <readAccel+0xc8>)
    9cc6:	2100      	movs	r1, #0
    9cc8:	5e5b      	ldrsh	r3, [r3, r1]
    9cca:	b29b      	uxth	r3, r3
    9ccc:	1ad3      	subs	r3, r2, r3
    9cce:	b29b      	uxth	r3, r3
    9cd0:	b21a      	sxth	r2, r3
    9cd2:	4b11      	ldr	r3, [pc, #68]	; (9d18 <readAccel+0xb8>)
    9cd4:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
    9cd6:	4b11      	ldr	r3, [pc, #68]	; (9d1c <readAccel+0xbc>)
    9cd8:	2200      	movs	r2, #0
    9cda:	5e9b      	ldrsh	r3, [r3, r2]
    9cdc:	b29a      	uxth	r2, r3
    9cde:	4b12      	ldr	r3, [pc, #72]	; (9d28 <readAccel+0xc8>)
    9ce0:	2102      	movs	r1, #2
    9ce2:	5e5b      	ldrsh	r3, [r3, r1]
    9ce4:	b29b      	uxth	r3, r3
    9ce6:	1ad3      	subs	r3, r2, r3
    9ce8:	b29b      	uxth	r3, r3
    9cea:	b21a      	sxth	r2, r3
    9cec:	4b0b      	ldr	r3, [pc, #44]	; (9d1c <readAccel+0xbc>)
    9cee:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
    9cf0:	4b0b      	ldr	r3, [pc, #44]	; (9d20 <readAccel+0xc0>)
    9cf2:	2200      	movs	r2, #0
    9cf4:	5e9b      	ldrsh	r3, [r3, r2]
    9cf6:	b29a      	uxth	r2, r3
    9cf8:	4b0b      	ldr	r3, [pc, #44]	; (9d28 <readAccel+0xc8>)
    9cfa:	2104      	movs	r1, #4
    9cfc:	5e5b      	ldrsh	r3, [r3, r1]
    9cfe:	b29b      	uxth	r3, r3
    9d00:	1ad3      	subs	r3, r2, r3
    9d02:	b29b      	uxth	r3, r3
    9d04:	b21a      	sxth	r2, r3
    9d06:	4b06      	ldr	r3, [pc, #24]	; (9d20 <readAccel+0xc0>)
    9d08:	801a      	strh	r2, [r3, #0]
	}
}
    9d0a:	46c0      	nop			; (mov r8, r8)
    9d0c:	46bd      	mov	sp, r7
    9d0e:	b002      	add	sp, #8
    9d10:	bd80      	pop	{r7, pc}
    9d12:	46c0      	nop			; (mov r8, r8)
    9d14:	0000a17d 	.word	0x0000a17d
    9d18:	200002ea 	.word	0x200002ea
    9d1c:	200002ec 	.word	0x200002ec
    9d20:	200002ee 	.word	0x200002ee
    9d24:	20000908 	.word	0x20000908
    9d28:	20000ca4 	.word	0x20000ca4

00009d2c <readMag>:
	
	return value;
}

void readMag()
{
    9d2c:	b580      	push	{r7, lr}
    9d2e:	b082      	sub	sp, #8
    9d30:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the mag into temp	
	mReadBytes(OUT_X_L_M, temp, 6); // Read 6 bytes, beginning at OUT_X_L_M
    9d32:	003b      	movs	r3, r7
    9d34:	2206      	movs	r2, #6
    9d36:	0019      	movs	r1, r3
    9d38:	2028      	movs	r0, #40	; 0x28
    9d3a:	4b13      	ldr	r3, [pc, #76]	; (9d88 <readMag+0x5c>)
    9d3c:	4798      	blx	r3
	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
    9d3e:	003b      	movs	r3, r7
    9d40:	785b      	ldrb	r3, [r3, #1]
    9d42:	021b      	lsls	r3, r3, #8
    9d44:	b21a      	sxth	r2, r3
    9d46:	003b      	movs	r3, r7
    9d48:	781b      	ldrb	r3, [r3, #0]
    9d4a:	b21b      	sxth	r3, r3
    9d4c:	4313      	orrs	r3, r2
    9d4e:	b21a      	sxth	r2, r3
    9d50:	4b0e      	ldr	r3, [pc, #56]	; (9d8c <readMag+0x60>)
    9d52:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
    9d54:	003b      	movs	r3, r7
    9d56:	78db      	ldrb	r3, [r3, #3]
    9d58:	021b      	lsls	r3, r3, #8
    9d5a:	b21a      	sxth	r2, r3
    9d5c:	003b      	movs	r3, r7
    9d5e:	789b      	ldrb	r3, [r3, #2]
    9d60:	b21b      	sxth	r3, r3
    9d62:	4313      	orrs	r3, r2
    9d64:	b21a      	sxth	r2, r3
    9d66:	4b0a      	ldr	r3, [pc, #40]	; (9d90 <readMag+0x64>)
    9d68:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
    9d6a:	003b      	movs	r3, r7
    9d6c:	795b      	ldrb	r3, [r3, #5]
    9d6e:	021b      	lsls	r3, r3, #8
    9d70:	b21a      	sxth	r2, r3
    9d72:	003b      	movs	r3, r7
    9d74:	791b      	ldrb	r3, [r3, #4]
    9d76:	b21b      	sxth	r3, r3
    9d78:	4313      	orrs	r3, r2
    9d7a:	b21a      	sxth	r2, r3
    9d7c:	4b05      	ldr	r3, [pc, #20]	; (9d94 <readMag+0x68>)
    9d7e:	801a      	strh	r2, [r3, #0]
}
    9d80:	46c0      	nop			; (mov r8, r8)
    9d82:	46bd      	mov	sp, r7
    9d84:	b002      	add	sp, #8
    9d86:	bd80      	pop	{r7, pc}
    9d88:	0000a1e9 	.word	0x0000a1e9
    9d8c:	200002f0 	.word	0x200002f0
    9d90:	200002f2 	.word	0x200002f2
    9d94:	200002f4 	.word	0x200002f4

00009d98 <readGyro>:
	xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = ((int16_t)temp[1] << 8) | temp[0];
}

void readGyro()
{
    9d98:	b580      	push	{r7, lr}
    9d9a:	b082      	sub	sp, #8
    9d9c:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	xgReadBytes(OUT_X_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
    9d9e:	003b      	movs	r3, r7
    9da0:	2206      	movs	r2, #6
    9da2:	0019      	movs	r1, r3
    9da4:	2018      	movs	r0, #24
    9da6:	4b29      	ldr	r3, [pc, #164]	; (9e4c <readGyro+0xb4>)
    9da8:	4798      	blx	r3
	gx = (temp[1] << 8) | temp[0]; // Store x-axis values into gx
    9daa:	003b      	movs	r3, r7
    9dac:	785b      	ldrb	r3, [r3, #1]
    9dae:	021b      	lsls	r3, r3, #8
    9db0:	b21a      	sxth	r2, r3
    9db2:	003b      	movs	r3, r7
    9db4:	781b      	ldrb	r3, [r3, #0]
    9db6:	b21b      	sxth	r3, r3
    9db8:	4313      	orrs	r3, r2
    9dba:	b21a      	sxth	r2, r3
    9dbc:	4b24      	ldr	r3, [pc, #144]	; (9e50 <readGyro+0xb8>)
    9dbe:	801a      	strh	r2, [r3, #0]
	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
    9dc0:	003b      	movs	r3, r7
    9dc2:	78db      	ldrb	r3, [r3, #3]
    9dc4:	021b      	lsls	r3, r3, #8
    9dc6:	b21a      	sxth	r2, r3
    9dc8:	003b      	movs	r3, r7
    9dca:	789b      	ldrb	r3, [r3, #2]
    9dcc:	b21b      	sxth	r3, r3
    9dce:	4313      	orrs	r3, r2
    9dd0:	b21a      	sxth	r2, r3
    9dd2:	4b20      	ldr	r3, [pc, #128]	; (9e54 <readGyro+0xbc>)
    9dd4:	801a      	strh	r2, [r3, #0]
	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
    9dd6:	003b      	movs	r3, r7
    9dd8:	795b      	ldrb	r3, [r3, #5]
    9dda:	021b      	lsls	r3, r3, #8
    9ddc:	b21a      	sxth	r2, r3
    9dde:	003b      	movs	r3, r7
    9de0:	791b      	ldrb	r3, [r3, #4]
    9de2:	b21b      	sxth	r3, r3
    9de4:	4313      	orrs	r3, r2
    9de6:	b21a      	sxth	r2, r3
    9de8:	4b1b      	ldr	r3, [pc, #108]	; (9e58 <readGyro+0xc0>)
    9dea:	801a      	strh	r2, [r3, #0]
	if (_autoCalc)
    9dec:	4b1b      	ldr	r3, [pc, #108]	; (9e5c <readGyro+0xc4>)
    9dee:	781b      	ldrb	r3, [r3, #0]
    9df0:	2b00      	cmp	r3, #0
    9df2:	d026      	beq.n	9e42 <readGyro+0xaa>
	{
		gx -= gBiasRaw[X_AXIS];
    9df4:	4b16      	ldr	r3, [pc, #88]	; (9e50 <readGyro+0xb8>)
    9df6:	2200      	movs	r2, #0
    9df8:	5e9b      	ldrsh	r3, [r3, r2]
    9dfa:	b29a      	uxth	r2, r3
    9dfc:	4b18      	ldr	r3, [pc, #96]	; (9e60 <readGyro+0xc8>)
    9dfe:	2100      	movs	r1, #0
    9e00:	5e5b      	ldrsh	r3, [r3, r1]
    9e02:	b29b      	uxth	r3, r3
    9e04:	1ad3      	subs	r3, r2, r3
    9e06:	b29b      	uxth	r3, r3
    9e08:	b21a      	sxth	r2, r3
    9e0a:	4b11      	ldr	r3, [pc, #68]	; (9e50 <readGyro+0xb8>)
    9e0c:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
    9e0e:	4b11      	ldr	r3, [pc, #68]	; (9e54 <readGyro+0xbc>)
    9e10:	2200      	movs	r2, #0
    9e12:	5e9b      	ldrsh	r3, [r3, r2]
    9e14:	b29a      	uxth	r2, r3
    9e16:	4b12      	ldr	r3, [pc, #72]	; (9e60 <readGyro+0xc8>)
    9e18:	2102      	movs	r1, #2
    9e1a:	5e5b      	ldrsh	r3, [r3, r1]
    9e1c:	b29b      	uxth	r3, r3
    9e1e:	1ad3      	subs	r3, r2, r3
    9e20:	b29b      	uxth	r3, r3
    9e22:	b21a      	sxth	r2, r3
    9e24:	4b0b      	ldr	r3, [pc, #44]	; (9e54 <readGyro+0xbc>)
    9e26:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
    9e28:	4b0b      	ldr	r3, [pc, #44]	; (9e58 <readGyro+0xc0>)
    9e2a:	2200      	movs	r2, #0
    9e2c:	5e9b      	ldrsh	r3, [r3, r2]
    9e2e:	b29a      	uxth	r2, r3
    9e30:	4b0b      	ldr	r3, [pc, #44]	; (9e60 <readGyro+0xc8>)
    9e32:	2104      	movs	r1, #4
    9e34:	5e5b      	ldrsh	r3, [r3, r1]
    9e36:	b29b      	uxth	r3, r3
    9e38:	1ad3      	subs	r3, r2, r3
    9e3a:	b29b      	uxth	r3, r3
    9e3c:	b21a      	sxth	r2, r3
    9e3e:	4b06      	ldr	r3, [pc, #24]	; (9e58 <readGyro+0xc0>)
    9e40:	801a      	strh	r2, [r3, #0]
	}
}
    9e42:	46c0      	nop			; (mov r8, r8)
    9e44:	46bd      	mov	sp, r7
    9e46:	b002      	add	sp, #8
    9e48:	bd80      	pop	{r7, pc}
    9e4a:	46c0      	nop			; (mov r8, r8)
    9e4c:	0000a17d 	.word	0x0000a17d
    9e50:	200002e4 	.word	0x200002e4
    9e54:	200002e6 	.word	0x200002e6
    9e58:	200002e8 	.word	0x200002e8
    9e5c:	20000908 	.word	0x20000908
    9e60:	20000c9c 	.word	0x20000c9c

00009e64 <calcGyro>:
	
	return value;
}

float calcGyro(int16_t gyro)
{
    9e64:	b580      	push	{r7, lr}
    9e66:	b082      	sub	sp, #8
    9e68:	af00      	add	r7, sp, #0
    9e6a:	0002      	movs	r2, r0
    9e6c:	1dbb      	adds	r3, r7, #6
    9e6e:	801a      	strh	r2, [r3, #0]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return gRes * gyro; 
    9e70:	1dbb      	adds	r3, r7, #6
    9e72:	2200      	movs	r2, #0
    9e74:	5e9a      	ldrsh	r2, [r3, r2]
    9e76:	4b06      	ldr	r3, [pc, #24]	; (9e90 <calcGyro+0x2c>)
    9e78:	0010      	movs	r0, r2
    9e7a:	4798      	blx	r3
    9e7c:	4b05      	ldr	r3, [pc, #20]	; (9e94 <calcGyro+0x30>)
    9e7e:	681a      	ldr	r2, [r3, #0]
    9e80:	4b05      	ldr	r3, [pc, #20]	; (9e98 <calcGyro+0x34>)
    9e82:	1c11      	adds	r1, r2, #0
    9e84:	4798      	blx	r3
    9e86:	1c03      	adds	r3, r0, #0
}
    9e88:	1c18      	adds	r0, r3, #0
    9e8a:	46bd      	mov	sp, r7
    9e8c:	b002      	add	sp, #8
    9e8e:	bd80      	pop	{r7, pc}
    9e90:	00015221 	.word	0x00015221
    9e94:	20000f04 	.word	0x20000f04
    9e98:	00014c69 	.word	0x00014c69

00009e9c <calcAccel>:

float calcAccel(int16_t accel)
{
    9e9c:	b580      	push	{r7, lr}
    9e9e:	b082      	sub	sp, #8
    9ea0:	af00      	add	r7, sp, #0
    9ea2:	0002      	movs	r2, r0
    9ea4:	1dbb      	adds	r3, r7, #6
    9ea6:	801a      	strh	r2, [r3, #0]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return aRes * accel;
    9ea8:	1dbb      	adds	r3, r7, #6
    9eaa:	2200      	movs	r2, #0
    9eac:	5e9a      	ldrsh	r2, [r3, r2]
    9eae:	4b06      	ldr	r3, [pc, #24]	; (9ec8 <calcAccel+0x2c>)
    9eb0:	0010      	movs	r0, r2
    9eb2:	4798      	blx	r3
    9eb4:	4b05      	ldr	r3, [pc, #20]	; (9ecc <calcAccel+0x30>)
    9eb6:	681a      	ldr	r2, [r3, #0]
    9eb8:	4b05      	ldr	r3, [pc, #20]	; (9ed0 <calcAccel+0x34>)
    9eba:	1c11      	adds	r1, r2, #0
    9ebc:	4798      	blx	r3
    9ebe:	1c03      	adds	r3, r0, #0
}
    9ec0:	1c18      	adds	r0, r3, #0
    9ec2:	46bd      	mov	sp, r7
    9ec4:	b002      	add	sp, #8
    9ec6:	bd80      	pop	{r7, pc}
    9ec8:	00015221 	.word	0x00015221
    9ecc:	200009bc 	.word	0x200009bc
    9ed0:	00014c69 	.word	0x00014c69

00009ed4 <calcgRes>:
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
}

void calcgRes()
{
    9ed4:	b580      	push	{r7, lr}
    9ed6:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
    9ed8:	4b08      	ldr	r3, [pc, #32]	; (9efc <calcgRes+0x28>)
    9eda:	88da      	ldrh	r2, [r3, #6]
    9edc:	4b08      	ldr	r3, [pc, #32]	; (9f00 <calcgRes+0x2c>)
    9ede:	0010      	movs	r0, r2
    9ee0:	4798      	blx	r3
    9ee2:	1c02      	adds	r2, r0, #0
    9ee4:	4b07      	ldr	r3, [pc, #28]	; (9f04 <calcgRes+0x30>)
    9ee6:	218e      	movs	r1, #142	; 0x8e
    9ee8:	05c9      	lsls	r1, r1, #23
    9eea:	1c10      	adds	r0, r2, #0
    9eec:	4798      	blx	r3
    9eee:	1c03      	adds	r3, r0, #0
    9ef0:	1c1a      	adds	r2, r3, #0
    9ef2:	4b05      	ldr	r3, [pc, #20]	; (9f08 <calcgRes+0x34>)
    9ef4:	601a      	str	r2, [r3, #0]
}
    9ef6:	46c0      	nop			; (mov r8, r8)
    9ef8:	46bd      	mov	sp, r7
    9efa:	bd80      	pop	{r7, pc}
    9efc:	200004e8 	.word	0x200004e8
    9f00:	000152c1 	.word	0x000152c1
    9f04:	00014889 	.word	0x00014889
    9f08:	20000f04 	.word	0x20000f04

00009f0c <calcaRes>:

void calcaRes()
{
    9f0c:	b580      	push	{r7, lr}
    9f0e:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
    9f10:	4b08      	ldr	r3, [pc, #32]	; (9f34 <calcaRes+0x28>)
    9f12:	7dda      	ldrb	r2, [r3, #23]
    9f14:	4b08      	ldr	r3, [pc, #32]	; (9f38 <calcaRes+0x2c>)
    9f16:	0010      	movs	r0, r2
    9f18:	4798      	blx	r3
    9f1a:	1c02      	adds	r2, r0, #0
    9f1c:	4b07      	ldr	r3, [pc, #28]	; (9f3c <calcaRes+0x30>)
    9f1e:	218e      	movs	r1, #142	; 0x8e
    9f20:	05c9      	lsls	r1, r1, #23
    9f22:	1c10      	adds	r0, r2, #0
    9f24:	4798      	blx	r3
    9f26:	1c03      	adds	r3, r0, #0
    9f28:	1c1a      	adds	r2, r3, #0
    9f2a:	4b05      	ldr	r3, [pc, #20]	; (9f40 <calcaRes+0x34>)
    9f2c:	601a      	str	r2, [r3, #0]
}
    9f2e:	46c0      	nop			; (mov r8, r8)
    9f30:	46bd      	mov	sp, r7
    9f32:	bd80      	pop	{r7, pc}
    9f34:	200004e8 	.word	0x200004e8
    9f38:	000152c1 	.word	0x000152c1
    9f3c:	00014889 	.word	0x00014889
    9f40:	200009bc 	.word	0x200009bc

00009f44 <calcmRes>:

void calcmRes()
{
    9f44:	b580      	push	{r7, lr}
    9f46:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
    9f48:	4b12      	ldr	r3, [pc, #72]	; (9f94 <calcmRes+0x50>)
    9f4a:	2220      	movs	r2, #32
    9f4c:	5c9b      	ldrb	r3, [r3, r2]
    9f4e:	2b08      	cmp	r3, #8
    9f50:	d00d      	beq.n	9f6e <calcmRes+0x2a>
    9f52:	dc02      	bgt.n	9f5a <calcmRes+0x16>
    9f54:	2b04      	cmp	r3, #4
    9f56:	d005      	beq.n	9f64 <calcmRes+0x20>
	case 16:
		mRes = magSensitivity[3];
		break;
	}
	
}
    9f58:	e018      	b.n	9f8c <calcmRes+0x48>
	switch (settings.mag.scale)
    9f5a:	2b0c      	cmp	r3, #12
    9f5c:	d00c      	beq.n	9f78 <calcmRes+0x34>
    9f5e:	2b10      	cmp	r3, #16
    9f60:	d00f      	beq.n	9f82 <calcmRes+0x3e>
}
    9f62:	e013      	b.n	9f8c <calcmRes+0x48>
		mRes = magSensitivity[0];
    9f64:	4b0c      	ldr	r3, [pc, #48]	; (9f98 <calcmRes+0x54>)
    9f66:	681a      	ldr	r2, [r3, #0]
    9f68:	4b0c      	ldr	r3, [pc, #48]	; (9f9c <calcmRes+0x58>)
    9f6a:	601a      	str	r2, [r3, #0]
		break;
    9f6c:	e00e      	b.n	9f8c <calcmRes+0x48>
		mRes = magSensitivity[1];
    9f6e:	4b0a      	ldr	r3, [pc, #40]	; (9f98 <calcmRes+0x54>)
    9f70:	685a      	ldr	r2, [r3, #4]
    9f72:	4b0a      	ldr	r3, [pc, #40]	; (9f9c <calcmRes+0x58>)
    9f74:	601a      	str	r2, [r3, #0]
		break;
    9f76:	e009      	b.n	9f8c <calcmRes+0x48>
		mRes = magSensitivity[2];
    9f78:	4b07      	ldr	r3, [pc, #28]	; (9f98 <calcmRes+0x54>)
    9f7a:	689a      	ldr	r2, [r3, #8]
    9f7c:	4b07      	ldr	r3, [pc, #28]	; (9f9c <calcmRes+0x58>)
    9f7e:	601a      	str	r2, [r3, #0]
		break;
    9f80:	e004      	b.n	9f8c <calcmRes+0x48>
		mRes = magSensitivity[3];
    9f82:	4b05      	ldr	r3, [pc, #20]	; (9f98 <calcmRes+0x54>)
    9f84:	68da      	ldr	r2, [r3, #12]
    9f86:	4b05      	ldr	r3, [pc, #20]	; (9f9c <calcmRes+0x58>)
    9f88:	601a      	str	r2, [r3, #0]
		break;
    9f8a:	46c0      	nop			; (mov r8, r8)
}
    9f8c:	46c0      	nop			; (mov r8, r8)
    9f8e:	46bd      	mov	sp, r7
    9f90:	bd80      	pop	{r7, pc}
    9f92:	46c0      	nop			; (mov r8, r8)
    9f94:	200004e8 	.word	0x200004e8
    9f98:	20000008 	.word	0x20000008
    9f9c:	20000fa8 	.word	0x20000fa8

00009fa0 <enableFIFO>:
	else temp &= ~(1<<6);
	xgWriteByte(CTRL_REG9, temp);
}

void enableFIFO(bool enable)
{
    9fa0:	b590      	push	{r4, r7, lr}
    9fa2:	b085      	sub	sp, #20
    9fa4:	af00      	add	r7, sp, #0
    9fa6:	0002      	movs	r2, r0
    9fa8:	1dfb      	adds	r3, r7, #7
    9faa:	701a      	strb	r2, [r3, #0]
	uint8_t temp = xgReadByte(CTRL_REG9);
    9fac:	230f      	movs	r3, #15
    9fae:	18fc      	adds	r4, r7, r3
    9fb0:	2023      	movs	r0, #35	; 0x23
    9fb2:	4b12      	ldr	r3, [pc, #72]	; (9ffc <enableFIFO+0x5c>)
    9fb4:	4798      	blx	r3
    9fb6:	0003      	movs	r3, r0
    9fb8:	7023      	strb	r3, [r4, #0]
	if (enable) temp |= (1<<1);
    9fba:	1dfb      	adds	r3, r7, #7
    9fbc:	781b      	ldrb	r3, [r3, #0]
    9fbe:	2b00      	cmp	r3, #0
    9fc0:	d008      	beq.n	9fd4 <enableFIFO+0x34>
    9fc2:	230f      	movs	r3, #15
    9fc4:	18fb      	adds	r3, r7, r3
    9fc6:	220f      	movs	r2, #15
    9fc8:	18ba      	adds	r2, r7, r2
    9fca:	7812      	ldrb	r2, [r2, #0]
    9fcc:	2102      	movs	r1, #2
    9fce:	430a      	orrs	r2, r1
    9fd0:	701a      	strb	r2, [r3, #0]
    9fd2:	e007      	b.n	9fe4 <enableFIFO+0x44>
	else temp &= ~(1<<1);
    9fd4:	230f      	movs	r3, #15
    9fd6:	18fb      	adds	r3, r7, r3
    9fd8:	220f      	movs	r2, #15
    9fda:	18ba      	adds	r2, r7, r2
    9fdc:	7812      	ldrb	r2, [r2, #0]
    9fde:	2102      	movs	r1, #2
    9fe0:	438a      	bics	r2, r1
    9fe2:	701a      	strb	r2, [r3, #0]
	xgWriteByte(CTRL_REG9, temp);
    9fe4:	230f      	movs	r3, #15
    9fe6:	18fb      	adds	r3, r7, r3
    9fe8:	781b      	ldrb	r3, [r3, #0]
    9fea:	0019      	movs	r1, r3
    9fec:	2023      	movs	r0, #35	; 0x23
    9fee:	4b04      	ldr	r3, [pc, #16]	; (a000 <enableFIFO+0x60>)
    9ff0:	4798      	blx	r3
}
    9ff2:	46c0      	nop			; (mov r8, r8)
    9ff4:	46bd      	mov	sp, r7
    9ff6:	b005      	add	sp, #20
    9ff8:	bd90      	pop	{r4, r7, pc}
    9ffa:	46c0      	nop			; (mov r8, r8)
    9ffc:	0000a14d 	.word	0x0000a14d
    a000:	0000a0e5 	.word	0x0000a0e5

0000a004 <setFIFO>:

void setFIFO(enum fifoMode_type fifoMode, uint8_t fifoThs)
{
    a004:	b580      	push	{r7, lr}
    a006:	b084      	sub	sp, #16
    a008:	af00      	add	r7, sp, #0
    a00a:	0002      	movs	r2, r0
    a00c:	1dfb      	adds	r3, r7, #7
    a00e:	701a      	strb	r2, [r3, #0]
    a010:	1dbb      	adds	r3, r7, #6
    a012:	1c0a      	adds	r2, r1, #0
    a014:	701a      	strb	r2, [r3, #0]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
    a016:	230f      	movs	r3, #15
    a018:	18fa      	adds	r2, r7, r3
    a01a:	1dbb      	adds	r3, r7, #6
    a01c:	781b      	ldrb	r3, [r3, #0]
    a01e:	b2d9      	uxtb	r1, r3
    a020:	291f      	cmp	r1, #31
    a022:	d900      	bls.n	a026 <setFIFO+0x22>
    a024:	231f      	movs	r3, #31
    a026:	7013      	strb	r3, [r2, #0]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
    a028:	1dfb      	adds	r3, r7, #7
    a02a:	781b      	ldrb	r3, [r3, #0]
    a02c:	015b      	lsls	r3, r3, #5
    a02e:	b25a      	sxtb	r2, r3
    a030:	230f      	movs	r3, #15
    a032:	18fb      	adds	r3, r7, r3
    a034:	781b      	ldrb	r3, [r3, #0]
    a036:	b25b      	sxtb	r3, r3
    a038:	211f      	movs	r1, #31
    a03a:	400b      	ands	r3, r1
    a03c:	b25b      	sxtb	r3, r3
    a03e:	4313      	orrs	r3, r2
    a040:	b25b      	sxtb	r3, r3
    a042:	b2db      	uxtb	r3, r3
    a044:	0019      	movs	r1, r3
    a046:	202e      	movs	r0, #46	; 0x2e
    a048:	4b02      	ldr	r3, [pc, #8]	; (a054 <setFIFO+0x50>)
    a04a:	4798      	blx	r3
}
    a04c:	46c0      	nop			; (mov r8, r8)
    a04e:	46bd      	mov	sp, r7
    a050:	b004      	add	sp, #16
    a052:	bd80      	pop	{r7, pc}
    a054:	0000a0e5 	.word	0x0000a0e5

0000a058 <constrainScales>:
{
	return (xgReadByte(FIFO_SRC) & 0x3F);
}

void constrainScales()
{
    a058:	b580      	push	{r7, lr}
    a05a:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
    a05c:	4b20      	ldr	r3, [pc, #128]	; (a0e0 <constrainScales+0x88>)
    a05e:	88db      	ldrh	r3, [r3, #6]
    a060:	2bf5      	cmp	r3, #245	; 0xf5
    a062:	d00e      	beq.n	a082 <constrainScales+0x2a>
    a064:	4b1e      	ldr	r3, [pc, #120]	; (a0e0 <constrainScales+0x88>)
    a066:	88da      	ldrh	r2, [r3, #6]
    a068:	23fa      	movs	r3, #250	; 0xfa
    a06a:	005b      	lsls	r3, r3, #1
    a06c:	429a      	cmp	r2, r3
    a06e:	d008      	beq.n	a082 <constrainScales+0x2a>
		(settings.gyro.scale != 2000))
    a070:	4b1b      	ldr	r3, [pc, #108]	; (a0e0 <constrainScales+0x88>)
    a072:	88da      	ldrh	r2, [r3, #6]
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && 
    a074:	23fa      	movs	r3, #250	; 0xfa
    a076:	00db      	lsls	r3, r3, #3
    a078:	429a      	cmp	r2, r3
    a07a:	d002      	beq.n	a082 <constrainScales+0x2a>
	{
		settings.gyro.scale = 245;
    a07c:	4b18      	ldr	r3, [pc, #96]	; (a0e0 <constrainScales+0x88>)
    a07e:	22f5      	movs	r2, #245	; 0xf5
    a080:	80da      	strh	r2, [r3, #6]
	}
		
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
    a082:	4b17      	ldr	r3, [pc, #92]	; (a0e0 <constrainScales+0x88>)
    a084:	7ddb      	ldrb	r3, [r3, #23]
    a086:	2b02      	cmp	r3, #2
    a088:	d00e      	beq.n	a0a8 <constrainScales+0x50>
    a08a:	4b15      	ldr	r3, [pc, #84]	; (a0e0 <constrainScales+0x88>)
    a08c:	7ddb      	ldrb	r3, [r3, #23]
    a08e:	2b04      	cmp	r3, #4
    a090:	d00a      	beq.n	a0a8 <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
    a092:	4b13      	ldr	r3, [pc, #76]	; (a0e0 <constrainScales+0x88>)
    a094:	7ddb      	ldrb	r3, [r3, #23]
	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) &&
    a096:	2b08      	cmp	r3, #8
    a098:	d006      	beq.n	a0a8 <constrainScales+0x50>
		(settings.accel.scale != 8) && (settings.accel.scale != 16))
    a09a:	4b11      	ldr	r3, [pc, #68]	; (a0e0 <constrainScales+0x88>)
    a09c:	7ddb      	ldrb	r3, [r3, #23]
    a09e:	2b10      	cmp	r3, #16
    a0a0:	d002      	beq.n	a0a8 <constrainScales+0x50>
	{
		settings.accel.scale = 2;
    a0a2:	4b0f      	ldr	r3, [pc, #60]	; (a0e0 <constrainScales+0x88>)
    a0a4:	2202      	movs	r2, #2
    a0a6:	75da      	strb	r2, [r3, #23]
	}
		
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
    a0a8:	4b0d      	ldr	r3, [pc, #52]	; (a0e0 <constrainScales+0x88>)
    a0aa:	2220      	movs	r2, #32
    a0ac:	5c9b      	ldrb	r3, [r3, r2]
    a0ae:	2b04      	cmp	r3, #4
    a0b0:	d012      	beq.n	a0d8 <constrainScales+0x80>
    a0b2:	4b0b      	ldr	r3, [pc, #44]	; (a0e0 <constrainScales+0x88>)
    a0b4:	2220      	movs	r2, #32
    a0b6:	5c9b      	ldrb	r3, [r3, r2]
    a0b8:	2b08      	cmp	r3, #8
    a0ba:	d00d      	beq.n	a0d8 <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
    a0bc:	4b08      	ldr	r3, [pc, #32]	; (a0e0 <constrainScales+0x88>)
    a0be:	2220      	movs	r2, #32
    a0c0:	5c9b      	ldrb	r3, [r3, r2]
	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) &&
    a0c2:	2b0c      	cmp	r3, #12
    a0c4:	d008      	beq.n	a0d8 <constrainScales+0x80>
		(settings.mag.scale != 12) && (settings.mag.scale != 16))
    a0c6:	4b06      	ldr	r3, [pc, #24]	; (a0e0 <constrainScales+0x88>)
    a0c8:	2220      	movs	r2, #32
    a0ca:	5c9b      	ldrb	r3, [r3, r2]
    a0cc:	2b10      	cmp	r3, #16
    a0ce:	d003      	beq.n	a0d8 <constrainScales+0x80>
	{
		settings.mag.scale = 4;
    a0d0:	4b03      	ldr	r3, [pc, #12]	; (a0e0 <constrainScales+0x88>)
    a0d2:	2220      	movs	r2, #32
    a0d4:	2104      	movs	r1, #4
    a0d6:	5499      	strb	r1, [r3, r2]
	}
}
    a0d8:	46c0      	nop			; (mov r8, r8)
    a0da:	46bd      	mov	sp, r7
    a0dc:	bd80      	pop	{r7, pc}
    a0de:	46c0      	nop			; (mov r8, r8)
    a0e0:	200004e8 	.word	0x200004e8

0000a0e4 <xgWriteByte>:

void xgWriteByte(uint8_t subAddress, uint8_t data)
{
    a0e4:	b580      	push	{r7, lr}
    a0e6:	b082      	sub	sp, #8
    a0e8:	af00      	add	r7, sp, #0
    a0ea:	0002      	movs	r2, r0
    a0ec:	1dfb      	adds	r3, r7, #7
    a0ee:	701a      	strb	r2, [r3, #0]
    a0f0:	1dbb      	adds	r3, r7, #6
    a0f2:	1c0a      	adds	r2, r1, #0
    a0f4:	701a      	strb	r2, [r3, #0]
		writeByte(_xgAddress, subAddress, data);
    a0f6:	4b06      	ldr	r3, [pc, #24]	; (a110 <xgWriteByte+0x2c>)
    a0f8:	7818      	ldrb	r0, [r3, #0]
    a0fa:	1dbb      	adds	r3, r7, #6
    a0fc:	781a      	ldrb	r2, [r3, #0]
    a0fe:	1dfb      	adds	r3, r7, #7
    a100:	781b      	ldrb	r3, [r3, #0]
    a102:	0019      	movs	r1, r3
    a104:	4b03      	ldr	r3, [pc, #12]	; (a114 <xgWriteByte+0x30>)
    a106:	4798      	blx	r3
}
    a108:	46c0      	nop			; (mov r8, r8)
    a10a:	46bd      	mov	sp, r7
    a10c:	b002      	add	sp, #8
    a10e:	bd80      	pop	{r7, pc}
    a110:	20000a3a 	.word	0x20000a3a
    a114:	0000a27d 	.word	0x0000a27d

0000a118 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
    a118:	b580      	push	{r7, lr}
    a11a:	b082      	sub	sp, #8
    a11c:	af00      	add	r7, sp, #0
    a11e:	0002      	movs	r2, r0
    a120:	1dfb      	adds	r3, r7, #7
    a122:	701a      	strb	r2, [r3, #0]
    a124:	1dbb      	adds	r3, r7, #6
    a126:	1c0a      	adds	r2, r1, #0
    a128:	701a      	strb	r2, [r3, #0]
		return writeByte(_mAddress, subAddress, data);
    a12a:	4b06      	ldr	r3, [pc, #24]	; (a144 <mWriteByte+0x2c>)
    a12c:	7818      	ldrb	r0, [r3, #0]
    a12e:	1dbb      	adds	r3, r7, #6
    a130:	781a      	ldrb	r2, [r3, #0]
    a132:	1dfb      	adds	r3, r7, #7
    a134:	781b      	ldrb	r3, [r3, #0]
    a136:	0019      	movs	r1, r3
    a138:	4b03      	ldr	r3, [pc, #12]	; (a148 <mWriteByte+0x30>)
    a13a:	4798      	blx	r3
}
    a13c:	46bd      	mov	sp, r7
    a13e:	b002      	add	sp, #8
    a140:	bd80      	pop	{r7, pc}
    a142:	46c0      	nop			; (mov r8, r8)
    a144:	200009c0 	.word	0x200009c0
    a148:	0000a27d 	.word	0x0000a27d

0000a14c <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
    a14c:	b580      	push	{r7, lr}
    a14e:	b082      	sub	sp, #8
    a150:	af00      	add	r7, sp, #0
    a152:	0002      	movs	r2, r0
    a154:	1dfb      	adds	r3, r7, #7
    a156:	701a      	strb	r2, [r3, #0]
		return readByte(_xgAddress, subAddress);
    a158:	4b06      	ldr	r3, [pc, #24]	; (a174 <xgReadByte+0x28>)
    a15a:	781a      	ldrb	r2, [r3, #0]
    a15c:	1dfb      	adds	r3, r7, #7
    a15e:	781b      	ldrb	r3, [r3, #0]
    a160:	0019      	movs	r1, r3
    a162:	0010      	movs	r0, r2
    a164:	4b04      	ldr	r3, [pc, #16]	; (a178 <xgReadByte+0x2c>)
    a166:	4798      	blx	r3
    a168:	0003      	movs	r3, r0
}
    a16a:	0018      	movs	r0, r3
    a16c:	46bd      	mov	sp, r7
    a16e:	b002      	add	sp, #8
    a170:	bd80      	pop	{r7, pc}
    a172:	46c0      	nop			; (mov r8, r8)
    a174:	20000a3a 	.word	0x20000a3a
    a178:	0000a325 	.word	0x0000a325

0000a17c <xgReadBytes>:

void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
    a17c:	b590      	push	{r4, r7, lr}
    a17e:	b083      	sub	sp, #12
    a180:	af00      	add	r7, sp, #0
    a182:	6039      	str	r1, [r7, #0]
    a184:	0011      	movs	r1, r2
    a186:	1dfb      	adds	r3, r7, #7
    a188:	1c02      	adds	r2, r0, #0
    a18a:	701a      	strb	r2, [r3, #0]
    a18c:	1dbb      	adds	r3, r7, #6
    a18e:	1c0a      	adds	r2, r1, #0
    a190:	701a      	strb	r2, [r3, #0]
		readBytes(_xgAddress, subAddress, dest, count);
    a192:	4b07      	ldr	r3, [pc, #28]	; (a1b0 <xgReadBytes+0x34>)
    a194:	7818      	ldrb	r0, [r3, #0]
    a196:	1dbb      	adds	r3, r7, #6
    a198:	781c      	ldrb	r4, [r3, #0]
    a19a:	683a      	ldr	r2, [r7, #0]
    a19c:	1dfb      	adds	r3, r7, #7
    a19e:	7819      	ldrb	r1, [r3, #0]
    a1a0:	0023      	movs	r3, r4
    a1a2:	4c04      	ldr	r4, [pc, #16]	; (a1b4 <xgReadBytes+0x38>)
    a1a4:	47a0      	blx	r4
}
    a1a6:	46c0      	nop			; (mov r8, r8)
    a1a8:	46bd      	mov	sp, r7
    a1aa:	b003      	add	sp, #12
    a1ac:	bd90      	pop	{r4, r7, pc}
    a1ae:	46c0      	nop			; (mov r8, r8)
    a1b0:	20000a3a 	.word	0x20000a3a
    a1b4:	0000a3f5 	.word	0x0000a3f5

0000a1b8 <mReadByte>:

uint8_t mReadByte(uint8_t subAddress)
{
    a1b8:	b580      	push	{r7, lr}
    a1ba:	b082      	sub	sp, #8
    a1bc:	af00      	add	r7, sp, #0
    a1be:	0002      	movs	r2, r0
    a1c0:	1dfb      	adds	r3, r7, #7
    a1c2:	701a      	strb	r2, [r3, #0]
		return readByte(_mAddress, subAddress);
    a1c4:	4b06      	ldr	r3, [pc, #24]	; (a1e0 <mReadByte+0x28>)
    a1c6:	781a      	ldrb	r2, [r3, #0]
    a1c8:	1dfb      	adds	r3, r7, #7
    a1ca:	781b      	ldrb	r3, [r3, #0]
    a1cc:	0019      	movs	r1, r3
    a1ce:	0010      	movs	r0, r2
    a1d0:	4b04      	ldr	r3, [pc, #16]	; (a1e4 <mReadByte+0x2c>)
    a1d2:	4798      	blx	r3
    a1d4:	0003      	movs	r3, r0
}
    a1d6:	0018      	movs	r0, r3
    a1d8:	46bd      	mov	sp, r7
    a1da:	b002      	add	sp, #8
    a1dc:	bd80      	pop	{r7, pc}
    a1de:	46c0      	nop			; (mov r8, r8)
    a1e0:	200009c0 	.word	0x200009c0
    a1e4:	0000a325 	.word	0x0000a325

0000a1e8 <mReadBytes>:

void mReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
    a1e8:	b590      	push	{r4, r7, lr}
    a1ea:	b083      	sub	sp, #12
    a1ec:	af00      	add	r7, sp, #0
    a1ee:	6039      	str	r1, [r7, #0]
    a1f0:	0011      	movs	r1, r2
    a1f2:	1dfb      	adds	r3, r7, #7
    a1f4:	1c02      	adds	r2, r0, #0
    a1f6:	701a      	strb	r2, [r3, #0]
    a1f8:	1dbb      	adds	r3, r7, #6
    a1fa:	1c0a      	adds	r2, r1, #0
    a1fc:	701a      	strb	r2, [r3, #0]
		readBytes(_mAddress, subAddress, dest, count);
    a1fe:	4b07      	ldr	r3, [pc, #28]	; (a21c <mReadBytes+0x34>)
    a200:	7818      	ldrb	r0, [r3, #0]
    a202:	1dbb      	adds	r3, r7, #6
    a204:	781c      	ldrb	r4, [r3, #0]
    a206:	683a      	ldr	r2, [r7, #0]
    a208:	1dfb      	adds	r3, r7, #7
    a20a:	7819      	ldrb	r1, [r3, #0]
    a20c:	0023      	movs	r3, r4
    a20e:	4c04      	ldr	r4, [pc, #16]	; (a220 <mReadBytes+0x38>)
    a210:	47a0      	blx	r4
}
    a212:	46c0      	nop			; (mov r8, r8)
    a214:	46bd      	mov	sp, r7
    a216:	b003      	add	sp, #12
    a218:	bd90      	pop	{r4, r7, pc}
    a21a:	46c0      	nop			; (mov r8, r8)
    a21c:	200009c0 	.word	0x200009c0
    a220:	0000a3f5 	.word	0x0000a3f5

0000a224 <initI2C>:

// Configure SERCOM channel 3 as I2C master for IMU communication
void initI2C()
{
    a224:	b580      	push	{r7, lr}
    a226:	b08e      	sub	sp, #56	; 0x38
    a228:	af00      	add	r7, sp, #0
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    a22a:	1d3b      	adds	r3, r7, #4
    a22c:	0018      	movs	r0, r3
    a22e:	4b0c      	ldr	r3, [pc, #48]	; (a260 <initI2C+0x3c>)
    a230:	4798      	blx	r3
	config_i2c_master.buffer_timeout = MASTER_TIMEOUT;
    a232:	1d3b      	adds	r3, r7, #4
    a234:	22fa      	movs	r2, #250	; 0xfa
    a236:	82da      	strh	r2, [r3, #22]
	config_i2c_master.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
    a238:	1d3b      	adds	r3, r7, #4
    a23a:	4a0a      	ldr	r2, [pc, #40]	; (a264 <initI2C+0x40>)
    a23c:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
    a23e:	1d3b      	adds	r3, r7, #4
    a240:	4a09      	ldr	r2, [pc, #36]	; (a268 <initI2C+0x44>)
    a242:	621a      	str	r2, [r3, #32]
	i2c_master_init(&i2c_master_instance, SERCOM3, &config_i2c_master);
    a244:	1d3a      	adds	r2, r7, #4
    a246:	4909      	ldr	r1, [pc, #36]	; (a26c <initI2C+0x48>)
    a248:	4b09      	ldr	r3, [pc, #36]	; (a270 <initI2C+0x4c>)
    a24a:	0018      	movs	r0, r3
    a24c:	4b09      	ldr	r3, [pc, #36]	; (a274 <initI2C+0x50>)
    a24e:	4798      	blx	r3
	i2c_master_enable(&i2c_master_instance);
    a250:	4b07      	ldr	r3, [pc, #28]	; (a270 <initI2C+0x4c>)
    a252:	0018      	movs	r0, r3
    a254:	4b08      	ldr	r3, [pc, #32]	; (a278 <initI2C+0x54>)
    a256:	4798      	blx	r3
}
    a258:	46c0      	nop			; (mov r8, r8)
    a25a:	46bd      	mov	sp, r7
    a25c:	b00e      	add	sp, #56	; 0x38
    a25e:	bd80      	pop	{r7, pc}
    a260:	00008eed 	.word	0x00008eed
    a264:	00160002 	.word	0x00160002
    a268:	00170002 	.word	0x00170002
    a26c:	42001400 	.word	0x42001400
    a270:	20000cac 	.word	0x20000cac
    a274:	00003701 	.word	0x00003701
    a278:	00008f71 	.word	0x00008f71

0000a27c <writeByte>:

// Wire.h read and write protocols
void writeByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
    a27c:	b590      	push	{r4, r7, lr}
    a27e:	b087      	sub	sp, #28
    a280:	af00      	add	r7, sp, #0
    a282:	0004      	movs	r4, r0
    a284:	0008      	movs	r0, r1
    a286:	0011      	movs	r1, r2
    a288:	1dfb      	adds	r3, r7, #7
    a28a:	1c22      	adds	r2, r4, #0
    a28c:	701a      	strb	r2, [r3, #0]
    a28e:	1dbb      	adds	r3, r7, #6
    a290:	1c02      	adds	r2, r0, #0
    a292:	701a      	strb	r2, [r3, #0]
    a294:	1d7b      	adds	r3, r7, #5
    a296:	1c0a      	adds	r2, r1, #0
    a298:	701a      	strb	r2, [r3, #0]
	/* Timeout counter. */
	uint16_t timeout = 0;
    a29a:	2316      	movs	r3, #22
    a29c:	18fb      	adds	r3, r7, r3
    a29e:	2200      	movs	r2, #0
    a2a0:	801a      	strh	r2, [r3, #0]
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
    a2a2:	4b1d      	ldr	r3, [pc, #116]	; (a318 <writeByte+0x9c>)
    a2a4:	1dba      	adds	r2, r7, #6
    a2a6:	7812      	ldrb	r2, [r2, #0]
    a2a8:	701a      	strb	r2, [r3, #0]
	write_buffer[1] = data;
    a2aa:	4b1b      	ldr	r3, [pc, #108]	; (a318 <writeByte+0x9c>)
    a2ac:	1d7a      	adds	r2, r7, #5
    a2ae:	7812      	ldrb	r2, [r2, #0]
    a2b0:	705a      	strb	r2, [r3, #1]
	struct i2c_master_packet packet = {
    a2b2:	1dfb      	adds	r3, r7, #7
    a2b4:	781b      	ldrb	r3, [r3, #0]
    a2b6:	b29a      	uxth	r2, r3
    a2b8:	2308      	movs	r3, #8
    a2ba:	18fb      	adds	r3, r7, r3
    a2bc:	801a      	strh	r2, [r3, #0]
    a2be:	2308      	movs	r3, #8
    a2c0:	18fb      	adds	r3, r7, r3
    a2c2:	2202      	movs	r2, #2
    a2c4:	805a      	strh	r2, [r3, #2]
    a2c6:	2308      	movs	r3, #8
    a2c8:	18fb      	adds	r3, r7, r3
    a2ca:	4a13      	ldr	r2, [pc, #76]	; (a318 <writeByte+0x9c>)
    a2cc:	605a      	str	r2, [r3, #4]
    a2ce:	2308      	movs	r3, #8
    a2d0:	18fb      	adds	r3, r7, r3
    a2d2:	2200      	movs	r2, #0
    a2d4:	721a      	strb	r2, [r3, #8]
    a2d6:	2308      	movs	r3, #8
    a2d8:	18fb      	adds	r3, r7, r3
    a2da:	2200      	movs	r2, #0
    a2dc:	725a      	strb	r2, [r3, #9]
    a2de:	2308      	movs	r3, #8
    a2e0:	18fb      	adds	r3, r7, r3
    a2e2:	2200      	movs	r2, #0
    a2e4:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

    /* Write buffer to slave until success. */
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a2e6:	e008      	b.n	a2fa <writeByte+0x7e>
    STATUS_OK) {
	    /* Increment timeout counter and check if timed out. */
	    if (timeout++ == MASTER_TIMEOUT) {
    a2e8:	2316      	movs	r3, #22
    a2ea:	18fb      	adds	r3, r7, r3
    a2ec:	881b      	ldrh	r3, [r3, #0]
    a2ee:	2216      	movs	r2, #22
    a2f0:	18ba      	adds	r2, r7, r2
    a2f2:	1c59      	adds	r1, r3, #1
    a2f4:	8011      	strh	r1, [r2, #0]
    a2f6:	2bfa      	cmp	r3, #250	; 0xfa
    a2f8:	d009      	beq.n	a30e <writeByte+0x92>
    while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a2fa:	2308      	movs	r3, #8
    a2fc:	18fa      	adds	r2, r7, r3
    a2fe:	4b07      	ldr	r3, [pc, #28]	; (a31c <writeByte+0xa0>)
    a300:	0011      	movs	r1, r2
    a302:	0018      	movs	r0, r3
    a304:	4b06      	ldr	r3, [pc, #24]	; (a320 <writeByte+0xa4>)
    a306:	4798      	blx	r3
    a308:	1e03      	subs	r3, r0, #0
    a30a:	d1ed      	bne.n	a2e8 <writeByte+0x6c>
		    break;
	    }
    }
}
    a30c:	e000      	b.n	a310 <writeByte+0x94>
		    break;
    a30e:	46c0      	nop			; (mov r8, r8)
}
    a310:	46c0      	nop			; (mov r8, r8)
    a312:	46bd      	mov	sp, r7
    a314:	b007      	add	sp, #28
    a316:	bd90      	pop	{r4, r7, pc}
    a318:	20000fac 	.word	0x20000fac
    a31c:	20000cac 	.word	0x20000cac
    a320:	00003d71 	.word	0x00003d71

0000a324 <readByte>:

uint8_t readByte(uint8_t address, uint8_t subAddress)
{
    a324:	b580      	push	{r7, lr}
    a326:	b088      	sub	sp, #32
    a328:	af00      	add	r7, sp, #0
    a32a:	0002      	movs	r2, r0
    a32c:	1dfb      	adds	r3, r7, #7
    a32e:	701a      	strb	r2, [r3, #0]
    a330:	1dbb      	adds	r3, r7, #6
    a332:	1c0a      	adds	r2, r1, #0
    a334:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
    a336:	2300      	movs	r3, #0
    a338:	61fb      	str	r3, [r7, #28]
	uint8_t data; // `data` will store the register data	
	
	/* Init i2c packet. */
	write_buffer[0] = subAddress;
    a33a:	4b29      	ldr	r3, [pc, #164]	; (a3e0 <readByte+0xbc>)
    a33c:	1dba      	adds	r2, r7, #6
    a33e:	7812      	ldrb	r2, [r2, #0]
    a340:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    a342:	1dfb      	adds	r3, r7, #7
    a344:	781b      	ldrb	r3, [r3, #0]
    a346:	b29a      	uxth	r2, r3
    a348:	230c      	movs	r3, #12
    a34a:	18fb      	adds	r3, r7, r3
    a34c:	801a      	strh	r2, [r3, #0]
    a34e:	230c      	movs	r3, #12
    a350:	18fb      	adds	r3, r7, r3
    a352:	2201      	movs	r2, #1
    a354:	805a      	strh	r2, [r3, #2]
    a356:	230c      	movs	r3, #12
    a358:	18fb      	adds	r3, r7, r3
    a35a:	4a21      	ldr	r2, [pc, #132]	; (a3e0 <readByte+0xbc>)
    a35c:	605a      	str	r2, [r3, #4]
    a35e:	230c      	movs	r3, #12
    a360:	18fb      	adds	r3, r7, r3
    a362:	2200      	movs	r2, #0
    a364:	721a      	strb	r2, [r3, #8]
    a366:	230c      	movs	r3, #12
    a368:	18fb      	adds	r3, r7, r3
    a36a:	2200      	movs	r2, #0
    a36c:	725a      	strb	r2, [r3, #9]
    a36e:	230c      	movs	r3, #12
    a370:	18fb      	adds	r3, r7, r3
    a372:	2200      	movs	r2, #0
    a374:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a376:	e004      	b.n	a382 <readByte+0x5e>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a378:	69fb      	ldr	r3, [r7, #28]
    a37a:	1c5a      	adds	r2, r3, #1
    a37c:	61fa      	str	r2, [r7, #28]
    a37e:	2bfa      	cmp	r3, #250	; 0xfa
    a380:	d009      	beq.n	a396 <readByte+0x72>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a382:	230c      	movs	r3, #12
    a384:	18fa      	adds	r2, r7, r3
    a386:	4b17      	ldr	r3, [pc, #92]	; (a3e4 <readByte+0xc0>)
    a388:	0011      	movs	r1, r2
    a38a:	0018      	movs	r0, r3
    a38c:	4b16      	ldr	r3, [pc, #88]	; (a3e8 <readByte+0xc4>)
    a38e:	4798      	blx	r3
    a390:	1e03      	subs	r3, r0, #0
    a392:	d1f1      	bne.n	a378 <readByte+0x54>
    a394:	e000      	b.n	a398 <readByte+0x74>
			break;
    a396:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
    a398:	2300      	movs	r3, #0
    a39a:	61fb      	str	r3, [r7, #28]
	packet.data = read_buffer;
    a39c:	230c      	movs	r3, #12
    a39e:	18fb      	adds	r3, r7, r3
    a3a0:	4a12      	ldr	r2, [pc, #72]	; (a3ec <readByte+0xc8>)
    a3a2:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a3a4:	e004      	b.n	a3b0 <readByte+0x8c>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a3a6:	69fb      	ldr	r3, [r7, #28]
    a3a8:	1c5a      	adds	r2, r3, #1
    a3aa:	61fa      	str	r2, [r7, #28]
    a3ac:	2bfa      	cmp	r3, #250	; 0xfa
    a3ae:	d009      	beq.n	a3c4 <readByte+0xa0>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a3b0:	230c      	movs	r3, #12
    a3b2:	18fa      	adds	r2, r7, r3
    a3b4:	4b0b      	ldr	r3, [pc, #44]	; (a3e4 <readByte+0xc0>)
    a3b6:	0011      	movs	r1, r2
    a3b8:	0018      	movs	r0, r3
    a3ba:	4b0d      	ldr	r3, [pc, #52]	; (a3f0 <readByte+0xcc>)
    a3bc:	4798      	blx	r3
    a3be:	1e03      	subs	r3, r0, #0
    a3c0:	d1f1      	bne.n	a3a6 <readByte+0x82>
    a3c2:	e000      	b.n	a3c6 <readByte+0xa2>
			break;
    a3c4:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	data = read_buffer[0];                      // Fill Rx buffer with result
    a3c6:	231b      	movs	r3, #27
    a3c8:	18fb      	adds	r3, r7, r3
    a3ca:	4a08      	ldr	r2, [pc, #32]	; (a3ec <readByte+0xc8>)
    a3cc:	7812      	ldrb	r2, [r2, #0]
    a3ce:	701a      	strb	r2, [r3, #0]
	return data;                             // Return data read from slave register
    a3d0:	231b      	movs	r3, #27
    a3d2:	18fb      	adds	r3, r7, r3
    a3d4:	781b      	ldrb	r3, [r3, #0]
}
    a3d6:	0018      	movs	r0, r3
    a3d8:	46bd      	mov	sp, r7
    a3da:	b008      	add	sp, #32
    a3dc:	bd80      	pop	{r7, pc}
    a3de:	46c0      	nop			; (mov r8, r8)
    a3e0:	20000fac 	.word	0x20000fac
    a3e4:	20000cac 	.word	0x20000cac
    a3e8:	00003d71 	.word	0x00003d71
    a3ec:	20000cd4 	.word	0x20000cd4
    a3f0:	00003bb9 	.word	0x00003bb9

0000a3f4 <readBytes>:

uint8_t readBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{  
    a3f4:	b590      	push	{r4, r7, lr}
    a3f6:	b089      	sub	sp, #36	; 0x24
    a3f8:	af00      	add	r7, sp, #0
    a3fa:	0004      	movs	r4, r0
    a3fc:	0008      	movs	r0, r1
    a3fe:	603a      	str	r2, [r7, #0]
    a400:	0019      	movs	r1, r3
    a402:	1dfb      	adds	r3, r7, #7
    a404:	1c22      	adds	r2, r4, #0
    a406:	701a      	strb	r2, [r3, #0]
    a408:	1dbb      	adds	r3, r7, #6
    a40a:	1c02      	adds	r2, r0, #0
    a40c:	701a      	strb	r2, [r3, #0]
    a40e:	1d7b      	adds	r3, r7, #5
    a410:	1c0a      	adds	r2, r1, #0
    a412:	701a      	strb	r2, [r3, #0]
	int timeout = 0;
    a414:	2300      	movs	r3, #0
    a416:	61fb      	str	r3, [r7, #28]
	
	/* Init i2c packet. */
	write_buffer[0] = subAddress | 0x80;
    a418:	1dbb      	adds	r3, r7, #6
    a41a:	781b      	ldrb	r3, [r3, #0]
    a41c:	2280      	movs	r2, #128	; 0x80
    a41e:	4252      	negs	r2, r2
    a420:	4313      	orrs	r3, r2
    a422:	b2da      	uxtb	r2, r3
    a424:	4b38      	ldr	r3, [pc, #224]	; (a508 <readBytes+0x114>)
    a426:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    a428:	1dfb      	adds	r3, r7, #7
    a42a:	781b      	ldrb	r3, [r3, #0]
    a42c:	b29a      	uxth	r2, r3
    a42e:	230c      	movs	r3, #12
    a430:	18fb      	adds	r3, r7, r3
    a432:	801a      	strh	r2, [r3, #0]
    a434:	230c      	movs	r3, #12
    a436:	18fb      	adds	r3, r7, r3
    a438:	2201      	movs	r2, #1
    a43a:	805a      	strh	r2, [r3, #2]
    a43c:	230c      	movs	r3, #12
    a43e:	18fb      	adds	r3, r7, r3
    a440:	4a31      	ldr	r2, [pc, #196]	; (a508 <readBytes+0x114>)
    a442:	605a      	str	r2, [r3, #4]
    a444:	230c      	movs	r3, #12
    a446:	18fb      	adds	r3, r7, r3
    a448:	2200      	movs	r2, #0
    a44a:	721a      	strb	r2, [r3, #8]
    a44c:	230c      	movs	r3, #12
    a44e:	18fb      	adds	r3, r7, r3
    a450:	2200      	movs	r2, #0
    a452:	725a      	strb	r2, [r3, #9]
    a454:	230c      	movs	r3, #12
    a456:	18fb      	adds	r3, r7, r3
    a458:	2200      	movs	r2, #0
    a45a:	729a      	strb	r2, [r3, #10]
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};

	/* Write buffer to slave until success. */
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a45c:	e004      	b.n	a468 <readBytes+0x74>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a45e:	69fb      	ldr	r3, [r7, #28]
    a460:	1c5a      	adds	r2, r3, #1
    a462:	61fa      	str	r2, [r7, #28]
    a464:	2bfa      	cmp	r3, #250	; 0xfa
    a466:	d009      	beq.n	a47c <readBytes+0x88>
	while (i2c_master_write_packet_wait(&i2c_master_instance, &packet) !=
    a468:	230c      	movs	r3, #12
    a46a:	18fa      	adds	r2, r7, r3
    a46c:	4b27      	ldr	r3, [pc, #156]	; (a50c <readBytes+0x118>)
    a46e:	0011      	movs	r1, r2
    a470:	0018      	movs	r0, r3
    a472:	4b27      	ldr	r3, [pc, #156]	; (a510 <readBytes+0x11c>)
    a474:	4798      	blx	r3
    a476:	1e03      	subs	r3, r0, #0
    a478:	d1f1      	bne.n	a45e <readBytes+0x6a>
    a47a:	e000      	b.n	a47e <readBytes+0x8a>
			break;
    a47c:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Read from slave until success. */
	timeout = 0;
    a47e:	2300      	movs	r3, #0
    a480:	61fb      	str	r3, [r7, #28]
	packet.data_length = count;
    a482:	1d7b      	adds	r3, r7, #5
    a484:	781b      	ldrb	r3, [r3, #0]
    a486:	b29a      	uxth	r2, r3
    a488:	230c      	movs	r3, #12
    a48a:	18fb      	adds	r3, r7, r3
    a48c:	805a      	strh	r2, [r3, #2]
	packet.data = read_buffer;
    a48e:	230c      	movs	r3, #12
    a490:	18fb      	adds	r3, r7, r3
    a492:	4a20      	ldr	r2, [pc, #128]	; (a514 <readBytes+0x120>)
    a494:	605a      	str	r2, [r3, #4]
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a496:	e004      	b.n	a4a2 <readBytes+0xae>
	STATUS_OK) {
		/* Increment timeout counter and check if timed out. */
		if (timeout++ == MASTER_TIMEOUT) {
    a498:	69fb      	ldr	r3, [r7, #28]
    a49a:	1c5a      	adds	r2, r3, #1
    a49c:	61fa      	str	r2, [r7, #28]
    a49e:	2bfa      	cmp	r3, #250	; 0xfa
    a4a0:	d009      	beq.n	a4b6 <readBytes+0xc2>
	while (i2c_master_read_packet_wait(&i2c_master_instance, &packet) !=
    a4a2:	230c      	movs	r3, #12
    a4a4:	18fa      	adds	r2, r7, r3
    a4a6:	4b19      	ldr	r3, [pc, #100]	; (a50c <readBytes+0x118>)
    a4a8:	0011      	movs	r1, r2
    a4aa:	0018      	movs	r0, r3
    a4ac:	4b1a      	ldr	r3, [pc, #104]	; (a518 <readBytes+0x124>)
    a4ae:	4798      	blx	r3
    a4b0:	1e03      	subs	r3, r0, #0
    a4b2:	d1f1      	bne.n	a498 <readBytes+0xa4>
    a4b4:	e000      	b.n	a4b8 <readBytes+0xc4>
			break;
    a4b6:	46c0      	nop			; (mov r8, r8)
		}
	}
	
	uint8_t i = 0;
    a4b8:	231b      	movs	r3, #27
    a4ba:	18fb      	adds	r3, r7, r3
    a4bc:	2200      	movs	r2, #0
    a4be:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
    a4c0:	231b      	movs	r3, #27
    a4c2:	18fb      	adds	r3, r7, r3
    a4c4:	2200      	movs	r2, #0
    a4c6:	701a      	strb	r2, [r3, #0]
    a4c8:	e011      	b.n	a4ee <readBytes+0xfa>
	{
		dest[i] = read_buffer[i];
    a4ca:	231b      	movs	r3, #27
    a4cc:	18fb      	adds	r3, r7, r3
    a4ce:	781b      	ldrb	r3, [r3, #0]
    a4d0:	683a      	ldr	r2, [r7, #0]
    a4d2:	18d3      	adds	r3, r2, r3
    a4d4:	221b      	movs	r2, #27
    a4d6:	18ba      	adds	r2, r7, r2
    a4d8:	7812      	ldrb	r2, [r2, #0]
    a4da:	490e      	ldr	r1, [pc, #56]	; (a514 <readBytes+0x120>)
    a4dc:	5c8a      	ldrb	r2, [r1, r2]
    a4de:	701a      	strb	r2, [r3, #0]
	for (i=0; i<count; i++)
    a4e0:	231b      	movs	r3, #27
    a4e2:	18fb      	adds	r3, r7, r3
    a4e4:	781a      	ldrb	r2, [r3, #0]
    a4e6:	231b      	movs	r3, #27
    a4e8:	18fb      	adds	r3, r7, r3
    a4ea:	3201      	adds	r2, #1
    a4ec:	701a      	strb	r2, [r3, #0]
    a4ee:	231b      	movs	r3, #27
    a4f0:	18fa      	adds	r2, r7, r3
    a4f2:	1d7b      	adds	r3, r7, #5
    a4f4:	7812      	ldrb	r2, [r2, #0]
    a4f6:	781b      	ldrb	r3, [r3, #0]
    a4f8:	429a      	cmp	r2, r3
    a4fa:	d3e6      	bcc.n	a4ca <readBytes+0xd6>
	}
	return count;
    a4fc:	1d7b      	adds	r3, r7, #5
    a4fe:	781b      	ldrb	r3, [r3, #0]
}
    a500:	0018      	movs	r0, r3
    a502:	46bd      	mov	sp, r7
    a504:	b009      	add	sp, #36	; 0x24
    a506:	bd90      	pop	{r4, r7, pc}
    a508:	20000fac 	.word	0x20000fac
    a50c:	20000cac 	.word	0x20000cac
    a510:	00003d71 	.word	0x00003d71
    a514:	20000cd4 	.word	0x20000cd4
    a518:	00003bb9 	.word	0x00003bb9

0000a51c <CorrectIMUvalues>:

void CorrectIMUvalues(uint8_t connector_orient, uint8_t power_orient){
    a51c:	b580      	push	{r7, lr}
    a51e:	b082      	sub	sp, #8
    a520:	af00      	add	r7, sp, #0
    a522:	0002      	movs	r2, r0
    a524:	1dfb      	adds	r3, r7, #7
    a526:	701a      	strb	r2, [r3, #0]
    a528:	1dbb      	adds	r3, r7, #6
    a52a:	1c0a      	adds	r2, r1, #0
    a52c:	701a      	strb	r2, [r3, #0]
	if((connector_orient == 0 || power_orient == 0)||(connector_orient > 6 || power_orient > 6)){
    a52e:	1dfb      	adds	r3, r7, #7
    a530:	781b      	ldrb	r3, [r3, #0]
    a532:	2b00      	cmp	r3, #0
    a534:	d00b      	beq.n	a54e <CorrectIMUvalues+0x32>
    a536:	1dbb      	adds	r3, r7, #6
    a538:	781b      	ldrb	r3, [r3, #0]
    a53a:	2b00      	cmp	r3, #0
    a53c:	d007      	beq.n	a54e <CorrectIMUvalues+0x32>
    a53e:	1dfb      	adds	r3, r7, #7
    a540:	781b      	ldrb	r3, [r3, #0]
    a542:	2b06      	cmp	r3, #6
    a544:	d803      	bhi.n	a54e <CorrectIMUvalues+0x32>
    a546:	1dbb      	adds	r3, r7, #6
    a548:	781b      	ldrb	r3, [r3, #0]
    a54a:	2b06      	cmp	r3, #6
    a54c:	d92e      	bls.n	a5ac <CorrectIMUvalues+0x90>
		caz = az;
    a54e:	4bf3      	ldr	r3, [pc, #972]	; (a91c <CorrectIMUvalues+0x400>)
    a550:	2200      	movs	r2, #0
    a552:	5e9a      	ldrsh	r2, [r3, r2]
    a554:	4bf2      	ldr	r3, [pc, #968]	; (a920 <CorrectIMUvalues+0x404>)
    a556:	801a      	strh	r2, [r3, #0]
		cgz = gz;
    a558:	4bf2      	ldr	r3, [pc, #968]	; (a924 <CorrectIMUvalues+0x408>)
    a55a:	2200      	movs	r2, #0
    a55c:	5e9a      	ldrsh	r2, [r3, r2]
    a55e:	4bf2      	ldr	r3, [pc, #968]	; (a928 <CorrectIMUvalues+0x40c>)
    a560:	801a      	strh	r2, [r3, #0]
		cmz = mz;
    a562:	4bf2      	ldr	r3, [pc, #968]	; (a92c <CorrectIMUvalues+0x410>)
    a564:	2200      	movs	r2, #0
    a566:	5e9a      	ldrsh	r2, [r3, r2]
    a568:	4bf1      	ldr	r3, [pc, #964]	; (a930 <CorrectIMUvalues+0x414>)
    a56a:	801a      	strh	r2, [r3, #0]
		cax = ax;
    a56c:	4bf1      	ldr	r3, [pc, #964]	; (a934 <CorrectIMUvalues+0x418>)
    a56e:	2200      	movs	r2, #0
    a570:	5e9a      	ldrsh	r2, [r3, r2]
    a572:	4bf1      	ldr	r3, [pc, #964]	; (a938 <CorrectIMUvalues+0x41c>)
    a574:	801a      	strh	r2, [r3, #0]
		cay = ay;
    a576:	4bf1      	ldr	r3, [pc, #964]	; (a93c <CorrectIMUvalues+0x420>)
    a578:	2200      	movs	r2, #0
    a57a:	5e9a      	ldrsh	r2, [r3, r2]
    a57c:	4bf0      	ldr	r3, [pc, #960]	; (a940 <CorrectIMUvalues+0x424>)
    a57e:	801a      	strh	r2, [r3, #0]
		cgx = gx;
    a580:	4bf0      	ldr	r3, [pc, #960]	; (a944 <CorrectIMUvalues+0x428>)
    a582:	2200      	movs	r2, #0
    a584:	5e9a      	ldrsh	r2, [r3, r2]
    a586:	4bf0      	ldr	r3, [pc, #960]	; (a948 <CorrectIMUvalues+0x42c>)
    a588:	801a      	strh	r2, [r3, #0]
		cgy = gy;
    a58a:	4bf0      	ldr	r3, [pc, #960]	; (a94c <CorrectIMUvalues+0x430>)
    a58c:	2200      	movs	r2, #0
    a58e:	5e9a      	ldrsh	r2, [r3, r2]
    a590:	4bef      	ldr	r3, [pc, #956]	; (a950 <CorrectIMUvalues+0x434>)
    a592:	801a      	strh	r2, [r3, #0]
		cmx = mx;
    a594:	4bef      	ldr	r3, [pc, #956]	; (a954 <CorrectIMUvalues+0x438>)
    a596:	2200      	movs	r2, #0
    a598:	5e9a      	ldrsh	r2, [r3, r2]
    a59a:	4bef      	ldr	r3, [pc, #956]	; (a958 <CorrectIMUvalues+0x43c>)
    a59c:	801a      	strh	r2, [r3, #0]
		cmy = my;
    a59e:	4bef      	ldr	r3, [pc, #956]	; (a95c <CorrectIMUvalues+0x440>)
    a5a0:	2200      	movs	r2, #0
    a5a2:	5e9a      	ldrsh	r2, [r3, r2]
    a5a4:	4bee      	ldr	r3, [pc, #952]	; (a960 <CorrectIMUvalues+0x444>)
    a5a6:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
			cmx = mz;
			cmy = mx;
		}
	}
}
    a5a8:	f000 fd5a 	bl	b060 <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_UP){ // Connectors Up
    a5ac:	1dfb      	adds	r3, r7, #7
    a5ae:	781b      	ldrb	r3, [r3, #0]
    a5b0:	2b01      	cmp	r3, #1
    a5b2:	d000      	beq.n	a5b6 <CorrectIMUvalues+0x9a>
    a5b4:	e0d0      	b.n	a758 <CorrectIMUvalues+0x23c>
		caz = az;
    a5b6:	4bd9      	ldr	r3, [pc, #868]	; (a91c <CorrectIMUvalues+0x400>)
    a5b8:	2200      	movs	r2, #0
    a5ba:	5e9a      	ldrsh	r2, [r3, r2]
    a5bc:	4bd8      	ldr	r3, [pc, #864]	; (a920 <CorrectIMUvalues+0x404>)
    a5be:	801a      	strh	r2, [r3, #0]
		cgz = gz;
    a5c0:	4bd8      	ldr	r3, [pc, #864]	; (a924 <CorrectIMUvalues+0x408>)
    a5c2:	2200      	movs	r2, #0
    a5c4:	5e9a      	ldrsh	r2, [r3, r2]
    a5c6:	4bd8      	ldr	r3, [pc, #864]	; (a928 <CorrectIMUvalues+0x40c>)
    a5c8:	801a      	strh	r2, [r3, #0]
		cmz = mz;
    a5ca:	4bd8      	ldr	r3, [pc, #864]	; (a92c <CorrectIMUvalues+0x410>)
    a5cc:	2200      	movs	r2, #0
    a5ce:	5e9a      	ldrsh	r2, [r3, r2]
    a5d0:	4bd7      	ldr	r3, [pc, #860]	; (a930 <CorrectIMUvalues+0x414>)
    a5d2:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
    a5d4:	1dbb      	adds	r3, r7, #6
    a5d6:	781b      	ldrb	r3, [r3, #0]
    a5d8:	2b03      	cmp	r3, #3
    a5da:	d12b      	bne.n	a634 <CorrectIMUvalues+0x118>
			cax = -ay;
    a5dc:	4bd7      	ldr	r3, [pc, #860]	; (a93c <CorrectIMUvalues+0x420>)
    a5de:	2200      	movs	r2, #0
    a5e0:	5e9b      	ldrsh	r3, [r3, r2]
    a5e2:	b29b      	uxth	r3, r3
    a5e4:	425b      	negs	r3, r3
    a5e6:	b29b      	uxth	r3, r3
    a5e8:	b21a      	sxth	r2, r3
    a5ea:	4bd3      	ldr	r3, [pc, #844]	; (a938 <CorrectIMUvalues+0x41c>)
    a5ec:	801a      	strh	r2, [r3, #0]
			cay = ax;
    a5ee:	4bd1      	ldr	r3, [pc, #836]	; (a934 <CorrectIMUvalues+0x418>)
    a5f0:	2200      	movs	r2, #0
    a5f2:	5e9a      	ldrsh	r2, [r3, r2]
    a5f4:	4bd2      	ldr	r3, [pc, #840]	; (a940 <CorrectIMUvalues+0x424>)
    a5f6:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    a5f8:	4bd4      	ldr	r3, [pc, #848]	; (a94c <CorrectIMUvalues+0x430>)
    a5fa:	2200      	movs	r2, #0
    a5fc:	5e9b      	ldrsh	r3, [r3, r2]
    a5fe:	b29b      	uxth	r3, r3
    a600:	425b      	negs	r3, r3
    a602:	b29b      	uxth	r3, r3
    a604:	b21a      	sxth	r2, r3
    a606:	4bd0      	ldr	r3, [pc, #832]	; (a948 <CorrectIMUvalues+0x42c>)
    a608:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    a60a:	4bce      	ldr	r3, [pc, #824]	; (a944 <CorrectIMUvalues+0x428>)
    a60c:	2200      	movs	r2, #0
    a60e:	5e9a      	ldrsh	r2, [r3, r2]
    a610:	4bcf      	ldr	r3, [pc, #828]	; (a950 <CorrectIMUvalues+0x434>)
    a612:	801a      	strh	r2, [r3, #0]
			cmx = my;
    a614:	4bd1      	ldr	r3, [pc, #836]	; (a95c <CorrectIMUvalues+0x440>)
    a616:	2200      	movs	r2, #0
    a618:	5e9a      	ldrsh	r2, [r3, r2]
    a61a:	4bcf      	ldr	r3, [pc, #828]	; (a958 <CorrectIMUvalues+0x43c>)
    a61c:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    a61e:	4bcd      	ldr	r3, [pc, #820]	; (a954 <CorrectIMUvalues+0x438>)
    a620:	2200      	movs	r2, #0
    a622:	5e9b      	ldrsh	r3, [r3, r2]
    a624:	b29b      	uxth	r3, r3
    a626:	425b      	negs	r3, r3
    a628:	b29b      	uxth	r3, r3
    a62a:	b21a      	sxth	r2, r3
    a62c:	4bcc      	ldr	r3, [pc, #816]	; (a960 <CorrectIMUvalues+0x444>)
    a62e:	801a      	strh	r2, [r3, #0]
}
    a630:	f000 fd16 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    a634:	1dbb      	adds	r3, r7, #6
    a636:	781b      	ldrb	r3, [r3, #0]
    a638:	2b04      	cmp	r3, #4
    a63a:	d12b      	bne.n	a694 <CorrectIMUvalues+0x178>
			cax = ay;
    a63c:	4bbf      	ldr	r3, [pc, #764]	; (a93c <CorrectIMUvalues+0x420>)
    a63e:	2200      	movs	r2, #0
    a640:	5e9a      	ldrsh	r2, [r3, r2]
    a642:	4bbd      	ldr	r3, [pc, #756]	; (a938 <CorrectIMUvalues+0x41c>)
    a644:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    a646:	4bbb      	ldr	r3, [pc, #748]	; (a934 <CorrectIMUvalues+0x418>)
    a648:	2200      	movs	r2, #0
    a64a:	5e9b      	ldrsh	r3, [r3, r2]
    a64c:	b29b      	uxth	r3, r3
    a64e:	425b      	negs	r3, r3
    a650:	b29b      	uxth	r3, r3
    a652:	b21a      	sxth	r2, r3
    a654:	4bba      	ldr	r3, [pc, #744]	; (a940 <CorrectIMUvalues+0x424>)
    a656:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a658:	4bbc      	ldr	r3, [pc, #752]	; (a94c <CorrectIMUvalues+0x430>)
    a65a:	2200      	movs	r2, #0
    a65c:	5e9a      	ldrsh	r2, [r3, r2]
    a65e:	4bba      	ldr	r3, [pc, #744]	; (a948 <CorrectIMUvalues+0x42c>)
    a660:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    a662:	4bb8      	ldr	r3, [pc, #736]	; (a944 <CorrectIMUvalues+0x428>)
    a664:	2200      	movs	r2, #0
    a666:	5e9b      	ldrsh	r3, [r3, r2]
    a668:	b29b      	uxth	r3, r3
    a66a:	425b      	negs	r3, r3
    a66c:	b29b      	uxth	r3, r3
    a66e:	b21a      	sxth	r2, r3
    a670:	4bb7      	ldr	r3, [pc, #732]	; (a950 <CorrectIMUvalues+0x434>)
    a672:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a674:	4bb9      	ldr	r3, [pc, #740]	; (a95c <CorrectIMUvalues+0x440>)
    a676:	2200      	movs	r2, #0
    a678:	5e9b      	ldrsh	r3, [r3, r2]
    a67a:	b29b      	uxth	r3, r3
    a67c:	425b      	negs	r3, r3
    a67e:	b29b      	uxth	r3, r3
    a680:	b21a      	sxth	r2, r3
    a682:	4bb5      	ldr	r3, [pc, #724]	; (a958 <CorrectIMUvalues+0x43c>)
    a684:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    a686:	4bb3      	ldr	r3, [pc, #716]	; (a954 <CorrectIMUvalues+0x438>)
    a688:	2200      	movs	r2, #0
    a68a:	5e9a      	ldrsh	r2, [r3, r2]
    a68c:	4bb4      	ldr	r3, [pc, #720]	; (a960 <CorrectIMUvalues+0x444>)
    a68e:	801a      	strh	r2, [r3, #0]
}
    a690:	f000 fce6 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    a694:	1dbb      	adds	r3, r7, #6
    a696:	781b      	ldrb	r3, [r3, #0]
    a698:	2b05      	cmp	r3, #5
    a69a:	d137      	bne.n	a70c <CorrectIMUvalues+0x1f0>
			cax = -ax;
    a69c:	4ba5      	ldr	r3, [pc, #660]	; (a934 <CorrectIMUvalues+0x418>)
    a69e:	2200      	movs	r2, #0
    a6a0:	5e9b      	ldrsh	r3, [r3, r2]
    a6a2:	b29b      	uxth	r3, r3
    a6a4:	425b      	negs	r3, r3
    a6a6:	b29b      	uxth	r3, r3
    a6a8:	b21a      	sxth	r2, r3
    a6aa:	4ba3      	ldr	r3, [pc, #652]	; (a938 <CorrectIMUvalues+0x41c>)
    a6ac:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    a6ae:	4ba3      	ldr	r3, [pc, #652]	; (a93c <CorrectIMUvalues+0x420>)
    a6b0:	2200      	movs	r2, #0
    a6b2:	5e9b      	ldrsh	r3, [r3, r2]
    a6b4:	b29b      	uxth	r3, r3
    a6b6:	425b      	negs	r3, r3
    a6b8:	b29b      	uxth	r3, r3
    a6ba:	b21a      	sxth	r2, r3
    a6bc:	4ba0      	ldr	r3, [pc, #640]	; (a940 <CorrectIMUvalues+0x424>)
    a6be:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    a6c0:	4ba0      	ldr	r3, [pc, #640]	; (a944 <CorrectIMUvalues+0x428>)
    a6c2:	2200      	movs	r2, #0
    a6c4:	5e9b      	ldrsh	r3, [r3, r2]
    a6c6:	b29b      	uxth	r3, r3
    a6c8:	425b      	negs	r3, r3
    a6ca:	b29b      	uxth	r3, r3
    a6cc:	b21a      	sxth	r2, r3
    a6ce:	4b9e      	ldr	r3, [pc, #632]	; (a948 <CorrectIMUvalues+0x42c>)
    a6d0:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    a6d2:	4b9e      	ldr	r3, [pc, #632]	; (a94c <CorrectIMUvalues+0x430>)
    a6d4:	2200      	movs	r2, #0
    a6d6:	5e9b      	ldrsh	r3, [r3, r2]
    a6d8:	b29b      	uxth	r3, r3
    a6da:	425b      	negs	r3, r3
    a6dc:	b29b      	uxth	r3, r3
    a6de:	b21a      	sxth	r2, r3
    a6e0:	4b9b      	ldr	r3, [pc, #620]	; (a950 <CorrectIMUvalues+0x434>)
    a6e2:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    a6e4:	4b9b      	ldr	r3, [pc, #620]	; (a954 <CorrectIMUvalues+0x438>)
    a6e6:	2200      	movs	r2, #0
    a6e8:	5e9b      	ldrsh	r3, [r3, r2]
    a6ea:	b29b      	uxth	r3, r3
    a6ec:	425b      	negs	r3, r3
    a6ee:	b29b      	uxth	r3, r3
    a6f0:	b21a      	sxth	r2, r3
    a6f2:	4b99      	ldr	r3, [pc, #612]	; (a958 <CorrectIMUvalues+0x43c>)
    a6f4:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    a6f6:	4b99      	ldr	r3, [pc, #612]	; (a95c <CorrectIMUvalues+0x440>)
    a6f8:	2200      	movs	r2, #0
    a6fa:	5e9b      	ldrsh	r3, [r3, r2]
    a6fc:	b29b      	uxth	r3, r3
    a6fe:	425b      	negs	r3, r3
    a700:	b29b      	uxth	r3, r3
    a702:	b21a      	sxth	r2, r3
    a704:	4b96      	ldr	r3, [pc, #600]	; (a960 <CorrectIMUvalues+0x444>)
    a706:	801a      	strh	r2, [r3, #0]
}
    a708:	f000 fcaa 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    a70c:	1dbb      	adds	r3, r7, #6
    a70e:	781b      	ldrb	r3, [r3, #0]
    a710:	2b06      	cmp	r3, #6
    a712:	d001      	beq.n	a718 <CorrectIMUvalues+0x1fc>
    a714:	f000 fca4 	bl	b060 <CorrectIMUvalues+0xb44>
			cax = ax;
    a718:	4b86      	ldr	r3, [pc, #536]	; (a934 <CorrectIMUvalues+0x418>)
    a71a:	2200      	movs	r2, #0
    a71c:	5e9a      	ldrsh	r2, [r3, r2]
    a71e:	4b86      	ldr	r3, [pc, #536]	; (a938 <CorrectIMUvalues+0x41c>)
    a720:	801a      	strh	r2, [r3, #0]
			cay = ay;
    a722:	4b86      	ldr	r3, [pc, #536]	; (a93c <CorrectIMUvalues+0x420>)
    a724:	2200      	movs	r2, #0
    a726:	5e9a      	ldrsh	r2, [r3, r2]
    a728:	4b85      	ldr	r3, [pc, #532]	; (a940 <CorrectIMUvalues+0x424>)
    a72a:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    a72c:	4b85      	ldr	r3, [pc, #532]	; (a944 <CorrectIMUvalues+0x428>)
    a72e:	2200      	movs	r2, #0
    a730:	5e9a      	ldrsh	r2, [r3, r2]
    a732:	4b85      	ldr	r3, [pc, #532]	; (a948 <CorrectIMUvalues+0x42c>)
    a734:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    a736:	4b85      	ldr	r3, [pc, #532]	; (a94c <CorrectIMUvalues+0x430>)
    a738:	2200      	movs	r2, #0
    a73a:	5e9a      	ldrsh	r2, [r3, r2]
    a73c:	4b84      	ldr	r3, [pc, #528]	; (a950 <CorrectIMUvalues+0x434>)
    a73e:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    a740:	4b84      	ldr	r3, [pc, #528]	; (a954 <CorrectIMUvalues+0x438>)
    a742:	2200      	movs	r2, #0
    a744:	5e9a      	ldrsh	r2, [r3, r2]
    a746:	4b84      	ldr	r3, [pc, #528]	; (a958 <CorrectIMUvalues+0x43c>)
    a748:	801a      	strh	r2, [r3, #0]
			cmy = my;
    a74a:	4b84      	ldr	r3, [pc, #528]	; (a95c <CorrectIMUvalues+0x440>)
    a74c:	2200      	movs	r2, #0
    a74e:	5e9a      	ldrsh	r2, [r3, r2]
    a750:	4b83      	ldr	r3, [pc, #524]	; (a960 <CorrectIMUvalues+0x444>)
    a752:	801a      	strh	r2, [r3, #0]
}
    a754:	f000 fc84 	bl	b060 <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_DOWN){ // Connectors Down
    a758:	1dfb      	adds	r3, r7, #7
    a75a:	781b      	ldrb	r3, [r3, #0]
    a75c:	2b02      	cmp	r3, #2
    a75e:	d000      	beq.n	a762 <CorrectIMUvalues+0x246>
    a760:	e100      	b.n	a964 <CorrectIMUvalues+0x448>
		caz = -az;
    a762:	4b6e      	ldr	r3, [pc, #440]	; (a91c <CorrectIMUvalues+0x400>)
    a764:	2200      	movs	r2, #0
    a766:	5e9b      	ldrsh	r3, [r3, r2]
    a768:	b29b      	uxth	r3, r3
    a76a:	425b      	negs	r3, r3
    a76c:	b29b      	uxth	r3, r3
    a76e:	b21a      	sxth	r2, r3
    a770:	4b6b      	ldr	r3, [pc, #428]	; (a920 <CorrectIMUvalues+0x404>)
    a772:	801a      	strh	r2, [r3, #0]
		cgz = -gz;
    a774:	4b6b      	ldr	r3, [pc, #428]	; (a924 <CorrectIMUvalues+0x408>)
    a776:	2200      	movs	r2, #0
    a778:	5e9b      	ldrsh	r3, [r3, r2]
    a77a:	b29b      	uxth	r3, r3
    a77c:	425b      	negs	r3, r3
    a77e:	b29b      	uxth	r3, r3
    a780:	b21a      	sxth	r2, r3
    a782:	4b69      	ldr	r3, [pc, #420]	; (a928 <CorrectIMUvalues+0x40c>)
    a784:	801a      	strh	r2, [r3, #0]
		cmz = -mz;
    a786:	4b69      	ldr	r3, [pc, #420]	; (a92c <CorrectIMUvalues+0x410>)
    a788:	2200      	movs	r2, #0
    a78a:	5e9b      	ldrsh	r3, [r3, r2]
    a78c:	b29b      	uxth	r3, r3
    a78e:	425b      	negs	r3, r3
    a790:	b29b      	uxth	r3, r3
    a792:	b21a      	sxth	r2, r3
    a794:	4b66      	ldr	r3, [pc, #408]	; (a930 <CorrectIMUvalues+0x414>)
    a796:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_LEFT){ // Power Left
    a798:	1dbb      	adds	r3, r7, #6
    a79a:	781b      	ldrb	r3, [r3, #0]
    a79c:	2b03      	cmp	r3, #3
    a79e:	d127      	bne.n	a7f0 <CorrectIMUvalues+0x2d4>
			cax = ay;
    a7a0:	4b66      	ldr	r3, [pc, #408]	; (a93c <CorrectIMUvalues+0x420>)
    a7a2:	2200      	movs	r2, #0
    a7a4:	5e9a      	ldrsh	r2, [r3, r2]
    a7a6:	4b64      	ldr	r3, [pc, #400]	; (a938 <CorrectIMUvalues+0x41c>)
    a7a8:	801a      	strh	r2, [r3, #0]
			cay = ax;
    a7aa:	4b62      	ldr	r3, [pc, #392]	; (a934 <CorrectIMUvalues+0x418>)
    a7ac:	2200      	movs	r2, #0
    a7ae:	5e9a      	ldrsh	r2, [r3, r2]
    a7b0:	4b63      	ldr	r3, [pc, #396]	; (a940 <CorrectIMUvalues+0x424>)
    a7b2:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a7b4:	4b65      	ldr	r3, [pc, #404]	; (a94c <CorrectIMUvalues+0x430>)
    a7b6:	2200      	movs	r2, #0
    a7b8:	5e9a      	ldrsh	r2, [r3, r2]
    a7ba:	4b63      	ldr	r3, [pc, #396]	; (a948 <CorrectIMUvalues+0x42c>)
    a7bc:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    a7be:	4b61      	ldr	r3, [pc, #388]	; (a944 <CorrectIMUvalues+0x428>)
    a7c0:	2200      	movs	r2, #0
    a7c2:	5e9a      	ldrsh	r2, [r3, r2]
    a7c4:	4b62      	ldr	r3, [pc, #392]	; (a950 <CorrectIMUvalues+0x434>)
    a7c6:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a7c8:	4b64      	ldr	r3, [pc, #400]	; (a95c <CorrectIMUvalues+0x440>)
    a7ca:	2200      	movs	r2, #0
    a7cc:	5e9b      	ldrsh	r3, [r3, r2]
    a7ce:	b29b      	uxth	r3, r3
    a7d0:	425b      	negs	r3, r3
    a7d2:	b29b      	uxth	r3, r3
    a7d4:	b21a      	sxth	r2, r3
    a7d6:	4b60      	ldr	r3, [pc, #384]	; (a958 <CorrectIMUvalues+0x43c>)
    a7d8:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    a7da:	4b5e      	ldr	r3, [pc, #376]	; (a954 <CorrectIMUvalues+0x438>)
    a7dc:	2200      	movs	r2, #0
    a7de:	5e9b      	ldrsh	r3, [r3, r2]
    a7e0:	b29b      	uxth	r3, r3
    a7e2:	425b      	negs	r3, r3
    a7e4:	b29b      	uxth	r3, r3
    a7e6:	b21a      	sxth	r2, r3
    a7e8:	4b5d      	ldr	r3, [pc, #372]	; (a960 <CorrectIMUvalues+0x444>)
    a7ea:	801a      	strh	r2, [r3, #0]
}
    a7ec:	f000 fc38 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    a7f0:	1dbb      	adds	r3, r7, #6
    a7f2:	781b      	ldrb	r3, [r3, #0]
    a7f4:	2b04      	cmp	r3, #4
    a7f6:	d12f      	bne.n	a858 <CorrectIMUvalues+0x33c>
			cax = -ay;
    a7f8:	4b50      	ldr	r3, [pc, #320]	; (a93c <CorrectIMUvalues+0x420>)
    a7fa:	2200      	movs	r2, #0
    a7fc:	5e9b      	ldrsh	r3, [r3, r2]
    a7fe:	b29b      	uxth	r3, r3
    a800:	425b      	negs	r3, r3
    a802:	b29b      	uxth	r3, r3
    a804:	b21a      	sxth	r2, r3
    a806:	4b4c      	ldr	r3, [pc, #304]	; (a938 <CorrectIMUvalues+0x41c>)
    a808:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    a80a:	4b4a      	ldr	r3, [pc, #296]	; (a934 <CorrectIMUvalues+0x418>)
    a80c:	2200      	movs	r2, #0
    a80e:	5e9b      	ldrsh	r3, [r3, r2]
    a810:	b29b      	uxth	r3, r3
    a812:	425b      	negs	r3, r3
    a814:	b29b      	uxth	r3, r3
    a816:	b21a      	sxth	r2, r3
    a818:	4b49      	ldr	r3, [pc, #292]	; (a940 <CorrectIMUvalues+0x424>)
    a81a:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    a81c:	4b4b      	ldr	r3, [pc, #300]	; (a94c <CorrectIMUvalues+0x430>)
    a81e:	2200      	movs	r2, #0
    a820:	5e9b      	ldrsh	r3, [r3, r2]
    a822:	b29b      	uxth	r3, r3
    a824:	425b      	negs	r3, r3
    a826:	b29b      	uxth	r3, r3
    a828:	b21a      	sxth	r2, r3
    a82a:	4b47      	ldr	r3, [pc, #284]	; (a948 <CorrectIMUvalues+0x42c>)
    a82c:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    a82e:	4b45      	ldr	r3, [pc, #276]	; (a944 <CorrectIMUvalues+0x428>)
    a830:	2200      	movs	r2, #0
    a832:	5e9b      	ldrsh	r3, [r3, r2]
    a834:	b29b      	uxth	r3, r3
    a836:	425b      	negs	r3, r3
    a838:	b29b      	uxth	r3, r3
    a83a:	b21a      	sxth	r2, r3
    a83c:	4b44      	ldr	r3, [pc, #272]	; (a950 <CorrectIMUvalues+0x434>)
    a83e:	801a      	strh	r2, [r3, #0]
			cmx = my;
    a840:	4b46      	ldr	r3, [pc, #280]	; (a95c <CorrectIMUvalues+0x440>)
    a842:	2200      	movs	r2, #0
    a844:	5e9a      	ldrsh	r2, [r3, r2]
    a846:	4b44      	ldr	r3, [pc, #272]	; (a958 <CorrectIMUvalues+0x43c>)
    a848:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    a84a:	4b42      	ldr	r3, [pc, #264]	; (a954 <CorrectIMUvalues+0x438>)
    a84c:	2200      	movs	r2, #0
    a84e:	5e9a      	ldrsh	r2, [r3, r2]
    a850:	4b43      	ldr	r3, [pc, #268]	; (a960 <CorrectIMUvalues+0x444>)
    a852:	801a      	strh	r2, [r3, #0]
}
    a854:	f000 fc04 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    a858:	1dbb      	adds	r3, r7, #6
    a85a:	781b      	ldrb	r3, [r3, #0]
    a85c:	2b05      	cmp	r3, #5
    a85e:	d12b      	bne.n	a8b8 <CorrectIMUvalues+0x39c>
			cax = ax;
    a860:	4b34      	ldr	r3, [pc, #208]	; (a934 <CorrectIMUvalues+0x418>)
    a862:	2200      	movs	r2, #0
    a864:	5e9a      	ldrsh	r2, [r3, r2]
    a866:	4b34      	ldr	r3, [pc, #208]	; (a938 <CorrectIMUvalues+0x41c>)
    a868:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    a86a:	4b34      	ldr	r3, [pc, #208]	; (a93c <CorrectIMUvalues+0x420>)
    a86c:	2200      	movs	r2, #0
    a86e:	5e9b      	ldrsh	r3, [r3, r2]
    a870:	b29b      	uxth	r3, r3
    a872:	425b      	negs	r3, r3
    a874:	b29b      	uxth	r3, r3
    a876:	b21a      	sxth	r2, r3
    a878:	4b31      	ldr	r3, [pc, #196]	; (a940 <CorrectIMUvalues+0x424>)
    a87a:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    a87c:	4b31      	ldr	r3, [pc, #196]	; (a944 <CorrectIMUvalues+0x428>)
    a87e:	2200      	movs	r2, #0
    a880:	5e9a      	ldrsh	r2, [r3, r2]
    a882:	4b31      	ldr	r3, [pc, #196]	; (a948 <CorrectIMUvalues+0x42c>)
    a884:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    a886:	4b31      	ldr	r3, [pc, #196]	; (a94c <CorrectIMUvalues+0x430>)
    a888:	2200      	movs	r2, #0
    a88a:	5e9b      	ldrsh	r3, [r3, r2]
    a88c:	b29b      	uxth	r3, r3
    a88e:	425b      	negs	r3, r3
    a890:	b29b      	uxth	r3, r3
    a892:	b21a      	sxth	r2, r3
    a894:	4b2e      	ldr	r3, [pc, #184]	; (a950 <CorrectIMUvalues+0x434>)
    a896:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    a898:	4b2e      	ldr	r3, [pc, #184]	; (a954 <CorrectIMUvalues+0x438>)
    a89a:	2200      	movs	r2, #0
    a89c:	5e9a      	ldrsh	r2, [r3, r2]
    a89e:	4b2e      	ldr	r3, [pc, #184]	; (a958 <CorrectIMUvalues+0x43c>)
    a8a0:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    a8a2:	4b2e      	ldr	r3, [pc, #184]	; (a95c <CorrectIMUvalues+0x440>)
    a8a4:	2200      	movs	r2, #0
    a8a6:	5e9b      	ldrsh	r3, [r3, r2]
    a8a8:	b29b      	uxth	r3, r3
    a8aa:	425b      	negs	r3, r3
    a8ac:	b29b      	uxth	r3, r3
    a8ae:	b21a      	sxth	r2, r3
    a8b0:	4b2b      	ldr	r3, [pc, #172]	; (a960 <CorrectIMUvalues+0x444>)
    a8b2:	801a      	strh	r2, [r3, #0]
}
    a8b4:	f000 fbd4 	bl	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    a8b8:	1dbb      	adds	r3, r7, #6
    a8ba:	781b      	ldrb	r3, [r3, #0]
    a8bc:	2b06      	cmp	r3, #6
    a8be:	d001      	beq.n	a8c4 <CorrectIMUvalues+0x3a8>
    a8c0:	f000 fbce 	bl	b060 <CorrectIMUvalues+0xb44>
			cax = -ax;
    a8c4:	4b1b      	ldr	r3, [pc, #108]	; (a934 <CorrectIMUvalues+0x418>)
    a8c6:	2200      	movs	r2, #0
    a8c8:	5e9b      	ldrsh	r3, [r3, r2]
    a8ca:	b29b      	uxth	r3, r3
    a8cc:	425b      	negs	r3, r3
    a8ce:	b29b      	uxth	r3, r3
    a8d0:	b21a      	sxth	r2, r3
    a8d2:	4b19      	ldr	r3, [pc, #100]	; (a938 <CorrectIMUvalues+0x41c>)
    a8d4:	801a      	strh	r2, [r3, #0]
			cay = ay;
    a8d6:	4b19      	ldr	r3, [pc, #100]	; (a93c <CorrectIMUvalues+0x420>)
    a8d8:	2200      	movs	r2, #0
    a8da:	5e9a      	ldrsh	r2, [r3, r2]
    a8dc:	4b18      	ldr	r3, [pc, #96]	; (a940 <CorrectIMUvalues+0x424>)
    a8de:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    a8e0:	4b18      	ldr	r3, [pc, #96]	; (a944 <CorrectIMUvalues+0x428>)
    a8e2:	2200      	movs	r2, #0
    a8e4:	5e9b      	ldrsh	r3, [r3, r2]
    a8e6:	b29b      	uxth	r3, r3
    a8e8:	425b      	negs	r3, r3
    a8ea:	b29b      	uxth	r3, r3
    a8ec:	b21a      	sxth	r2, r3
    a8ee:	4b16      	ldr	r3, [pc, #88]	; (a948 <CorrectIMUvalues+0x42c>)
    a8f0:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    a8f2:	4b16      	ldr	r3, [pc, #88]	; (a94c <CorrectIMUvalues+0x430>)
    a8f4:	2200      	movs	r2, #0
    a8f6:	5e9a      	ldrsh	r2, [r3, r2]
    a8f8:	4b15      	ldr	r3, [pc, #84]	; (a950 <CorrectIMUvalues+0x434>)
    a8fa:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    a8fc:	4b15      	ldr	r3, [pc, #84]	; (a954 <CorrectIMUvalues+0x438>)
    a8fe:	2200      	movs	r2, #0
    a900:	5e9b      	ldrsh	r3, [r3, r2]
    a902:	b29b      	uxth	r3, r3
    a904:	425b      	negs	r3, r3
    a906:	b29b      	uxth	r3, r3
    a908:	b21a      	sxth	r2, r3
    a90a:	4b13      	ldr	r3, [pc, #76]	; (a958 <CorrectIMUvalues+0x43c>)
    a90c:	801a      	strh	r2, [r3, #0]
			cmy = my;
    a90e:	4b13      	ldr	r3, [pc, #76]	; (a95c <CorrectIMUvalues+0x440>)
    a910:	2200      	movs	r2, #0
    a912:	5e9a      	ldrsh	r2, [r3, r2]
    a914:	4b12      	ldr	r3, [pc, #72]	; (a960 <CorrectIMUvalues+0x444>)
    a916:	801a      	strh	r2, [r3, #0]
}
    a918:	e3a2      	b.n	b060 <CorrectIMUvalues+0xb44>
    a91a:	46c0      	nop			; (mov r8, r8)
    a91c:	200002ee 	.word	0x200002ee
    a920:	20000300 	.word	0x20000300
    a924:	200002e8 	.word	0x200002e8
    a928:	200002fa 	.word	0x200002fa
    a92c:	200002f4 	.word	0x200002f4
    a930:	20000306 	.word	0x20000306
    a934:	200002ea 	.word	0x200002ea
    a938:	200002fc 	.word	0x200002fc
    a93c:	200002ec 	.word	0x200002ec
    a940:	200002fe 	.word	0x200002fe
    a944:	200002e4 	.word	0x200002e4
    a948:	200002f6 	.word	0x200002f6
    a94c:	200002e6 	.word	0x200002e6
    a950:	200002f8 	.word	0x200002f8
    a954:	200002f0 	.word	0x200002f0
    a958:	20000302 	.word	0x20000302
    a95c:	200002f2 	.word	0x200002f2
    a960:	20000304 	.word	0x20000304
	} else if(connector_orient == ORIENT_LEFT){ // Connectors Left
    a964:	1dfb      	adds	r3, r7, #7
    a966:	781b      	ldrb	r3, [r3, #0]
    a968:	2b03      	cmp	r3, #3
    a96a:	d000      	beq.n	a96e <CorrectIMUvalues+0x452>
    a96c:	e0cf      	b.n	ab0e <CorrectIMUvalues+0x5f2>
		caz = ax;
    a96e:	4bd4      	ldr	r3, [pc, #848]	; (acc0 <CorrectIMUvalues+0x7a4>)
    a970:	2200      	movs	r2, #0
    a972:	5e9a      	ldrsh	r2, [r3, r2]
    a974:	4bd3      	ldr	r3, [pc, #844]	; (acc4 <CorrectIMUvalues+0x7a8>)
    a976:	801a      	strh	r2, [r3, #0]
		cgz = gx;
    a978:	4bd3      	ldr	r3, [pc, #844]	; (acc8 <CorrectIMUvalues+0x7ac>)
    a97a:	2200      	movs	r2, #0
    a97c:	5e9a      	ldrsh	r2, [r3, r2]
    a97e:	4bd3      	ldr	r3, [pc, #844]	; (accc <CorrectIMUvalues+0x7b0>)
    a980:	801a      	strh	r2, [r3, #0]
		cmz = -mx;
    a982:	4bd3      	ldr	r3, [pc, #844]	; (acd0 <CorrectIMUvalues+0x7b4>)
    a984:	2200      	movs	r2, #0
    a986:	5e9b      	ldrsh	r3, [r3, r2]
    a988:	b29b      	uxth	r3, r3
    a98a:	425b      	negs	r3, r3
    a98c:	b29b      	uxth	r3, r3
    a98e:	b21a      	sxth	r2, r3
    a990:	4bd0      	ldr	r3, [pc, #832]	; (acd4 <CorrectIMUvalues+0x7b8>)
    a992:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    a994:	1dbb      	adds	r3, r7, #6
    a996:	781b      	ldrb	r3, [r3, #0]
    a998:	2b01      	cmp	r3, #1
    a99a:	d122      	bne.n	a9e2 <CorrectIMUvalues+0x4c6>
			cax = ay;
    a99c:	4bce      	ldr	r3, [pc, #824]	; (acd8 <CorrectIMUvalues+0x7bc>)
    a99e:	2200      	movs	r2, #0
    a9a0:	5e9a      	ldrsh	r2, [r3, r2]
    a9a2:	4bce      	ldr	r3, [pc, #824]	; (acdc <CorrectIMUvalues+0x7c0>)
    a9a4:	801a      	strh	r2, [r3, #0]
			cay = az;
    a9a6:	4bce      	ldr	r3, [pc, #824]	; (ace0 <CorrectIMUvalues+0x7c4>)
    a9a8:	2200      	movs	r2, #0
    a9aa:	5e9a      	ldrsh	r2, [r3, r2]
    a9ac:	4bcd      	ldr	r3, [pc, #820]	; (ace4 <CorrectIMUvalues+0x7c8>)
    a9ae:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    a9b0:	4bcd      	ldr	r3, [pc, #820]	; (ace8 <CorrectIMUvalues+0x7cc>)
    a9b2:	2200      	movs	r2, #0
    a9b4:	5e9a      	ldrsh	r2, [r3, r2]
    a9b6:	4bcd      	ldr	r3, [pc, #820]	; (acec <CorrectIMUvalues+0x7d0>)
    a9b8:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    a9ba:	4bcd      	ldr	r3, [pc, #820]	; (acf0 <CorrectIMUvalues+0x7d4>)
    a9bc:	2200      	movs	r2, #0
    a9be:	5e9a      	ldrsh	r2, [r3, r2]
    a9c0:	4bcc      	ldr	r3, [pc, #816]	; (acf4 <CorrectIMUvalues+0x7d8>)
    a9c2:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    a9c4:	4bcc      	ldr	r3, [pc, #816]	; (acf8 <CorrectIMUvalues+0x7dc>)
    a9c6:	2200      	movs	r2, #0
    a9c8:	5e9b      	ldrsh	r3, [r3, r2]
    a9ca:	b29b      	uxth	r3, r3
    a9cc:	425b      	negs	r3, r3
    a9ce:	b29b      	uxth	r3, r3
    a9d0:	b21a      	sxth	r2, r3
    a9d2:	4bca      	ldr	r3, [pc, #808]	; (acfc <CorrectIMUvalues+0x7e0>)
    a9d4:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    a9d6:	4bca      	ldr	r3, [pc, #808]	; (ad00 <CorrectIMUvalues+0x7e4>)
    a9d8:	2200      	movs	r2, #0
    a9da:	5e9a      	ldrsh	r2, [r3, r2]
    a9dc:	4bc9      	ldr	r3, [pc, #804]	; (ad04 <CorrectIMUvalues+0x7e8>)
    a9de:	801a      	strh	r2, [r3, #0]
}
    a9e0:	e33e      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    a9e2:	1dbb      	adds	r3, r7, #6
    a9e4:	781b      	ldrb	r3, [r3, #0]
    a9e6:	2b02      	cmp	r3, #2
    a9e8:	d132      	bne.n	aa50 <CorrectIMUvalues+0x534>
			cax = -ay;
    a9ea:	4bbb      	ldr	r3, [pc, #748]	; (acd8 <CorrectIMUvalues+0x7bc>)
    a9ec:	2200      	movs	r2, #0
    a9ee:	5e9b      	ldrsh	r3, [r3, r2]
    a9f0:	b29b      	uxth	r3, r3
    a9f2:	425b      	negs	r3, r3
    a9f4:	b29b      	uxth	r3, r3
    a9f6:	b21a      	sxth	r2, r3
    a9f8:	4bb8      	ldr	r3, [pc, #736]	; (acdc <CorrectIMUvalues+0x7c0>)
    a9fa:	801a      	strh	r2, [r3, #0]
			cay = -az;
    a9fc:	4bb8      	ldr	r3, [pc, #736]	; (ace0 <CorrectIMUvalues+0x7c4>)
    a9fe:	2200      	movs	r2, #0
    aa00:	5e9b      	ldrsh	r3, [r3, r2]
    aa02:	b29b      	uxth	r3, r3
    aa04:	425b      	negs	r3, r3
    aa06:	b29b      	uxth	r3, r3
    aa08:	b21a      	sxth	r2, r3
    aa0a:	4bb6      	ldr	r3, [pc, #728]	; (ace4 <CorrectIMUvalues+0x7c8>)
    aa0c:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    aa0e:	4bb6      	ldr	r3, [pc, #728]	; (ace8 <CorrectIMUvalues+0x7cc>)
    aa10:	2200      	movs	r2, #0
    aa12:	5e9b      	ldrsh	r3, [r3, r2]
    aa14:	b29b      	uxth	r3, r3
    aa16:	425b      	negs	r3, r3
    aa18:	b29b      	uxth	r3, r3
    aa1a:	b21a      	sxth	r2, r3
    aa1c:	4bb3      	ldr	r3, [pc, #716]	; (acec <CorrectIMUvalues+0x7d0>)
    aa1e:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    aa20:	4bb3      	ldr	r3, [pc, #716]	; (acf0 <CorrectIMUvalues+0x7d4>)
    aa22:	2200      	movs	r2, #0
    aa24:	5e9b      	ldrsh	r3, [r3, r2]
    aa26:	b29b      	uxth	r3, r3
    aa28:	425b      	negs	r3, r3
    aa2a:	b29b      	uxth	r3, r3
    aa2c:	b21a      	sxth	r2, r3
    aa2e:	4bb1      	ldr	r3, [pc, #708]	; (acf4 <CorrectIMUvalues+0x7d8>)
    aa30:	801a      	strh	r2, [r3, #0]
			cmx = my;
    aa32:	4bb1      	ldr	r3, [pc, #708]	; (acf8 <CorrectIMUvalues+0x7dc>)
    aa34:	2200      	movs	r2, #0
    aa36:	5e9a      	ldrsh	r2, [r3, r2]
    aa38:	4bb0      	ldr	r3, [pc, #704]	; (acfc <CorrectIMUvalues+0x7e0>)
    aa3a:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    aa3c:	4bb0      	ldr	r3, [pc, #704]	; (ad00 <CorrectIMUvalues+0x7e4>)
    aa3e:	2200      	movs	r2, #0
    aa40:	5e9b      	ldrsh	r3, [r3, r2]
    aa42:	b29b      	uxth	r3, r3
    aa44:	425b      	negs	r3, r3
    aa46:	b29b      	uxth	r3, r3
    aa48:	b21a      	sxth	r2, r3
    aa4a:	4bae      	ldr	r3, [pc, #696]	; (ad04 <CorrectIMUvalues+0x7e8>)
    aa4c:	801a      	strh	r2, [r3, #0]
}
    aa4e:	e307      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    aa50:	1dbb      	adds	r3, r7, #6
    aa52:	781b      	ldrb	r3, [r3, #0]
    aa54:	2b05      	cmp	r3, #5
    aa56:	d12e      	bne.n	aab6 <CorrectIMUvalues+0x59a>
			cax = az;
    aa58:	4ba1      	ldr	r3, [pc, #644]	; (ace0 <CorrectIMUvalues+0x7c4>)
    aa5a:	2200      	movs	r2, #0
    aa5c:	5e9a      	ldrsh	r2, [r3, r2]
    aa5e:	4b9f      	ldr	r3, [pc, #636]	; (acdc <CorrectIMUvalues+0x7c0>)
    aa60:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    aa62:	4b9d      	ldr	r3, [pc, #628]	; (acd8 <CorrectIMUvalues+0x7bc>)
    aa64:	2200      	movs	r2, #0
    aa66:	5e9b      	ldrsh	r3, [r3, r2]
    aa68:	b29b      	uxth	r3, r3
    aa6a:	425b      	negs	r3, r3
    aa6c:	b29b      	uxth	r3, r3
    aa6e:	b21a      	sxth	r2, r3
    aa70:	4b9c      	ldr	r3, [pc, #624]	; (ace4 <CorrectIMUvalues+0x7c8>)
    aa72:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    aa74:	4b9e      	ldr	r3, [pc, #632]	; (acf0 <CorrectIMUvalues+0x7d4>)
    aa76:	2200      	movs	r2, #0
    aa78:	5e9a      	ldrsh	r2, [r3, r2]
    aa7a:	4b9c      	ldr	r3, [pc, #624]	; (acec <CorrectIMUvalues+0x7d0>)
    aa7c:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    aa7e:	4b9a      	ldr	r3, [pc, #616]	; (ace8 <CorrectIMUvalues+0x7cc>)
    aa80:	2200      	movs	r2, #0
    aa82:	5e9b      	ldrsh	r3, [r3, r2]
    aa84:	b29b      	uxth	r3, r3
    aa86:	425b      	negs	r3, r3
    aa88:	b29b      	uxth	r3, r3
    aa8a:	b21a      	sxth	r2, r3
    aa8c:	4b99      	ldr	r3, [pc, #612]	; (acf4 <CorrectIMUvalues+0x7d8>)
    aa8e:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    aa90:	4b9b      	ldr	r3, [pc, #620]	; (ad00 <CorrectIMUvalues+0x7e4>)
    aa92:	2200      	movs	r2, #0
    aa94:	5e9b      	ldrsh	r3, [r3, r2]
    aa96:	b29b      	uxth	r3, r3
    aa98:	425b      	negs	r3, r3
    aa9a:	b29b      	uxth	r3, r3
    aa9c:	b21a      	sxth	r2, r3
    aa9e:	4b97      	ldr	r3, [pc, #604]	; (acfc <CorrectIMUvalues+0x7e0>)
    aaa0:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    aaa2:	4b95      	ldr	r3, [pc, #596]	; (acf8 <CorrectIMUvalues+0x7dc>)
    aaa4:	2200      	movs	r2, #0
    aaa6:	5e9b      	ldrsh	r3, [r3, r2]
    aaa8:	b29b      	uxth	r3, r3
    aaaa:	425b      	negs	r3, r3
    aaac:	b29b      	uxth	r3, r3
    aaae:	b21a      	sxth	r2, r3
    aab0:	4b94      	ldr	r3, [pc, #592]	; (ad04 <CorrectIMUvalues+0x7e8>)
    aab2:	801a      	strh	r2, [r3, #0]
}
    aab4:	e2d4      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    aab6:	1dbb      	adds	r3, r7, #6
    aab8:	781b      	ldrb	r3, [r3, #0]
    aaba:	2b06      	cmp	r3, #6
    aabc:	d000      	beq.n	aac0 <CorrectIMUvalues+0x5a4>
    aabe:	e2cf      	b.n	b060 <CorrectIMUvalues+0xb44>
			cax = -az;
    aac0:	4b87      	ldr	r3, [pc, #540]	; (ace0 <CorrectIMUvalues+0x7c4>)
    aac2:	2200      	movs	r2, #0
    aac4:	5e9b      	ldrsh	r3, [r3, r2]
    aac6:	b29b      	uxth	r3, r3
    aac8:	425b      	negs	r3, r3
    aaca:	b29b      	uxth	r3, r3
    aacc:	b21a      	sxth	r2, r3
    aace:	4b83      	ldr	r3, [pc, #524]	; (acdc <CorrectIMUvalues+0x7c0>)
    aad0:	801a      	strh	r2, [r3, #0]
			cay = ay;
    aad2:	4b81      	ldr	r3, [pc, #516]	; (acd8 <CorrectIMUvalues+0x7bc>)
    aad4:	2200      	movs	r2, #0
    aad6:	5e9a      	ldrsh	r2, [r3, r2]
    aad8:	4b82      	ldr	r3, [pc, #520]	; (ace4 <CorrectIMUvalues+0x7c8>)
    aada:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    aadc:	4b84      	ldr	r3, [pc, #528]	; (acf0 <CorrectIMUvalues+0x7d4>)
    aade:	2200      	movs	r2, #0
    aae0:	5e9b      	ldrsh	r3, [r3, r2]
    aae2:	b29b      	uxth	r3, r3
    aae4:	425b      	negs	r3, r3
    aae6:	b29b      	uxth	r3, r3
    aae8:	b21a      	sxth	r2, r3
    aaea:	4b80      	ldr	r3, [pc, #512]	; (acec <CorrectIMUvalues+0x7d0>)
    aaec:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    aaee:	4b7e      	ldr	r3, [pc, #504]	; (ace8 <CorrectIMUvalues+0x7cc>)
    aaf0:	2200      	movs	r2, #0
    aaf2:	5e9a      	ldrsh	r2, [r3, r2]
    aaf4:	4b7f      	ldr	r3, [pc, #508]	; (acf4 <CorrectIMUvalues+0x7d8>)
    aaf6:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    aaf8:	4b81      	ldr	r3, [pc, #516]	; (ad00 <CorrectIMUvalues+0x7e4>)
    aafa:	2200      	movs	r2, #0
    aafc:	5e9a      	ldrsh	r2, [r3, r2]
    aafe:	4b7f      	ldr	r3, [pc, #508]	; (acfc <CorrectIMUvalues+0x7e0>)
    ab00:	801a      	strh	r2, [r3, #0]
			cmy = my;
    ab02:	4b7d      	ldr	r3, [pc, #500]	; (acf8 <CorrectIMUvalues+0x7dc>)
    ab04:	2200      	movs	r2, #0
    ab06:	5e9a      	ldrsh	r2, [r3, r2]
    ab08:	4b7e      	ldr	r3, [pc, #504]	; (ad04 <CorrectIMUvalues+0x7e8>)
    ab0a:	801a      	strh	r2, [r3, #0]
}
    ab0c:	e2a8      	b.n	b060 <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_RIGHT){ // Connectors Right
    ab0e:	1dfb      	adds	r3, r7, #7
    ab10:	781b      	ldrb	r3, [r3, #0]
    ab12:	2b04      	cmp	r3, #4
    ab14:	d000      	beq.n	ab18 <CorrectIMUvalues+0x5fc>
    ab16:	e0f7      	b.n	ad08 <CorrectIMUvalues+0x7ec>
		caz = -ax;
    ab18:	4b69      	ldr	r3, [pc, #420]	; (acc0 <CorrectIMUvalues+0x7a4>)
    ab1a:	2200      	movs	r2, #0
    ab1c:	5e9b      	ldrsh	r3, [r3, r2]
    ab1e:	b29b      	uxth	r3, r3
    ab20:	425b      	negs	r3, r3
    ab22:	b29b      	uxth	r3, r3
    ab24:	b21a      	sxth	r2, r3
    ab26:	4b67      	ldr	r3, [pc, #412]	; (acc4 <CorrectIMUvalues+0x7a8>)
    ab28:	801a      	strh	r2, [r3, #0]
		cgz = -gx;
    ab2a:	4b67      	ldr	r3, [pc, #412]	; (acc8 <CorrectIMUvalues+0x7ac>)
    ab2c:	2200      	movs	r2, #0
    ab2e:	5e9b      	ldrsh	r3, [r3, r2]
    ab30:	b29b      	uxth	r3, r3
    ab32:	425b      	negs	r3, r3
    ab34:	b29b      	uxth	r3, r3
    ab36:	b21a      	sxth	r2, r3
    ab38:	4b64      	ldr	r3, [pc, #400]	; (accc <CorrectIMUvalues+0x7b0>)
    ab3a:	801a      	strh	r2, [r3, #0]
		cmz = mx;
    ab3c:	4b64      	ldr	r3, [pc, #400]	; (acd0 <CorrectIMUvalues+0x7b4>)
    ab3e:	2200      	movs	r2, #0
    ab40:	5e9a      	ldrsh	r2, [r3, r2]
    ab42:	4b64      	ldr	r3, [pc, #400]	; (acd4 <CorrectIMUvalues+0x7b8>)
    ab44:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    ab46:	1dbb      	adds	r3, r7, #6
    ab48:	781b      	ldrb	r3, [r3, #0]
    ab4a:	2b01      	cmp	r3, #1
    ab4c:	d126      	bne.n	ab9c <CorrectIMUvalues+0x680>
			cax = -ay;
    ab4e:	4b62      	ldr	r3, [pc, #392]	; (acd8 <CorrectIMUvalues+0x7bc>)
    ab50:	2200      	movs	r2, #0
    ab52:	5e9b      	ldrsh	r3, [r3, r2]
    ab54:	b29b      	uxth	r3, r3
    ab56:	425b      	negs	r3, r3
    ab58:	b29b      	uxth	r3, r3
    ab5a:	b21a      	sxth	r2, r3
    ab5c:	4b5f      	ldr	r3, [pc, #380]	; (acdc <CorrectIMUvalues+0x7c0>)
    ab5e:	801a      	strh	r2, [r3, #0]
			cay = az;
    ab60:	4b5f      	ldr	r3, [pc, #380]	; (ace0 <CorrectIMUvalues+0x7c4>)
    ab62:	2200      	movs	r2, #0
    ab64:	5e9a      	ldrsh	r2, [r3, r2]
    ab66:	4b5f      	ldr	r3, [pc, #380]	; (ace4 <CorrectIMUvalues+0x7c8>)
    ab68:	801a      	strh	r2, [r3, #0]
			cgx = -gy;
    ab6a:	4b5f      	ldr	r3, [pc, #380]	; (ace8 <CorrectIMUvalues+0x7cc>)
    ab6c:	2200      	movs	r2, #0
    ab6e:	5e9b      	ldrsh	r3, [r3, r2]
    ab70:	b29b      	uxth	r3, r3
    ab72:	425b      	negs	r3, r3
    ab74:	b29b      	uxth	r3, r3
    ab76:	b21a      	sxth	r2, r3
    ab78:	4b5c      	ldr	r3, [pc, #368]	; (acec <CorrectIMUvalues+0x7d0>)
    ab7a:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    ab7c:	4b5c      	ldr	r3, [pc, #368]	; (acf0 <CorrectIMUvalues+0x7d4>)
    ab7e:	2200      	movs	r2, #0
    ab80:	5e9a      	ldrsh	r2, [r3, r2]
    ab82:	4b5c      	ldr	r3, [pc, #368]	; (acf4 <CorrectIMUvalues+0x7d8>)
    ab84:	801a      	strh	r2, [r3, #0]
			cmx = my;
    ab86:	4b5c      	ldr	r3, [pc, #368]	; (acf8 <CorrectIMUvalues+0x7dc>)
    ab88:	2200      	movs	r2, #0
    ab8a:	5e9a      	ldrsh	r2, [r3, r2]
    ab8c:	4b5b      	ldr	r3, [pc, #364]	; (acfc <CorrectIMUvalues+0x7e0>)
    ab8e:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    ab90:	4b5b      	ldr	r3, [pc, #364]	; (ad00 <CorrectIMUvalues+0x7e4>)
    ab92:	2200      	movs	r2, #0
    ab94:	5e9a      	ldrsh	r2, [r3, r2]
    ab96:	4b5b      	ldr	r3, [pc, #364]	; (ad04 <CorrectIMUvalues+0x7e8>)
    ab98:	801a      	strh	r2, [r3, #0]
}
    ab9a:	e261      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    ab9c:	1dbb      	adds	r3, r7, #6
    ab9e:	781b      	ldrb	r3, [r3, #0]
    aba0:	2b02      	cmp	r3, #2
    aba2:	d12e      	bne.n	ac02 <CorrectIMUvalues+0x6e6>
			cax = ay;
    aba4:	4b4c      	ldr	r3, [pc, #304]	; (acd8 <CorrectIMUvalues+0x7bc>)
    aba6:	2200      	movs	r2, #0
    aba8:	5e9a      	ldrsh	r2, [r3, r2]
    abaa:	4b4c      	ldr	r3, [pc, #304]	; (acdc <CorrectIMUvalues+0x7c0>)
    abac:	801a      	strh	r2, [r3, #0]
			cay = -az;
    abae:	4b4c      	ldr	r3, [pc, #304]	; (ace0 <CorrectIMUvalues+0x7c4>)
    abb0:	2200      	movs	r2, #0
    abb2:	5e9b      	ldrsh	r3, [r3, r2]
    abb4:	b29b      	uxth	r3, r3
    abb6:	425b      	negs	r3, r3
    abb8:	b29b      	uxth	r3, r3
    abba:	b21a      	sxth	r2, r3
    abbc:	4b49      	ldr	r3, [pc, #292]	; (ace4 <CorrectIMUvalues+0x7c8>)
    abbe:	801a      	strh	r2, [r3, #0]
			cgx = gy;
    abc0:	4b49      	ldr	r3, [pc, #292]	; (ace8 <CorrectIMUvalues+0x7cc>)
    abc2:	2200      	movs	r2, #0
    abc4:	5e9a      	ldrsh	r2, [r3, r2]
    abc6:	4b49      	ldr	r3, [pc, #292]	; (acec <CorrectIMUvalues+0x7d0>)
    abc8:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    abca:	4b49      	ldr	r3, [pc, #292]	; (acf0 <CorrectIMUvalues+0x7d4>)
    abcc:	2200      	movs	r2, #0
    abce:	5e9b      	ldrsh	r3, [r3, r2]
    abd0:	b29b      	uxth	r3, r3
    abd2:	425b      	negs	r3, r3
    abd4:	b29b      	uxth	r3, r3
    abd6:	b21a      	sxth	r2, r3
    abd8:	4b46      	ldr	r3, [pc, #280]	; (acf4 <CorrectIMUvalues+0x7d8>)
    abda:	801a      	strh	r2, [r3, #0]
			cmx = -my;
    abdc:	4b46      	ldr	r3, [pc, #280]	; (acf8 <CorrectIMUvalues+0x7dc>)
    abde:	2200      	movs	r2, #0
    abe0:	5e9b      	ldrsh	r3, [r3, r2]
    abe2:	b29b      	uxth	r3, r3
    abe4:	425b      	negs	r3, r3
    abe6:	b29b      	uxth	r3, r3
    abe8:	b21a      	sxth	r2, r3
    abea:	4b44      	ldr	r3, [pc, #272]	; (acfc <CorrectIMUvalues+0x7e0>)
    abec:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    abee:	4b44      	ldr	r3, [pc, #272]	; (ad00 <CorrectIMUvalues+0x7e4>)
    abf0:	2200      	movs	r2, #0
    abf2:	5e9b      	ldrsh	r3, [r3, r2]
    abf4:	b29b      	uxth	r3, r3
    abf6:	425b      	negs	r3, r3
    abf8:	b29b      	uxth	r3, r3
    abfa:	b21a      	sxth	r2, r3
    abfc:	4b41      	ldr	r3, [pc, #260]	; (ad04 <CorrectIMUvalues+0x7e8>)
    abfe:	801a      	strh	r2, [r3, #0]
}
    ac00:	e22e      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_REAR){ // Power Rear
    ac02:	1dbb      	adds	r3, r7, #6
    ac04:	781b      	ldrb	r3, [r3, #0]
    ac06:	2b05      	cmp	r3, #5
    ac08:	d132      	bne.n	ac70 <CorrectIMUvalues+0x754>
			cax = -az;
    ac0a:	4b35      	ldr	r3, [pc, #212]	; (ace0 <CorrectIMUvalues+0x7c4>)
    ac0c:	2200      	movs	r2, #0
    ac0e:	5e9b      	ldrsh	r3, [r3, r2]
    ac10:	b29b      	uxth	r3, r3
    ac12:	425b      	negs	r3, r3
    ac14:	b29b      	uxth	r3, r3
    ac16:	b21a      	sxth	r2, r3
    ac18:	4b30      	ldr	r3, [pc, #192]	; (acdc <CorrectIMUvalues+0x7c0>)
    ac1a:	801a      	strh	r2, [r3, #0]
			cay = -ay;
    ac1c:	4b2e      	ldr	r3, [pc, #184]	; (acd8 <CorrectIMUvalues+0x7bc>)
    ac1e:	2200      	movs	r2, #0
    ac20:	5e9b      	ldrsh	r3, [r3, r2]
    ac22:	b29b      	uxth	r3, r3
    ac24:	425b      	negs	r3, r3
    ac26:	b29b      	uxth	r3, r3
    ac28:	b21a      	sxth	r2, r3
    ac2a:	4b2e      	ldr	r3, [pc, #184]	; (ace4 <CorrectIMUvalues+0x7c8>)
    ac2c:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    ac2e:	4b30      	ldr	r3, [pc, #192]	; (acf0 <CorrectIMUvalues+0x7d4>)
    ac30:	2200      	movs	r2, #0
    ac32:	5e9b      	ldrsh	r3, [r3, r2]
    ac34:	b29b      	uxth	r3, r3
    ac36:	425b      	negs	r3, r3
    ac38:	b29b      	uxth	r3, r3
    ac3a:	b21a      	sxth	r2, r3
    ac3c:	4b2b      	ldr	r3, [pc, #172]	; (acec <CorrectIMUvalues+0x7d0>)
    ac3e:	801a      	strh	r2, [r3, #0]
			cgy = -gy;
    ac40:	4b29      	ldr	r3, [pc, #164]	; (ace8 <CorrectIMUvalues+0x7cc>)
    ac42:	2200      	movs	r2, #0
    ac44:	5e9b      	ldrsh	r3, [r3, r2]
    ac46:	b29b      	uxth	r3, r3
    ac48:	425b      	negs	r3, r3
    ac4a:	b29b      	uxth	r3, r3
    ac4c:	b21a      	sxth	r2, r3
    ac4e:	4b29      	ldr	r3, [pc, #164]	; (acf4 <CorrectIMUvalues+0x7d8>)
    ac50:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    ac52:	4b2b      	ldr	r3, [pc, #172]	; (ad00 <CorrectIMUvalues+0x7e4>)
    ac54:	2200      	movs	r2, #0
    ac56:	5e9a      	ldrsh	r2, [r3, r2]
    ac58:	4b28      	ldr	r3, [pc, #160]	; (acfc <CorrectIMUvalues+0x7e0>)
    ac5a:	801a      	strh	r2, [r3, #0]
			cmy = -my;
    ac5c:	4b26      	ldr	r3, [pc, #152]	; (acf8 <CorrectIMUvalues+0x7dc>)
    ac5e:	2200      	movs	r2, #0
    ac60:	5e9b      	ldrsh	r3, [r3, r2]
    ac62:	b29b      	uxth	r3, r3
    ac64:	425b      	negs	r3, r3
    ac66:	b29b      	uxth	r3, r3
    ac68:	b21a      	sxth	r2, r3
    ac6a:	4b26      	ldr	r3, [pc, #152]	; (ad04 <CorrectIMUvalues+0x7e8>)
    ac6c:	801a      	strh	r2, [r3, #0]
}
    ac6e:	e1f7      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_FRONT){ // Power Front
    ac70:	1dbb      	adds	r3, r7, #6
    ac72:	781b      	ldrb	r3, [r3, #0]
    ac74:	2b06      	cmp	r3, #6
    ac76:	d000      	beq.n	ac7a <CorrectIMUvalues+0x75e>
    ac78:	e1f2      	b.n	b060 <CorrectIMUvalues+0xb44>
			cax = az;
    ac7a:	4b19      	ldr	r3, [pc, #100]	; (ace0 <CorrectIMUvalues+0x7c4>)
    ac7c:	2200      	movs	r2, #0
    ac7e:	5e9a      	ldrsh	r2, [r3, r2]
    ac80:	4b16      	ldr	r3, [pc, #88]	; (acdc <CorrectIMUvalues+0x7c0>)
    ac82:	801a      	strh	r2, [r3, #0]
			cay = ay;
    ac84:	4b14      	ldr	r3, [pc, #80]	; (acd8 <CorrectIMUvalues+0x7bc>)
    ac86:	2200      	movs	r2, #0
    ac88:	5e9a      	ldrsh	r2, [r3, r2]
    ac8a:	4b16      	ldr	r3, [pc, #88]	; (ace4 <CorrectIMUvalues+0x7c8>)
    ac8c:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    ac8e:	4b18      	ldr	r3, [pc, #96]	; (acf0 <CorrectIMUvalues+0x7d4>)
    ac90:	2200      	movs	r2, #0
    ac92:	5e9a      	ldrsh	r2, [r3, r2]
    ac94:	4b15      	ldr	r3, [pc, #84]	; (acec <CorrectIMUvalues+0x7d0>)
    ac96:	801a      	strh	r2, [r3, #0]
			cgy = gy;
    ac98:	4b13      	ldr	r3, [pc, #76]	; (ace8 <CorrectIMUvalues+0x7cc>)
    ac9a:	2200      	movs	r2, #0
    ac9c:	5e9a      	ldrsh	r2, [r3, r2]
    ac9e:	4b15      	ldr	r3, [pc, #84]	; (acf4 <CorrectIMUvalues+0x7d8>)
    aca0:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    aca2:	4b17      	ldr	r3, [pc, #92]	; (ad00 <CorrectIMUvalues+0x7e4>)
    aca4:	2200      	movs	r2, #0
    aca6:	5e9b      	ldrsh	r3, [r3, r2]
    aca8:	b29b      	uxth	r3, r3
    acaa:	425b      	negs	r3, r3
    acac:	b29b      	uxth	r3, r3
    acae:	b21a      	sxth	r2, r3
    acb0:	4b12      	ldr	r3, [pc, #72]	; (acfc <CorrectIMUvalues+0x7e0>)
    acb2:	801a      	strh	r2, [r3, #0]
			cmy = my;
    acb4:	4b10      	ldr	r3, [pc, #64]	; (acf8 <CorrectIMUvalues+0x7dc>)
    acb6:	2200      	movs	r2, #0
    acb8:	5e9a      	ldrsh	r2, [r3, r2]
    acba:	4b12      	ldr	r3, [pc, #72]	; (ad04 <CorrectIMUvalues+0x7e8>)
    acbc:	801a      	strh	r2, [r3, #0]
}
    acbe:	e1cf      	b.n	b060 <CorrectIMUvalues+0xb44>
    acc0:	200002ea 	.word	0x200002ea
    acc4:	20000300 	.word	0x20000300
    acc8:	200002e4 	.word	0x200002e4
    accc:	200002fa 	.word	0x200002fa
    acd0:	200002f0 	.word	0x200002f0
    acd4:	20000306 	.word	0x20000306
    acd8:	200002ec 	.word	0x200002ec
    acdc:	200002fc 	.word	0x200002fc
    ace0:	200002ee 	.word	0x200002ee
    ace4:	200002fe 	.word	0x200002fe
    ace8:	200002e6 	.word	0x200002e6
    acec:	200002f6 	.word	0x200002f6
    acf0:	200002e8 	.word	0x200002e8
    acf4:	200002f8 	.word	0x200002f8
    acf8:	200002f2 	.word	0x200002f2
    acfc:	20000302 	.word	0x20000302
    ad00:	200002f4 	.word	0x200002f4
    ad04:	20000304 	.word	0x20000304
	} else if(connector_orient == ORIENT_REAR){ // Connectors Rear
    ad08:	1dfb      	adds	r3, r7, #7
    ad0a:	781b      	ldrb	r3, [r3, #0]
    ad0c:	2b05      	cmp	r3, #5
    ad0e:	d000      	beq.n	ad12 <CorrectIMUvalues+0x7f6>
    ad10:	e0d7      	b.n	aec2 <CorrectIMUvalues+0x9a6>
		caz = -ay;
    ad12:	4bd5      	ldr	r3, [pc, #852]	; (b068 <CorrectIMUvalues+0xb4c>)
    ad14:	2200      	movs	r2, #0
    ad16:	5e9b      	ldrsh	r3, [r3, r2]
    ad18:	b29b      	uxth	r3, r3
    ad1a:	425b      	negs	r3, r3
    ad1c:	b29b      	uxth	r3, r3
    ad1e:	b21a      	sxth	r2, r3
    ad20:	4bd2      	ldr	r3, [pc, #840]	; (b06c <CorrectIMUvalues+0xb50>)
    ad22:	801a      	strh	r2, [r3, #0]
		cgz = -gy;
    ad24:	4bd2      	ldr	r3, [pc, #840]	; (b070 <CorrectIMUvalues+0xb54>)
    ad26:	2200      	movs	r2, #0
    ad28:	5e9b      	ldrsh	r3, [r3, r2]
    ad2a:	b29b      	uxth	r3, r3
    ad2c:	425b      	negs	r3, r3
    ad2e:	b29b      	uxth	r3, r3
    ad30:	b21a      	sxth	r2, r3
    ad32:	4bd0      	ldr	r3, [pc, #832]	; (b074 <CorrectIMUvalues+0xb58>)
    ad34:	801a      	strh	r2, [r3, #0]
		cmz = -my;
    ad36:	4bd0      	ldr	r3, [pc, #832]	; (b078 <CorrectIMUvalues+0xb5c>)
    ad38:	2200      	movs	r2, #0
    ad3a:	5e9b      	ldrsh	r3, [r3, r2]
    ad3c:	b29b      	uxth	r3, r3
    ad3e:	425b      	negs	r3, r3
    ad40:	b29b      	uxth	r3, r3
    ad42:	b21a      	sxth	r2, r3
    ad44:	4bcd      	ldr	r3, [pc, #820]	; (b07c <CorrectIMUvalues+0xb60>)
    ad46:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    ad48:	1dbb      	adds	r3, r7, #6
    ad4a:	781b      	ldrb	r3, [r3, #0]
    ad4c:	2b01      	cmp	r3, #1
    ad4e:	d11e      	bne.n	ad8e <CorrectIMUvalues+0x872>
			cax = ax;
    ad50:	4bcb      	ldr	r3, [pc, #812]	; (b080 <CorrectIMUvalues+0xb64>)
    ad52:	2200      	movs	r2, #0
    ad54:	5e9a      	ldrsh	r2, [r3, r2]
    ad56:	4bcb      	ldr	r3, [pc, #812]	; (b084 <CorrectIMUvalues+0xb68>)
    ad58:	801a      	strh	r2, [r3, #0]
			cay = az;
    ad5a:	4bcb      	ldr	r3, [pc, #812]	; (b088 <CorrectIMUvalues+0xb6c>)
    ad5c:	2200      	movs	r2, #0
    ad5e:	5e9a      	ldrsh	r2, [r3, r2]
    ad60:	4bca      	ldr	r3, [pc, #808]	; (b08c <CorrectIMUvalues+0xb70>)
    ad62:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    ad64:	4bca      	ldr	r3, [pc, #808]	; (b090 <CorrectIMUvalues+0xb74>)
    ad66:	2200      	movs	r2, #0
    ad68:	5e9a      	ldrsh	r2, [r3, r2]
    ad6a:	4bca      	ldr	r3, [pc, #808]	; (b094 <CorrectIMUvalues+0xb78>)
    ad6c:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    ad6e:	4bca      	ldr	r3, [pc, #808]	; (b098 <CorrectIMUvalues+0xb7c>)
    ad70:	2200      	movs	r2, #0
    ad72:	5e9a      	ldrsh	r2, [r3, r2]
    ad74:	4bc9      	ldr	r3, [pc, #804]	; (b09c <CorrectIMUvalues+0xb80>)
    ad76:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    ad78:	4bc9      	ldr	r3, [pc, #804]	; (b0a0 <CorrectIMUvalues+0xb84>)
    ad7a:	2200      	movs	r2, #0
    ad7c:	5e9a      	ldrsh	r2, [r3, r2]
    ad7e:	4bc9      	ldr	r3, [pc, #804]	; (b0a4 <CorrectIMUvalues+0xb88>)
    ad80:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    ad82:	4bc9      	ldr	r3, [pc, #804]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    ad84:	2200      	movs	r2, #0
    ad86:	5e9a      	ldrsh	r2, [r3, r2]
    ad88:	4bc8      	ldr	r3, [pc, #800]	; (b0ac <CorrectIMUvalues+0xb90>)
    ad8a:	801a      	strh	r2, [r3, #0]
}
    ad8c:	e168      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    ad8e:	1dbb      	adds	r3, r7, #6
    ad90:	781b      	ldrb	r3, [r3, #0]
    ad92:	2b02      	cmp	r3, #2
    ad94:	d136      	bne.n	ae04 <CorrectIMUvalues+0x8e8>
			cax = -ax;
    ad96:	4bba      	ldr	r3, [pc, #744]	; (b080 <CorrectIMUvalues+0xb64>)
    ad98:	2200      	movs	r2, #0
    ad9a:	5e9b      	ldrsh	r3, [r3, r2]
    ad9c:	b29b      	uxth	r3, r3
    ad9e:	425b      	negs	r3, r3
    ada0:	b29b      	uxth	r3, r3
    ada2:	b21a      	sxth	r2, r3
    ada4:	4bb7      	ldr	r3, [pc, #732]	; (b084 <CorrectIMUvalues+0xb68>)
    ada6:	801a      	strh	r2, [r3, #0]
			cay = -az;
    ada8:	4bb7      	ldr	r3, [pc, #732]	; (b088 <CorrectIMUvalues+0xb6c>)
    adaa:	2200      	movs	r2, #0
    adac:	5e9b      	ldrsh	r3, [r3, r2]
    adae:	b29b      	uxth	r3, r3
    adb0:	425b      	negs	r3, r3
    adb2:	b29b      	uxth	r3, r3
    adb4:	b21a      	sxth	r2, r3
    adb6:	4bb5      	ldr	r3, [pc, #724]	; (b08c <CorrectIMUvalues+0xb70>)
    adb8:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    adba:	4bb5      	ldr	r3, [pc, #724]	; (b090 <CorrectIMUvalues+0xb74>)
    adbc:	2200      	movs	r2, #0
    adbe:	5e9b      	ldrsh	r3, [r3, r2]
    adc0:	b29b      	uxth	r3, r3
    adc2:	425b      	negs	r3, r3
    adc4:	b29b      	uxth	r3, r3
    adc6:	b21a      	sxth	r2, r3
    adc8:	4bb2      	ldr	r3, [pc, #712]	; (b094 <CorrectIMUvalues+0xb78>)
    adca:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    adcc:	4bb2      	ldr	r3, [pc, #712]	; (b098 <CorrectIMUvalues+0xb7c>)
    adce:	2200      	movs	r2, #0
    add0:	5e9b      	ldrsh	r3, [r3, r2]
    add2:	b29b      	uxth	r3, r3
    add4:	425b      	negs	r3, r3
    add6:	b29b      	uxth	r3, r3
    add8:	b21a      	sxth	r2, r3
    adda:	4bb0      	ldr	r3, [pc, #704]	; (b09c <CorrectIMUvalues+0xb80>)
    addc:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    adde:	4bb0      	ldr	r3, [pc, #704]	; (b0a0 <CorrectIMUvalues+0xb84>)
    ade0:	2200      	movs	r2, #0
    ade2:	5e9b      	ldrsh	r3, [r3, r2]
    ade4:	b29b      	uxth	r3, r3
    ade6:	425b      	negs	r3, r3
    ade8:	b29b      	uxth	r3, r3
    adea:	b21a      	sxth	r2, r3
    adec:	4bad      	ldr	r3, [pc, #692]	; (b0a4 <CorrectIMUvalues+0xb88>)
    adee:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    adf0:	4bad      	ldr	r3, [pc, #692]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    adf2:	2200      	movs	r2, #0
    adf4:	5e9b      	ldrsh	r3, [r3, r2]
    adf6:	b29b      	uxth	r3, r3
    adf8:	425b      	negs	r3, r3
    adfa:	b29b      	uxth	r3, r3
    adfc:	b21a      	sxth	r2, r3
    adfe:	4bab      	ldr	r3, [pc, #684]	; (b0ac <CorrectIMUvalues+0xb90>)
    ae00:	801a      	strh	r2, [r3, #0]
}
    ae02:	e12d      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
    ae04:	1dbb      	adds	r3, r7, #6
    ae06:	781b      	ldrb	r3, [r3, #0]
    ae08:	2b03      	cmp	r3, #3
    ae0a:	d12a      	bne.n	ae62 <CorrectIMUvalues+0x946>
			cax = -az;
    ae0c:	4b9e      	ldr	r3, [pc, #632]	; (b088 <CorrectIMUvalues+0xb6c>)
    ae0e:	2200      	movs	r2, #0
    ae10:	5e9b      	ldrsh	r3, [r3, r2]
    ae12:	b29b      	uxth	r3, r3
    ae14:	425b      	negs	r3, r3
    ae16:	b29b      	uxth	r3, r3
    ae18:	b21a      	sxth	r2, r3
    ae1a:	4b9a      	ldr	r3, [pc, #616]	; (b084 <CorrectIMUvalues+0xb68>)
    ae1c:	801a      	strh	r2, [r3, #0]
			cay = ax;
    ae1e:	4b98      	ldr	r3, [pc, #608]	; (b080 <CorrectIMUvalues+0xb64>)
    ae20:	2200      	movs	r2, #0
    ae22:	5e9a      	ldrsh	r2, [r3, r2]
    ae24:	4b99      	ldr	r3, [pc, #612]	; (b08c <CorrectIMUvalues+0xb70>)
    ae26:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    ae28:	4b9b      	ldr	r3, [pc, #620]	; (b098 <CorrectIMUvalues+0xb7c>)
    ae2a:	2200      	movs	r2, #0
    ae2c:	5e9b      	ldrsh	r3, [r3, r2]
    ae2e:	b29b      	uxth	r3, r3
    ae30:	425b      	negs	r3, r3
    ae32:	b29b      	uxth	r3, r3
    ae34:	b21a      	sxth	r2, r3
    ae36:	4b97      	ldr	r3, [pc, #604]	; (b094 <CorrectIMUvalues+0xb78>)
    ae38:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    ae3a:	4b95      	ldr	r3, [pc, #596]	; (b090 <CorrectIMUvalues+0xb74>)
    ae3c:	2200      	movs	r2, #0
    ae3e:	5e9a      	ldrsh	r2, [r3, r2]
    ae40:	4b96      	ldr	r3, [pc, #600]	; (b09c <CorrectIMUvalues+0xb80>)
    ae42:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    ae44:	4b98      	ldr	r3, [pc, #608]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    ae46:	2200      	movs	r2, #0
    ae48:	5e9a      	ldrsh	r2, [r3, r2]
    ae4a:	4b96      	ldr	r3, [pc, #600]	; (b0a4 <CorrectIMUvalues+0xb88>)
    ae4c:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    ae4e:	4b94      	ldr	r3, [pc, #592]	; (b0a0 <CorrectIMUvalues+0xb84>)
    ae50:	2200      	movs	r2, #0
    ae52:	5e9b      	ldrsh	r3, [r3, r2]
    ae54:	b29b      	uxth	r3, r3
    ae56:	425b      	negs	r3, r3
    ae58:	b29b      	uxth	r3, r3
    ae5a:	b21a      	sxth	r2, r3
    ae5c:	4b93      	ldr	r3, [pc, #588]	; (b0ac <CorrectIMUvalues+0xb90>)
    ae5e:	801a      	strh	r2, [r3, #0]
}
    ae60:	e0fe      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    ae62:	1dbb      	adds	r3, r7, #6
    ae64:	781b      	ldrb	r3, [r3, #0]
    ae66:	2b04      	cmp	r3, #4
    ae68:	d000      	beq.n	ae6c <CorrectIMUvalues+0x950>
    ae6a:	e0f9      	b.n	b060 <CorrectIMUvalues+0xb44>
			cax = az;
    ae6c:	4b86      	ldr	r3, [pc, #536]	; (b088 <CorrectIMUvalues+0xb6c>)
    ae6e:	2200      	movs	r2, #0
    ae70:	5e9a      	ldrsh	r2, [r3, r2]
    ae72:	4b84      	ldr	r3, [pc, #528]	; (b084 <CorrectIMUvalues+0xb68>)
    ae74:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    ae76:	4b82      	ldr	r3, [pc, #520]	; (b080 <CorrectIMUvalues+0xb64>)
    ae78:	2200      	movs	r2, #0
    ae7a:	5e9b      	ldrsh	r3, [r3, r2]
    ae7c:	b29b      	uxth	r3, r3
    ae7e:	425b      	negs	r3, r3
    ae80:	b29b      	uxth	r3, r3
    ae82:	b21a      	sxth	r2, r3
    ae84:	4b81      	ldr	r3, [pc, #516]	; (b08c <CorrectIMUvalues+0xb70>)
    ae86:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    ae88:	4b83      	ldr	r3, [pc, #524]	; (b098 <CorrectIMUvalues+0xb7c>)
    ae8a:	2200      	movs	r2, #0
    ae8c:	5e9a      	ldrsh	r2, [r3, r2]
    ae8e:	4b81      	ldr	r3, [pc, #516]	; (b094 <CorrectIMUvalues+0xb78>)
    ae90:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    ae92:	4b7f      	ldr	r3, [pc, #508]	; (b090 <CorrectIMUvalues+0xb74>)
    ae94:	2200      	movs	r2, #0
    ae96:	5e9b      	ldrsh	r3, [r3, r2]
    ae98:	b29b      	uxth	r3, r3
    ae9a:	425b      	negs	r3, r3
    ae9c:	b29b      	uxth	r3, r3
    ae9e:	b21a      	sxth	r2, r3
    aea0:	4b7e      	ldr	r3, [pc, #504]	; (b09c <CorrectIMUvalues+0xb80>)
    aea2:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    aea4:	4b80      	ldr	r3, [pc, #512]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    aea6:	2200      	movs	r2, #0
    aea8:	5e9b      	ldrsh	r3, [r3, r2]
    aeaa:	b29b      	uxth	r3, r3
    aeac:	425b      	negs	r3, r3
    aeae:	b29b      	uxth	r3, r3
    aeb0:	b21a      	sxth	r2, r3
    aeb2:	4b7c      	ldr	r3, [pc, #496]	; (b0a4 <CorrectIMUvalues+0xb88>)
    aeb4:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    aeb6:	4b7a      	ldr	r3, [pc, #488]	; (b0a0 <CorrectIMUvalues+0xb84>)
    aeb8:	2200      	movs	r2, #0
    aeba:	5e9a      	ldrsh	r2, [r3, r2]
    aebc:	4b7b      	ldr	r3, [pc, #492]	; (b0ac <CorrectIMUvalues+0xb90>)
    aebe:	801a      	strh	r2, [r3, #0]
}
    aec0:	e0ce      	b.n	b060 <CorrectIMUvalues+0xb44>
	} else if(connector_orient == ORIENT_FRONT){ // Connectors Front
    aec2:	1dfb      	adds	r3, r7, #7
    aec4:	781b      	ldrb	r3, [r3, #0]
    aec6:	2b06      	cmp	r3, #6
    aec8:	d000      	beq.n	aecc <CorrectIMUvalues+0x9b0>
    aeca:	e0c9      	b.n	b060 <CorrectIMUvalues+0xb44>
		caz = ay;
    aecc:	4b66      	ldr	r3, [pc, #408]	; (b068 <CorrectIMUvalues+0xb4c>)
    aece:	2200      	movs	r2, #0
    aed0:	5e9a      	ldrsh	r2, [r3, r2]
    aed2:	4b66      	ldr	r3, [pc, #408]	; (b06c <CorrectIMUvalues+0xb50>)
    aed4:	801a      	strh	r2, [r3, #0]
		cgz = gy;
    aed6:	4b66      	ldr	r3, [pc, #408]	; (b070 <CorrectIMUvalues+0xb54>)
    aed8:	2200      	movs	r2, #0
    aeda:	5e9a      	ldrsh	r2, [r3, r2]
    aedc:	4b65      	ldr	r3, [pc, #404]	; (b074 <CorrectIMUvalues+0xb58>)
    aede:	801a      	strh	r2, [r3, #0]
		cgz = my;
    aee0:	4b65      	ldr	r3, [pc, #404]	; (b078 <CorrectIMUvalues+0xb5c>)
    aee2:	2200      	movs	r2, #0
    aee4:	5e9a      	ldrsh	r2, [r3, r2]
    aee6:	4b63      	ldr	r3, [pc, #396]	; (b074 <CorrectIMUvalues+0xb58>)
    aee8:	801a      	strh	r2, [r3, #0]
		if(power_orient == ORIENT_UP){ // Power Up
    aeea:	1dbb      	adds	r3, r7, #6
    aeec:	781b      	ldrb	r3, [r3, #0]
    aeee:	2b01      	cmp	r3, #1
    aef0:	d12a      	bne.n	af48 <CorrectIMUvalues+0xa2c>
			cax = -ax;
    aef2:	4b63      	ldr	r3, [pc, #396]	; (b080 <CorrectIMUvalues+0xb64>)
    aef4:	2200      	movs	r2, #0
    aef6:	5e9b      	ldrsh	r3, [r3, r2]
    aef8:	b29b      	uxth	r3, r3
    aefa:	425b      	negs	r3, r3
    aefc:	b29b      	uxth	r3, r3
    aefe:	b21a      	sxth	r2, r3
    af00:	4b60      	ldr	r3, [pc, #384]	; (b084 <CorrectIMUvalues+0xb68>)
    af02:	801a      	strh	r2, [r3, #0]
			cay = az;
    af04:	4b60      	ldr	r3, [pc, #384]	; (b088 <CorrectIMUvalues+0xb6c>)
    af06:	2200      	movs	r2, #0
    af08:	5e9a      	ldrsh	r2, [r3, r2]
    af0a:	4b60      	ldr	r3, [pc, #384]	; (b08c <CorrectIMUvalues+0xb70>)
    af0c:	801a      	strh	r2, [r3, #0]
			cgx = -gx;
    af0e:	4b60      	ldr	r3, [pc, #384]	; (b090 <CorrectIMUvalues+0xb74>)
    af10:	2200      	movs	r2, #0
    af12:	5e9b      	ldrsh	r3, [r3, r2]
    af14:	b29b      	uxth	r3, r3
    af16:	425b      	negs	r3, r3
    af18:	b29b      	uxth	r3, r3
    af1a:	b21a      	sxth	r2, r3
    af1c:	4b5d      	ldr	r3, [pc, #372]	; (b094 <CorrectIMUvalues+0xb78>)
    af1e:	801a      	strh	r2, [r3, #0]
			cgy = gz;
    af20:	4b5d      	ldr	r3, [pc, #372]	; (b098 <CorrectIMUvalues+0xb7c>)
    af22:	2200      	movs	r2, #0
    af24:	5e9a      	ldrsh	r2, [r3, r2]
    af26:	4b5d      	ldr	r3, [pc, #372]	; (b09c <CorrectIMUvalues+0xb80>)
    af28:	801a      	strh	r2, [r3, #0]
			cmx = -mx;
    af2a:	4b5d      	ldr	r3, [pc, #372]	; (b0a0 <CorrectIMUvalues+0xb84>)
    af2c:	2200      	movs	r2, #0
    af2e:	5e9b      	ldrsh	r3, [r3, r2]
    af30:	b29b      	uxth	r3, r3
    af32:	425b      	negs	r3, r3
    af34:	b29b      	uxth	r3, r3
    af36:	b21a      	sxth	r2, r3
    af38:	4b5a      	ldr	r3, [pc, #360]	; (b0a4 <CorrectIMUvalues+0xb88>)
    af3a:	801a      	strh	r2, [r3, #0]
			cmy = mz;
    af3c:	4b5a      	ldr	r3, [pc, #360]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    af3e:	2200      	movs	r2, #0
    af40:	5e9a      	ldrsh	r2, [r3, r2]
    af42:	4b5a      	ldr	r3, [pc, #360]	; (b0ac <CorrectIMUvalues+0xb90>)
    af44:	801a      	strh	r2, [r3, #0]
}
    af46:	e08b      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_DOWN){ // Power Down
    af48:	1dbb      	adds	r3, r7, #6
    af4a:	781b      	ldrb	r3, [r3, #0]
    af4c:	2b02      	cmp	r3, #2
    af4e:	d12a      	bne.n	afa6 <CorrectIMUvalues+0xa8a>
			cax = ax;
    af50:	4b4b      	ldr	r3, [pc, #300]	; (b080 <CorrectIMUvalues+0xb64>)
    af52:	2200      	movs	r2, #0
    af54:	5e9a      	ldrsh	r2, [r3, r2]
    af56:	4b4b      	ldr	r3, [pc, #300]	; (b084 <CorrectIMUvalues+0xb68>)
    af58:	801a      	strh	r2, [r3, #0]
			cay = -az;
    af5a:	4b4b      	ldr	r3, [pc, #300]	; (b088 <CorrectIMUvalues+0xb6c>)
    af5c:	2200      	movs	r2, #0
    af5e:	5e9b      	ldrsh	r3, [r3, r2]
    af60:	b29b      	uxth	r3, r3
    af62:	425b      	negs	r3, r3
    af64:	b29b      	uxth	r3, r3
    af66:	b21a      	sxth	r2, r3
    af68:	4b48      	ldr	r3, [pc, #288]	; (b08c <CorrectIMUvalues+0xb70>)
    af6a:	801a      	strh	r2, [r3, #0]
			cgx = gx;
    af6c:	4b48      	ldr	r3, [pc, #288]	; (b090 <CorrectIMUvalues+0xb74>)
    af6e:	2200      	movs	r2, #0
    af70:	5e9a      	ldrsh	r2, [r3, r2]
    af72:	4b48      	ldr	r3, [pc, #288]	; (b094 <CorrectIMUvalues+0xb78>)
    af74:	801a      	strh	r2, [r3, #0]
			cgy = -gz;
    af76:	4b48      	ldr	r3, [pc, #288]	; (b098 <CorrectIMUvalues+0xb7c>)
    af78:	2200      	movs	r2, #0
    af7a:	5e9b      	ldrsh	r3, [r3, r2]
    af7c:	b29b      	uxth	r3, r3
    af7e:	425b      	negs	r3, r3
    af80:	b29b      	uxth	r3, r3
    af82:	b21a      	sxth	r2, r3
    af84:	4b45      	ldr	r3, [pc, #276]	; (b09c <CorrectIMUvalues+0xb80>)
    af86:	801a      	strh	r2, [r3, #0]
			cmx = mx;
    af88:	4b45      	ldr	r3, [pc, #276]	; (b0a0 <CorrectIMUvalues+0xb84>)
    af8a:	2200      	movs	r2, #0
    af8c:	5e9a      	ldrsh	r2, [r3, r2]
    af8e:	4b45      	ldr	r3, [pc, #276]	; (b0a4 <CorrectIMUvalues+0xb88>)
    af90:	801a      	strh	r2, [r3, #0]
			cmy = -mz;
    af92:	4b45      	ldr	r3, [pc, #276]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    af94:	2200      	movs	r2, #0
    af96:	5e9b      	ldrsh	r3, [r3, r2]
    af98:	b29b      	uxth	r3, r3
    af9a:	425b      	negs	r3, r3
    af9c:	b29b      	uxth	r3, r3
    af9e:	b21a      	sxth	r2, r3
    afa0:	4b42      	ldr	r3, [pc, #264]	; (b0ac <CorrectIMUvalues+0xb90>)
    afa2:	801a      	strh	r2, [r3, #0]
}
    afa4:	e05c      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_LEFT){ // Power Left
    afa6:	1dbb      	adds	r3, r7, #6
    afa8:	781b      	ldrb	r3, [r3, #0]
    afaa:	2b03      	cmp	r3, #3
    afac:	d126      	bne.n	affc <CorrectIMUvalues+0xae0>
			cax = az;
    afae:	4b36      	ldr	r3, [pc, #216]	; (b088 <CorrectIMUvalues+0xb6c>)
    afb0:	2200      	movs	r2, #0
    afb2:	5e9a      	ldrsh	r2, [r3, r2]
    afb4:	4b33      	ldr	r3, [pc, #204]	; (b084 <CorrectIMUvalues+0xb68>)
    afb6:	801a      	strh	r2, [r3, #0]
			cay = ax;
    afb8:	4b31      	ldr	r3, [pc, #196]	; (b080 <CorrectIMUvalues+0xb64>)
    afba:	2200      	movs	r2, #0
    afbc:	5e9a      	ldrsh	r2, [r3, r2]
    afbe:	4b33      	ldr	r3, [pc, #204]	; (b08c <CorrectIMUvalues+0xb70>)
    afc0:	801a      	strh	r2, [r3, #0]
			cgx = gz;
    afc2:	4b35      	ldr	r3, [pc, #212]	; (b098 <CorrectIMUvalues+0xb7c>)
    afc4:	2200      	movs	r2, #0
    afc6:	5e9a      	ldrsh	r2, [r3, r2]
    afc8:	4b32      	ldr	r3, [pc, #200]	; (b094 <CorrectIMUvalues+0xb78>)
    afca:	801a      	strh	r2, [r3, #0]
			cgy = gx;
    afcc:	4b30      	ldr	r3, [pc, #192]	; (b090 <CorrectIMUvalues+0xb74>)
    afce:	2200      	movs	r2, #0
    afd0:	5e9a      	ldrsh	r2, [r3, r2]
    afd2:	4b32      	ldr	r3, [pc, #200]	; (b09c <CorrectIMUvalues+0xb80>)
    afd4:	801a      	strh	r2, [r3, #0]
			cmx = -mz;
    afd6:	4b34      	ldr	r3, [pc, #208]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    afd8:	2200      	movs	r2, #0
    afda:	5e9b      	ldrsh	r3, [r3, r2]
    afdc:	b29b      	uxth	r3, r3
    afde:	425b      	negs	r3, r3
    afe0:	b29b      	uxth	r3, r3
    afe2:	b21a      	sxth	r2, r3
    afe4:	4b2f      	ldr	r3, [pc, #188]	; (b0a4 <CorrectIMUvalues+0xb88>)
    afe6:	801a      	strh	r2, [r3, #0]
			cmy = -mx;
    afe8:	4b2d      	ldr	r3, [pc, #180]	; (b0a0 <CorrectIMUvalues+0xb84>)
    afea:	2200      	movs	r2, #0
    afec:	5e9b      	ldrsh	r3, [r3, r2]
    afee:	b29b      	uxth	r3, r3
    aff0:	425b      	negs	r3, r3
    aff2:	b29b      	uxth	r3, r3
    aff4:	b21a      	sxth	r2, r3
    aff6:	4b2d      	ldr	r3, [pc, #180]	; (b0ac <CorrectIMUvalues+0xb90>)
    aff8:	801a      	strh	r2, [r3, #0]
}
    affa:	e031      	b.n	b060 <CorrectIMUvalues+0xb44>
		}else if(power_orient == ORIENT_RIGHT){ // Power Right
    affc:	1dbb      	adds	r3, r7, #6
    affe:	781b      	ldrb	r3, [r3, #0]
    b000:	2b04      	cmp	r3, #4
    b002:	d12d      	bne.n	b060 <CorrectIMUvalues+0xb44>
			cax = -az;
    b004:	4b20      	ldr	r3, [pc, #128]	; (b088 <CorrectIMUvalues+0xb6c>)
    b006:	2200      	movs	r2, #0
    b008:	5e9b      	ldrsh	r3, [r3, r2]
    b00a:	b29b      	uxth	r3, r3
    b00c:	425b      	negs	r3, r3
    b00e:	b29b      	uxth	r3, r3
    b010:	b21a      	sxth	r2, r3
    b012:	4b1c      	ldr	r3, [pc, #112]	; (b084 <CorrectIMUvalues+0xb68>)
    b014:	801a      	strh	r2, [r3, #0]
			cay = -ax;
    b016:	4b1a      	ldr	r3, [pc, #104]	; (b080 <CorrectIMUvalues+0xb64>)
    b018:	2200      	movs	r2, #0
    b01a:	5e9b      	ldrsh	r3, [r3, r2]
    b01c:	b29b      	uxth	r3, r3
    b01e:	425b      	negs	r3, r3
    b020:	b29b      	uxth	r3, r3
    b022:	b21a      	sxth	r2, r3
    b024:	4b19      	ldr	r3, [pc, #100]	; (b08c <CorrectIMUvalues+0xb70>)
    b026:	801a      	strh	r2, [r3, #0]
			cgx = -gz;
    b028:	4b1b      	ldr	r3, [pc, #108]	; (b098 <CorrectIMUvalues+0xb7c>)
    b02a:	2200      	movs	r2, #0
    b02c:	5e9b      	ldrsh	r3, [r3, r2]
    b02e:	b29b      	uxth	r3, r3
    b030:	425b      	negs	r3, r3
    b032:	b29b      	uxth	r3, r3
    b034:	b21a      	sxth	r2, r3
    b036:	4b17      	ldr	r3, [pc, #92]	; (b094 <CorrectIMUvalues+0xb78>)
    b038:	801a      	strh	r2, [r3, #0]
			cgy = -gx;
    b03a:	4b15      	ldr	r3, [pc, #84]	; (b090 <CorrectIMUvalues+0xb74>)
    b03c:	2200      	movs	r2, #0
    b03e:	5e9b      	ldrsh	r3, [r3, r2]
    b040:	b29b      	uxth	r3, r3
    b042:	425b      	negs	r3, r3
    b044:	b29b      	uxth	r3, r3
    b046:	b21a      	sxth	r2, r3
    b048:	4b14      	ldr	r3, [pc, #80]	; (b09c <CorrectIMUvalues+0xb80>)
    b04a:	801a      	strh	r2, [r3, #0]
			cmx = mz;
    b04c:	4b16      	ldr	r3, [pc, #88]	; (b0a8 <CorrectIMUvalues+0xb8c>)
    b04e:	2200      	movs	r2, #0
    b050:	5e9a      	ldrsh	r2, [r3, r2]
    b052:	4b14      	ldr	r3, [pc, #80]	; (b0a4 <CorrectIMUvalues+0xb88>)
    b054:	801a      	strh	r2, [r3, #0]
			cmy = mx;
    b056:	4b12      	ldr	r3, [pc, #72]	; (b0a0 <CorrectIMUvalues+0xb84>)
    b058:	2200      	movs	r2, #0
    b05a:	5e9a      	ldrsh	r2, [r3, r2]
    b05c:	4b13      	ldr	r3, [pc, #76]	; (b0ac <CorrectIMUvalues+0xb90>)
    b05e:	801a      	strh	r2, [r3, #0]
}
    b060:	46c0      	nop			; (mov r8, r8)
    b062:	46bd      	mov	sp, r7
    b064:	b002      	add	sp, #8
    b066:	bd80      	pop	{r7, pc}
    b068:	200002ec 	.word	0x200002ec
    b06c:	20000300 	.word	0x20000300
    b070:	200002e6 	.word	0x200002e6
    b074:	200002fa 	.word	0x200002fa
    b078:	200002f2 	.word	0x200002f2
    b07c:	20000306 	.word	0x20000306
    b080:	200002ea 	.word	0x200002ea
    b084:	200002fc 	.word	0x200002fc
    b088:	200002ee 	.word	0x200002ee
    b08c:	200002fe 	.word	0x200002fe
    b090:	200002e4 	.word	0x200002e4
    b094:	200002f6 	.word	0x200002f6
    b098:	200002e8 	.word	0x200002e8
    b09c:	200002f8 	.word	0x200002f8
    b0a0:	200002f0 	.word	0x200002f0
    b0a4:	20000302 	.word	0x20000302
    b0a8:	200002f4 	.word	0x200002f4
    b0ac:	20000304 	.word	0x20000304

0000b0b0 <configure_tc>:
void configure_tc(void);
void check_time(uint32_t* time_var);
void check_time_micros(uint32_t* time_var);

void configure_tc(void)
{
    b0b0:	b580      	push	{r7, lr}
    b0b2:	b08e      	sub	sp, #56	; 0x38
    b0b4:	af00      	add	r7, sp, #0
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
    b0b6:	1d3b      	adds	r3, r7, #4
    b0b8:	0018      	movs	r0, r3
    b0ba:	4b0e      	ldr	r3, [pc, #56]	; (b0f4 <configure_tc+0x44>)
    b0bc:	4798      	blx	r3
	
	config_tc.counter_size = TC_COUNTER_SIZE_32BIT;
    b0be:	1d3b      	adds	r3, r7, #4
    b0c0:	2208      	movs	r2, #8
    b0c2:	709a      	strb	r2, [r3, #2]
	config_tc.count_direction = TC_COUNT_DIRECTION_UP;
    b0c4:	1d3b      	adds	r3, r7, #4
    b0c6:	2200      	movs	r2, #0
    b0c8:	739a      	strb	r2, [r3, #14]
	config_tc.clock_source =  GCLK_CLKCTRL_GEN_GCLK0;
    b0ca:	1d3b      	adds	r3, r7, #4
    b0cc:	2200      	movs	r2, #0
    b0ce:	701a      	strb	r2, [r3, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1;
    b0d0:	1d3b      	adds	r3, r7, #4
    b0d2:	2200      	movs	r2, #0
    b0d4:	809a      	strh	r2, [r3, #4]

	tc_init(&tc0, TC4, &config_tc);
    b0d6:	1d3a      	adds	r2, r7, #4
    b0d8:	4907      	ldr	r1, [pc, #28]	; (b0f8 <configure_tc+0x48>)
    b0da:	4b08      	ldr	r3, [pc, #32]	; (b0fc <configure_tc+0x4c>)
    b0dc:	0018      	movs	r0, r3
    b0de:	4b08      	ldr	r3, [pc, #32]	; (b100 <configure_tc+0x50>)
    b0e0:	4798      	blx	r3
	tc_enable(&tc0);
    b0e2:	4b06      	ldr	r3, [pc, #24]	; (b0fc <configure_tc+0x4c>)
    b0e4:	0018      	movs	r0, r3
    b0e6:	4b07      	ldr	r3, [pc, #28]	; (b104 <configure_tc+0x54>)
    b0e8:	4798      	blx	r3
}
    b0ea:	46c0      	nop			; (mov r8, r8)
    b0ec:	46bd      	mov	sp, r7
    b0ee:	b00e      	add	sp, #56	; 0x38
    b0f0:	bd80      	pop	{r7, pc}
    b0f2:	46c0      	nop			; (mov r8, r8)
    b0f4:	00009309 	.word	0x00009309
    b0f8:	42003000 	.word	0x42003000
    b0fc:	2000078c 	.word	0x2000078c
    b100:	00005871 	.word	0x00005871
    b104:	00009391 	.word	0x00009391

0000b108 <millis>:



uint32_t millis()
{
    b108:	b580      	push	{r7, lr}
    b10a:	af00      	add	r7, sp, #0
	return (tc_get_count_value(&tc0)/7500);
    b10c:	4b06      	ldr	r3, [pc, #24]	; (b128 <millis+0x20>)
    b10e:	0018      	movs	r0, r3
    b110:	4b06      	ldr	r3, [pc, #24]	; (b12c <millis+0x24>)
    b112:	4798      	blx	r3
    b114:	0002      	movs	r2, r0
    b116:	4b06      	ldr	r3, [pc, #24]	; (b130 <millis+0x28>)
    b118:	4906      	ldr	r1, [pc, #24]	; (b134 <millis+0x2c>)
    b11a:	0010      	movs	r0, r2
    b11c:	4798      	blx	r3
    b11e:	0003      	movs	r3, r0
}
    b120:	0018      	movs	r0, r3
    b122:	46bd      	mov	sp, r7
    b124:	bd80      	pop	{r7, pc}
    b126:	46c0      	nop			; (mov r8, r8)
    b128:	2000078c 	.word	0x2000078c
    b12c:	00005cc1 	.word	0x00005cc1
    b130:	000140c9 	.word	0x000140c9
    b134:	00001d4c 	.word	0x00001d4c

0000b138 <check_time>:
uint32_t micros()
{
	return (tc_get_count_value(&tc0)/7.5);
}

void check_time(uint32_t* time_var){
    b138:	b590      	push	{r4, r7, lr}
    b13a:	b083      	sub	sp, #12
    b13c:	af00      	add	r7, sp, #0
    b13e:	6078      	str	r0, [r7, #4]
	if(*time_var > millis())
    b140:	687b      	ldr	r3, [r7, #4]
    b142:	681c      	ldr	r4, [r3, #0]
    b144:	4b05      	ldr	r3, [pc, #20]	; (b15c <check_time+0x24>)
    b146:	4798      	blx	r3
    b148:	0003      	movs	r3, r0
    b14a:	429c      	cmp	r4, r3
    b14c:	d902      	bls.n	b154 <check_time+0x1c>
		*time_var = 0;
    b14e:	687b      	ldr	r3, [r7, #4]
    b150:	2200      	movs	r2, #0
    b152:	601a      	str	r2, [r3, #0]
}
    b154:	46c0      	nop			; (mov r8, r8)
    b156:	46bd      	mov	sp, r7
    b158:	b003      	add	sp, #12
    b15a:	bd90      	pop	{r4, r7, pc}
    b15c:	0000b109 	.word	0x0000b109

0000b160 <configure_LED_PWM>:



// Configure all of the LED ports as PWM outputs
void configure_LED_PWM(void)
{
    b160:	b580      	push	{r7, lr}
    b162:	b0aa      	sub	sp, #168	; 0xa8
    b164:	af00      	add	r7, sp, #0
struct tcc_config config_tcc;
tcc_get_config_defaults(&config_tcc, TCC0);
    b166:	4a58      	ldr	r2, [pc, #352]	; (b2c8 <configure_LED_PWM+0x168>)
    b168:	1d3b      	adds	r3, r7, #4
    b16a:	0011      	movs	r1, r2
    b16c:	0018      	movs	r0, r3
    b16e:	4b57      	ldr	r3, [pc, #348]	; (b2cc <configure_LED_PWM+0x16c>)
    b170:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b172:	1d3b      	adds	r3, r7, #4
    b174:	4a56      	ldr	r2, [pc, #344]	; (b2d0 <configure_LED_PWM+0x170>)
    b176:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b178:	1d3b      	adds	r3, r7, #4
    b17a:	2202      	movs	r2, #2
    b17c:	761a      	strb	r2, [r3, #24]

config_tcc.compare.match[0] = 0;
    b17e:	1d3b      	adds	r3, r7, #4
    b180:	2200      	movs	r2, #0
    b182:	61da      	str	r2, [r3, #28]
config_tcc.compare.match[1] = 0;
    b184:	1d3b      	adds	r3, r7, #4
    b186:	2200      	movs	r2, #0
    b188:	621a      	str	r2, [r3, #32]
config_tcc.compare.match[2] = 0;
    b18a:	1d3b      	adds	r3, r7, #4
    b18c:	2200      	movs	r2, #0
    b18e:	625a      	str	r2, [r3, #36]	; 0x24
config_tcc.compare.match[3] = 0;
    b190:	1d3b      	adds	r3, r7, #4
    b192:	2200      	movs	r2, #0
    b194:	629a      	str	r2, [r3, #40]	; 0x28
config_tcc.pins.enable_wave_out_pin[0] = true;
    b196:	1d3b      	adds	r3, r7, #4
    b198:	2298      	movs	r2, #152	; 0x98
    b19a:	2101      	movs	r1, #1
    b19c:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[1] = true;
    b19e:	1d3b      	adds	r3, r7, #4
    b1a0:	2299      	movs	r2, #153	; 0x99
    b1a2:	2101      	movs	r1, #1
    b1a4:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[2] = true;
    b1a6:	1d3b      	adds	r3, r7, #4
    b1a8:	229a      	movs	r2, #154	; 0x9a
    b1aa:	2101      	movs	r1, #1
    b1ac:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[3] = true;
    b1ae:	1d3b      	adds	r3, r7, #4
    b1b0:	229b      	movs	r2, #155	; 0x9b
    b1b2:	2101      	movs	r1, #1
    b1b4:	5499      	strb	r1, [r3, r2]
config_tcc.pins.wave_out_pin[0]        = PIN_PA14F_TCC0_WO4; 
    b1b6:	1d3b      	adds	r3, r7, #4
    b1b8:	220e      	movs	r2, #14
    b1ba:	659a      	str	r2, [r3, #88]	; 0x58
config_tcc.pins.wave_out_pin[1]        = PIN_PB11F_TCC0_WO5; 
    b1bc:	1d3b      	adds	r3, r7, #4
    b1be:	222b      	movs	r2, #43	; 0x2b
    b1c0:	65da      	str	r2, [r3, #92]	; 0x5c
config_tcc.pins.wave_out_pin[2]        = PIN_PA10F_TCC0_WO2; 
    b1c2:	1d3b      	adds	r3, r7, #4
    b1c4:	220a      	movs	r2, #10
    b1c6:	661a      	str	r2, [r3, #96]	; 0x60
config_tcc.pins.wave_out_pin[3]        = PIN_PA11F_TCC0_WO3;  
    b1c8:	1d3b      	adds	r3, r7, #4
    b1ca:	220b      	movs	r2, #11
    b1cc:	665a      	str	r2, [r3, #100]	; 0x64
config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA14F_TCC0_WO4;
    b1ce:	1d3b      	adds	r3, r7, #4
    b1d0:	2205      	movs	r2, #5
    b1d2:	679a      	str	r2, [r3, #120]	; 0x78
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PB11F_TCC0_WO5;
    b1d4:	1d3b      	adds	r3, r7, #4
    b1d6:	2205      	movs	r2, #5
    b1d8:	67da      	str	r2, [r3, #124]	; 0x7c
config_tcc.pins.wave_out_pin_mux[2]    = MUX_PA10F_TCC0_WO2;
    b1da:	1d3b      	adds	r3, r7, #4
    b1dc:	2280      	movs	r2, #128	; 0x80
    b1de:	2105      	movs	r1, #5
    b1e0:	5099      	str	r1, [r3, r2]
config_tcc.pins.wave_out_pin_mux[3]    = MUX_PA11F_TCC0_WO3;
    b1e2:	1d3b      	adds	r3, r7, #4
    b1e4:	2284      	movs	r2, #132	; 0x84
    b1e6:	2105      	movs	r1, #5
    b1e8:	5099      	str	r1, [r3, r2]


tcc_init(&tcc0, TCC0, &config_tcc);
    b1ea:	1d3a      	adds	r2, r7, #4
    b1ec:	4936      	ldr	r1, [pc, #216]	; (b2c8 <configure_LED_PWM+0x168>)
    b1ee:	4b39      	ldr	r3, [pc, #228]	; (b2d4 <configure_LED_PWM+0x174>)
    b1f0:	0018      	movs	r0, r3
    b1f2:	4b39      	ldr	r3, [pc, #228]	; (b2d8 <configure_LED_PWM+0x178>)
    b1f4:	4798      	blx	r3
tcc_enable(&tcc0);
    b1f6:	4b37      	ldr	r3, [pc, #220]	; (b2d4 <configure_LED_PWM+0x174>)
    b1f8:	0018      	movs	r0, r3
    b1fa:	4b38      	ldr	r3, [pc, #224]	; (b2dc <configure_LED_PWM+0x17c>)
    b1fc:	4798      	blx	r3


tcc_get_config_defaults(&config_tcc, TCC1);
    b1fe:	4a38      	ldr	r2, [pc, #224]	; (b2e0 <configure_LED_PWM+0x180>)
    b200:	1d3b      	adds	r3, r7, #4
    b202:	0011      	movs	r1, r2
    b204:	0018      	movs	r0, r3
    b206:	4b31      	ldr	r3, [pc, #196]	; (b2cc <configure_LED_PWM+0x16c>)
    b208:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b20a:	1d3b      	adds	r3, r7, #4
    b20c:	4a30      	ldr	r2, [pc, #192]	; (b2d0 <configure_LED_PWM+0x170>)
    b20e:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b210:	1d3b      	adds	r3, r7, #4
    b212:	2202      	movs	r2, #2
    b214:	761a      	strb	r2, [r3, #24]

//config_tcc.compare.match[0] = 0;
config_tcc.compare.match[1] = 0;
    b216:	1d3b      	adds	r3, r7, #4
    b218:	2200      	movs	r2, #0
    b21a:	621a      	str	r2, [r3, #32]
//config_tcc.pins.enable_wave_out_pin[0] = true;
config_tcc.pins.enable_wave_out_pin[1] = true;
    b21c:	1d3b      	adds	r3, r7, #4
    b21e:	2299      	movs	r2, #153	; 0x99
    b220:	2101      	movs	r1, #1
    b222:	5499      	strb	r1, [r3, r2]
//config_tcc.pins.wave_out_pin[0]        = PIN_PA06E_TCC1_WO0;
config_tcc.pins.wave_out_pin[1]        = PIN_PA07E_TCC1_WO1;
    b224:	1d3b      	adds	r3, r7, #4
    b226:	2207      	movs	r2, #7
    b228:	65da      	str	r2, [r3, #92]	; 0x5c
//config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA06E_TCC1_WO0;
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA07E_TCC1_WO1;
    b22a:	1d3b      	adds	r3, r7, #4
    b22c:	2204      	movs	r2, #4
    b22e:	67da      	str	r2, [r3, #124]	; 0x7c

tcc_init(&tcc1, TCC1, &config_tcc);
    b230:	1d3a      	adds	r2, r7, #4
    b232:	492b      	ldr	r1, [pc, #172]	; (b2e0 <configure_LED_PWM+0x180>)
    b234:	4b2b      	ldr	r3, [pc, #172]	; (b2e4 <configure_LED_PWM+0x184>)
    b236:	0018      	movs	r0, r3
    b238:	4b27      	ldr	r3, [pc, #156]	; (b2d8 <configure_LED_PWM+0x178>)
    b23a:	4798      	blx	r3
// Configure the capture channel to read pulse width of PPM_IN pin
TCC1->CTRLA.reg  |= TCC_CTRLA_CPTEN0;
    b23c:	4b28      	ldr	r3, [pc, #160]	; (b2e0 <configure_LED_PWM+0x180>)
    b23e:	4a28      	ldr	r2, [pc, #160]	; (b2e0 <configure_LED_PWM+0x180>)
    b240:	6812      	ldr	r2, [r2, #0]
    b242:	2180      	movs	r1, #128	; 0x80
    b244:	0449      	lsls	r1, r1, #17
    b246:	430a      	orrs	r2, r1
    b248:	601a      	str	r2, [r3, #0]
TCC1->EVCTRL.reg |= TCC_EVCTRL_TCEI1 | TCC_EVCTRL_EVACT1_PWP;
    b24a:	4b25      	ldr	r3, [pc, #148]	; (b2e0 <configure_LED_PWM+0x180>)
    b24c:	4a24      	ldr	r2, [pc, #144]	; (b2e0 <configure_LED_PWM+0x180>)
    b24e:	6a12      	ldr	r2, [r2, #32]
    b250:	4925      	ldr	r1, [pc, #148]	; (b2e8 <configure_LED_PWM+0x188>)
    b252:	430a      	orrs	r2, r1
    b254:	621a      	str	r2, [r3, #32]
tcc_enable(&tcc1);
    b256:	4b23      	ldr	r3, [pc, #140]	; (b2e4 <configure_LED_PWM+0x184>)
    b258:	0018      	movs	r0, r3
    b25a:	4b20      	ldr	r3, [pc, #128]	; (b2dc <configure_LED_PWM+0x17c>)
    b25c:	4798      	blx	r3


tcc_get_config_defaults(&config_tcc, TCC2);
    b25e:	4a23      	ldr	r2, [pc, #140]	; (b2ec <configure_LED_PWM+0x18c>)
    b260:	1d3b      	adds	r3, r7, #4
    b262:	0011      	movs	r1, r2
    b264:	0018      	movs	r0, r3
    b266:	4b19      	ldr	r3, [pc, #100]	; (b2cc <configure_LED_PWM+0x16c>)
    b268:	4798      	blx	r3
config_tcc.counter.period = 0xFFFF;
    b26a:	1d3b      	adds	r3, r7, #4
    b26c:	4a18      	ldr	r2, [pc, #96]	; (b2d0 <configure_LED_PWM+0x170>)
    b26e:	605a      	str	r2, [r3, #4]
config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    b270:	1d3b      	adds	r3, r7, #4
    b272:	2202      	movs	r2, #2
    b274:	761a      	strb	r2, [r3, #24]

config_tcc.compare.match[0] = 0;
    b276:	1d3b      	adds	r3, r7, #4
    b278:	2200      	movs	r2, #0
    b27a:	61da      	str	r2, [r3, #28]
config_tcc.compare.match[1] = 0;
    b27c:	1d3b      	adds	r3, r7, #4
    b27e:	2200      	movs	r2, #0
    b280:	621a      	str	r2, [r3, #32]
config_tcc.pins.enable_wave_out_pin[0] = true;
    b282:	1d3b      	adds	r3, r7, #4
    b284:	2298      	movs	r2, #152	; 0x98
    b286:	2101      	movs	r1, #1
    b288:	5499      	strb	r1, [r3, r2]
config_tcc.pins.enable_wave_out_pin[1] = true;
    b28a:	1d3b      	adds	r3, r7, #4
    b28c:	2299      	movs	r2, #153	; 0x99
    b28e:	2101      	movs	r1, #1
    b290:	5499      	strb	r1, [r3, r2]
config_tcc.pins.wave_out_pin[0]        = PIN_PA12E_TCC2_WO0;
    b292:	1d3b      	adds	r3, r7, #4
    b294:	220c      	movs	r2, #12
    b296:	659a      	str	r2, [r3, #88]	; 0x58
config_tcc.pins.wave_out_pin[1]        = PIN_PA13E_TCC2_WO1;
    b298:	1d3b      	adds	r3, r7, #4
    b29a:	220d      	movs	r2, #13
    b29c:	65da      	str	r2, [r3, #92]	; 0x5c
config_tcc.pins.wave_out_pin_mux[0]    = MUX_PA12E_TCC2_WO0;
    b29e:	1d3b      	adds	r3, r7, #4
    b2a0:	2204      	movs	r2, #4
    b2a2:	679a      	str	r2, [r3, #120]	; 0x78
config_tcc.pins.wave_out_pin_mux[1]    = MUX_PA13E_TCC2_WO1;
    b2a4:	1d3b      	adds	r3, r7, #4
    b2a6:	2204      	movs	r2, #4
    b2a8:	67da      	str	r2, [r3, #124]	; 0x7c

tcc_init(&tcc2, TCC2, &config_tcc);
    b2aa:	1d3a      	adds	r2, r7, #4
    b2ac:	490f      	ldr	r1, [pc, #60]	; (b2ec <configure_LED_PWM+0x18c>)
    b2ae:	4b10      	ldr	r3, [pc, #64]	; (b2f0 <configure_LED_PWM+0x190>)
    b2b0:	0018      	movs	r0, r3
    b2b2:	4b09      	ldr	r3, [pc, #36]	; (b2d8 <configure_LED_PWM+0x178>)
    b2b4:	4798      	blx	r3
tcc_enable(&tcc2);
    b2b6:	4b0e      	ldr	r3, [pc, #56]	; (b2f0 <configure_LED_PWM+0x190>)
    b2b8:	0018      	movs	r0, r3
    b2ba:	4b08      	ldr	r3, [pc, #32]	; (b2dc <configure_LED_PWM+0x17c>)
    b2bc:	4798      	blx	r3
}
    b2be:	46c0      	nop			; (mov r8, r8)
    b2c0:	46bd      	mov	sp, r7
    b2c2:	b02a      	add	sp, #168	; 0xa8
    b2c4:	bd80      	pop	{r7, pc}
    b2c6:	46c0      	nop			; (mov r8, r8)
    b2c8:	42002000 	.word	0x42002000
    b2cc:	00004c29 	.word	0x00004c29
    b2d0:	0000ffff 	.word	0x0000ffff
    b2d4:	2000074c 	.word	0x2000074c
    b2d8:	00005285 	.word	0x00005285
    b2dc:	000093c9 	.word	0x000093c9
    b2e0:	42002400 	.word	0x42002400
    b2e4:	20000f5c 	.word	0x20000f5c
    b2e8:	00008030 	.word	0x00008030
    b2ec:	42002800 	.word	0x42002800
    b2f0:	20000f1c 	.word	0x20000f1c

0000b2f4 <setLeftRGB>:

void setLeftRGB(uint16_t red, uint16_t green, uint16_t blue) {
    b2f4:	b590      	push	{r4, r7, lr}
    b2f6:	b083      	sub	sp, #12
    b2f8:	af00      	add	r7, sp, #0
    b2fa:	0004      	movs	r4, r0
    b2fc:	0008      	movs	r0, r1
    b2fe:	0011      	movs	r1, r2
    b300:	1dbb      	adds	r3, r7, #6
    b302:	1c22      	adds	r2, r4, #0
    b304:	801a      	strh	r2, [r3, #0]
    b306:	1d3b      	adds	r3, r7, #4
    b308:	1c02      	adds	r2, r0, #0
    b30a:	801a      	strh	r2, [r3, #0]
    b30c:	1cbb      	adds	r3, r7, #2
    b30e:	1c0a      	adds	r2, r1, #0
    b310:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.LB = blue;
    b312:	4b12      	ldr	r3, [pc, #72]	; (b35c <setLeftRGB+0x68>)
    b314:	1cba      	adds	r2, r7, #2
    b316:	8812      	ldrh	r2, [r2, #0]
    b318:	809a      	strh	r2, [r3, #4]
	RGB_Ouptut.LG = green;
    b31a:	4b10      	ldr	r3, [pc, #64]	; (b35c <setLeftRGB+0x68>)
    b31c:	1d3a      	adds	r2, r7, #4
    b31e:	8812      	ldrh	r2, [r2, #0]
    b320:	805a      	strh	r2, [r3, #2]
	RGB_Ouptut.LR = red;
    b322:	4b0e      	ldr	r3, [pc, #56]	; (b35c <setLeftRGB+0x68>)
    b324:	1dba      	adds	r2, r7, #6
    b326:	8812      	ldrh	r2, [r2, #0]
    b328:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (0), red);
    b32a:	1dbb      	adds	r3, r7, #6
    b32c:	881a      	ldrh	r2, [r3, #0]
    b32e:	4b0c      	ldr	r3, [pc, #48]	; (b360 <setLeftRGB+0x6c>)
    b330:	2100      	movs	r1, #0
    b332:	0018      	movs	r0, r3
    b334:	4b0b      	ldr	r3, [pc, #44]	; (b364 <setLeftRGB+0x70>)
    b336:	4798      	blx	r3
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (1), green);
    b338:	1d3b      	adds	r3, r7, #4
    b33a:	881a      	ldrh	r2, [r3, #0]
    b33c:	4b0a      	ldr	r3, [pc, #40]	; (b368 <setLeftRGB+0x74>)
    b33e:	2101      	movs	r1, #1
    b340:	0018      	movs	r0, r3
    b342:	4b08      	ldr	r3, [pc, #32]	; (b364 <setLeftRGB+0x70>)
    b344:	4798      	blx	r3
	tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (1), blue);
    b346:	1cbb      	adds	r3, r7, #2
    b348:	881a      	ldrh	r2, [r3, #0]
    b34a:	4b08      	ldr	r3, [pc, #32]	; (b36c <setLeftRGB+0x78>)
    b34c:	2101      	movs	r1, #1
    b34e:	0018      	movs	r0, r3
    b350:	4b04      	ldr	r3, [pc, #16]	; (b364 <setLeftRGB+0x70>)
    b352:	4798      	blx	r3
}
    b354:	46c0      	nop			; (mov r8, r8)
    b356:	46bd      	mov	sp, r7
    b358:	b003      	add	sp, #12
    b35a:	bd90      	pop	{r4, r7, pc}
    b35c:	20000314 	.word	0x20000314
    b360:	2000074c 	.word	0x2000074c
    b364:	0000572d 	.word	0x0000572d
    b368:	20000f1c 	.word	0x20000f1c
    b36c:	20000f5c 	.word	0x20000f5c

0000b370 <setRightRGB>:

void setRightRGB(uint16_t red, uint16_t green, uint16_t blue) {
    b370:	b590      	push	{r4, r7, lr}
    b372:	b083      	sub	sp, #12
    b374:	af00      	add	r7, sp, #0
    b376:	0004      	movs	r4, r0
    b378:	0008      	movs	r0, r1
    b37a:	0011      	movs	r1, r2
    b37c:	1dbb      	adds	r3, r7, #6
    b37e:	1c22      	adds	r2, r4, #0
    b380:	801a      	strh	r2, [r3, #0]
    b382:	1d3b      	adds	r3, r7, #4
    b384:	1c02      	adds	r2, r0, #0
    b386:	801a      	strh	r2, [r3, #0]
    b388:	1cbb      	adds	r3, r7, #2
    b38a:	1c0a      	adds	r2, r1, #0
    b38c:	801a      	strh	r2, [r3, #0]
	RGB_Ouptut.RB = blue;
    b38e:	4b12      	ldr	r3, [pc, #72]	; (b3d8 <setRightRGB+0x68>)
    b390:	1cba      	adds	r2, r7, #2
    b392:	8812      	ldrh	r2, [r2, #0]
    b394:	815a      	strh	r2, [r3, #10]
	RGB_Ouptut.RG = green;
    b396:	4b10      	ldr	r3, [pc, #64]	; (b3d8 <setRightRGB+0x68>)
    b398:	1d3a      	adds	r2, r7, #4
    b39a:	8812      	ldrh	r2, [r2, #0]
    b39c:	811a      	strh	r2, [r3, #8]
	RGB_Ouptut.RR = red;
    b39e:	4b0e      	ldr	r3, [pc, #56]	; (b3d8 <setRightRGB+0x68>)
    b3a0:	1dba      	adds	r2, r7, #6
    b3a2:	8812      	ldrh	r2, [r2, #0]
    b3a4:	80da      	strh	r2, [r3, #6]
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (3), red);		
    b3a6:	1dbb      	adds	r3, r7, #6
    b3a8:	881a      	ldrh	r2, [r3, #0]
    b3aa:	4b0c      	ldr	r3, [pc, #48]	; (b3dc <setRightRGB+0x6c>)
    b3ac:	2103      	movs	r1, #3
    b3ae:	0018      	movs	r0, r3
    b3b0:	4b0b      	ldr	r3, [pc, #44]	; (b3e0 <setRightRGB+0x70>)
    b3b2:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (1), green);
    b3b4:	1d3b      	adds	r3, r7, #4
    b3b6:	881a      	ldrh	r2, [r3, #0]
    b3b8:	4b08      	ldr	r3, [pc, #32]	; (b3dc <setRightRGB+0x6c>)
    b3ba:	2101      	movs	r1, #1
    b3bc:	0018      	movs	r0, r3
    b3be:	4b08      	ldr	r3, [pc, #32]	; (b3e0 <setRightRGB+0x70>)
    b3c0:	4798      	blx	r3
	tcc_set_compare_value(&tcc0, (enum tcc_match_capture_channel) (2), blue);
    b3c2:	1cbb      	adds	r3, r7, #2
    b3c4:	881a      	ldrh	r2, [r3, #0]
    b3c6:	4b05      	ldr	r3, [pc, #20]	; (b3dc <setRightRGB+0x6c>)
    b3c8:	2102      	movs	r1, #2
    b3ca:	0018      	movs	r0, r3
    b3cc:	4b04      	ldr	r3, [pc, #16]	; (b3e0 <setRightRGB+0x70>)
    b3ce:	4798      	blx	r3
}
    b3d0:	46c0      	nop			; (mov r8, r8)
    b3d2:	46bd      	mov	sp, r7
    b3d4:	b003      	add	sp, #12
    b3d6:	bd90      	pop	{r4, r7, pc}
    b3d8:	20000314 	.word	0x20000314
    b3dc:	2000074c 	.word	0x2000074c
    b3e0:	0000572d 	.word	0x0000572d

0000b3e4 <setWhite>:

void setWhite(uint16_t white) {
    b3e4:	b580      	push	{r7, lr}
    b3e6:	b082      	sub	sp, #8
    b3e8:	af00      	add	r7, sp, #0
    b3ea:	0002      	movs	r2, r0
    b3ec:	1dbb      	adds	r3, r7, #6
    b3ee:	801a      	strh	r2, [r3, #0]
	head = white;
    b3f0:	4b08      	ldr	r3, [pc, #32]	; (b414 <setWhite+0x30>)
    b3f2:	1dba      	adds	r2, r7, #6
    b3f4:	8812      	ldrh	r2, [r2, #0]
    b3f6:	801a      	strh	r2, [r3, #0]
	//tcc_set_compare_value(&tcc1, (enum tcc_match_capture_channel) (0), white);
	port_pin_set_output_level(PIN_PA06E_TCC1_WO0, white); // Changed to non-pwm due to pulse width reading on PPM_IN pin
    b3f8:	1dbb      	adds	r3, r7, #6
    b3fa:	881b      	ldrh	r3, [r3, #0]
    b3fc:	1e5a      	subs	r2, r3, #1
    b3fe:	4193      	sbcs	r3, r2
    b400:	b2db      	uxtb	r3, r3
    b402:	0019      	movs	r1, r3
    b404:	2006      	movs	r0, #6
    b406:	4b04      	ldr	r3, [pc, #16]	; (b418 <setWhite+0x34>)
    b408:	4798      	blx	r3
}
    b40a:	46c0      	nop			; (mov r8, r8)
    b40c:	46bd      	mov	sp, r7
    b40e:	b002      	add	sp, #8
    b410:	bd80      	pop	{r7, pc}
    b412:	46c0      	nop			; (mov r8, r8)
    b414:	200009c2 	.word	0x200009c2
    b418:	00008df5 	.word	0x00008df5

0000b41c <setRed>:

void setRed(uint16_t red) {
    b41c:	b580      	push	{r7, lr}
    b41e:	b082      	sub	sp, #8
    b420:	af00      	add	r7, sp, #0
    b422:	0002      	movs	r2, r0
    b424:	1dbb      	adds	r3, r7, #6
    b426:	801a      	strh	r2, [r3, #0]
	brake = red;
    b428:	4b07      	ldr	r3, [pc, #28]	; (b448 <setRed+0x2c>)
    b42a:	1dba      	adds	r2, r7, #6
    b42c:	8812      	ldrh	r2, [r2, #0]
    b42e:	801a      	strh	r2, [r3, #0]
	tcc_set_compare_value(&tcc2, (enum tcc_match_capture_channel) (0), red);
    b430:	1dbb      	adds	r3, r7, #6
    b432:	881a      	ldrh	r2, [r3, #0]
    b434:	4b05      	ldr	r3, [pc, #20]	; (b44c <setRed+0x30>)
    b436:	2100      	movs	r1, #0
    b438:	0018      	movs	r0, r3
    b43a:	4b05      	ldr	r3, [pc, #20]	; (b450 <setRed+0x34>)
    b43c:	4798      	blx	r3
}
    b43e:	46c0      	nop			; (mov r8, r8)
    b440:	46bd      	mov	sp, r7
    b442:	b002      	add	sp, #8
    b444:	bd80      	pop	{r7, pc}
    b446:	46c0      	nop			; (mov r8, r8)
    b448:	20000312 	.word	0x20000312
    b44c:	20000f1c 	.word	0x20000f1c
    b450:	0000572d 	.word	0x0000572d

0000b454 <setAux>:

void setAux(bool aux) {
    b454:	b580      	push	{r7, lr}
    b456:	b082      	sub	sp, #8
    b458:	af00      	add	r7, sp, #0
    b45a:	0002      	movs	r2, r0
    b45c:	1dfb      	adds	r3, r7, #7
    b45e:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(AUX_PIN,aux);
    b460:	1dfb      	adds	r3, r7, #7
    b462:	781b      	ldrb	r3, [r3, #0]
    b464:	0019      	movs	r1, r3
    b466:	2008      	movs	r0, #8
    b468:	4b02      	ldr	r3, [pc, #8]	; (b474 <setAux+0x20>)
    b46a:	4798      	blx	r3
}
    b46c:	46c0      	nop			; (mov r8, r8)
    b46e:	46bd      	mov	sp, r7
    b470:	b002      	add	sp, #8
    b472:	bd80      	pop	{r7, pc}
    b474:	00008df5 	.word	0x00008df5

0000b478 <setCycleColor>:

struct RGB_Vals setCycleColor(uint16_t _upColor, uint16_t _downColor, int _cycle){
    b478:	b580      	push	{r7, lr}
    b47a:	b088      	sub	sp, #32
    b47c:	af00      	add	r7, sp, #0
    b47e:	60f8      	str	r0, [r7, #12]
    b480:	0008      	movs	r0, r1
    b482:	0011      	movs	r1, r2
    b484:	607b      	str	r3, [r7, #4]
    b486:	230a      	movs	r3, #10
    b488:	18fb      	adds	r3, r7, r3
    b48a:	1c02      	adds	r2, r0, #0
    b48c:	801a      	strh	r2, [r3, #0]
    b48e:	2308      	movs	r3, #8
    b490:	18fb      	adds	r3, r7, r3
    b492:	1c0a      	adds	r2, r1, #0
    b494:	801a      	strh	r2, [r3, #0]
	struct RGB_Vals color;
	if(_cycle == 0){
    b496:	687b      	ldr	r3, [r7, #4]
    b498:	2b00      	cmp	r3, #0
    b49a:	d11f      	bne.n	b4dc <setCycleColor+0x64>
		color.LR=_upColor;
    b49c:	2314      	movs	r3, #20
    b49e:	18fb      	adds	r3, r7, r3
    b4a0:	220a      	movs	r2, #10
    b4a2:	18ba      	adds	r2, r7, r2
    b4a4:	8812      	ldrh	r2, [r2, #0]
    b4a6:	801a      	strh	r2, [r3, #0]
		color.LG = 0;
    b4a8:	2314      	movs	r3, #20
    b4aa:	18fb      	adds	r3, r7, r3
    b4ac:	2200      	movs	r2, #0
    b4ae:	805a      	strh	r2, [r3, #2]
		color.LB = _downColor;
    b4b0:	2314      	movs	r3, #20
    b4b2:	18fb      	adds	r3, r7, r3
    b4b4:	2208      	movs	r2, #8
    b4b6:	18ba      	adds	r2, r7, r2
    b4b8:	8812      	ldrh	r2, [r2, #0]
    b4ba:	809a      	strh	r2, [r3, #4]
		color.RR=_upColor;
    b4bc:	2314      	movs	r3, #20
    b4be:	18fb      	adds	r3, r7, r3
    b4c0:	220a      	movs	r2, #10
    b4c2:	18ba      	adds	r2, r7, r2
    b4c4:	8812      	ldrh	r2, [r2, #0]
    b4c6:	80da      	strh	r2, [r3, #6]
		color.RG = 0;
    b4c8:	2314      	movs	r3, #20
    b4ca:	18fb      	adds	r3, r7, r3
    b4cc:	2200      	movs	r2, #0
    b4ce:	811a      	strh	r2, [r3, #8]
		color.RB = _downColor;
    b4d0:	2314      	movs	r3, #20
    b4d2:	18fb      	adds	r3, r7, r3
    b4d4:	2208      	movs	r2, #8
    b4d6:	18ba      	adds	r2, r7, r2
    b4d8:	8812      	ldrh	r2, [r2, #0]
    b4da:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 1){
    b4dc:	687b      	ldr	r3, [r7, #4]
    b4de:	2b01      	cmp	r3, #1
    b4e0:	d11f      	bne.n	b522 <setCycleColor+0xaa>
		color.LR=_downColor;
    b4e2:	2314      	movs	r3, #20
    b4e4:	18fb      	adds	r3, r7, r3
    b4e6:	2208      	movs	r2, #8
    b4e8:	18ba      	adds	r2, r7, r2
    b4ea:	8812      	ldrh	r2, [r2, #0]
    b4ec:	801a      	strh	r2, [r3, #0]
		color.LG = _upColor;
    b4ee:	2314      	movs	r3, #20
    b4f0:	18fb      	adds	r3, r7, r3
    b4f2:	220a      	movs	r2, #10
    b4f4:	18ba      	adds	r2, r7, r2
    b4f6:	8812      	ldrh	r2, [r2, #0]
    b4f8:	805a      	strh	r2, [r3, #2]
		color.LB = 0;
    b4fa:	2314      	movs	r3, #20
    b4fc:	18fb      	adds	r3, r7, r3
    b4fe:	2200      	movs	r2, #0
    b500:	809a      	strh	r2, [r3, #4]
		color.RR=_downColor;
    b502:	2314      	movs	r3, #20
    b504:	18fb      	adds	r3, r7, r3
    b506:	2208      	movs	r2, #8
    b508:	18ba      	adds	r2, r7, r2
    b50a:	8812      	ldrh	r2, [r2, #0]
    b50c:	80da      	strh	r2, [r3, #6]
		color.RG = _upColor;
    b50e:	2314      	movs	r3, #20
    b510:	18fb      	adds	r3, r7, r3
    b512:	220a      	movs	r2, #10
    b514:	18ba      	adds	r2, r7, r2
    b516:	8812      	ldrh	r2, [r2, #0]
    b518:	811a      	strh	r2, [r3, #8]
		color.RB = 0;
    b51a:	2314      	movs	r3, #20
    b51c:	18fb      	adds	r3, r7, r3
    b51e:	2200      	movs	r2, #0
    b520:	815a      	strh	r2, [r3, #10]
	}
	if(_cycle == 2){
    b522:	687b      	ldr	r3, [r7, #4]
    b524:	2b02      	cmp	r3, #2
    b526:	d11f      	bne.n	b568 <setCycleColor+0xf0>
		color.LR=0;
    b528:	2314      	movs	r3, #20
    b52a:	18fb      	adds	r3, r7, r3
    b52c:	2200      	movs	r2, #0
    b52e:	801a      	strh	r2, [r3, #0]
		color.LG = _downColor;
    b530:	2314      	movs	r3, #20
    b532:	18fb      	adds	r3, r7, r3
    b534:	2208      	movs	r2, #8
    b536:	18ba      	adds	r2, r7, r2
    b538:	8812      	ldrh	r2, [r2, #0]
    b53a:	805a      	strh	r2, [r3, #2]
		color.LB = _upColor;
    b53c:	2314      	movs	r3, #20
    b53e:	18fb      	adds	r3, r7, r3
    b540:	220a      	movs	r2, #10
    b542:	18ba      	adds	r2, r7, r2
    b544:	8812      	ldrh	r2, [r2, #0]
    b546:	809a      	strh	r2, [r3, #4]
		color.RR=0;
    b548:	2314      	movs	r3, #20
    b54a:	18fb      	adds	r3, r7, r3
    b54c:	2200      	movs	r2, #0
    b54e:	80da      	strh	r2, [r3, #6]
		color.RG = _downColor;
    b550:	2314      	movs	r3, #20
    b552:	18fb      	adds	r3, r7, r3
    b554:	2208      	movs	r2, #8
    b556:	18ba      	adds	r2, r7, r2
    b558:	8812      	ldrh	r2, [r2, #0]
    b55a:	811a      	strh	r2, [r3, #8]
		color.RB = _upColor;
    b55c:	2314      	movs	r3, #20
    b55e:	18fb      	adds	r3, r7, r3
    b560:	220a      	movs	r2, #10
    b562:	18ba      	adds	r2, r7, r2
    b564:	8812      	ldrh	r2, [r2, #0]
    b566:	815a      	strh	r2, [r3, #10]
	}
	return color;
    b568:	68fa      	ldr	r2, [r7, #12]
    b56a:	2314      	movs	r3, #20
    b56c:	18fb      	adds	r3, r7, r3
    b56e:	0010      	movs	r0, r2
    b570:	0019      	movs	r1, r3
    b572:	230c      	movs	r3, #12
    b574:	001a      	movs	r2, r3
    b576:	4b03      	ldr	r3, [pc, #12]	; (b584 <setCycleColor+0x10c>)
    b578:	4798      	blx	r3
}
    b57a:	68f8      	ldr	r0, [r7, #12]
    b57c:	46bd      	mov	sp, r7
    b57e:	b008      	add	sp, #32
    b580:	bd80      	pop	{r7, pc}
    b582:	46c0      	nop			; (mov r8, r8)
    b584:	000170a5 	.word	0x000170a5

0000b588 <setConstBases>:

void setConstBases(){
    b588:	b580      	push	{r7, lr}
    b58a:	af00      	add	r7, sp, #0
	ColorBase[MODE_STATIC] = COLOR_STATIC;
    b58c:	4b25      	ldr	r3, [pc, #148]	; (b624 <setConstBases+0x9c>)
    b58e:	2200      	movs	r2, #0
    b590:	701a      	strb	r2, [r3, #0]
	RateBase[MODE_STATIC] = RATE_STATIC;
    b592:	4b25      	ldr	r3, [pc, #148]	; (b628 <setConstBases+0xa0>)
    b594:	2200      	movs	r2, #0
    b596:	701a      	strb	r2, [r3, #0]
	BrightBase[MODE_STATIC] = BRIGHT_STATIC;
    b598:	4b24      	ldr	r3, [pc, #144]	; (b62c <setConstBases+0xa4>)
    b59a:	2200      	movs	r2, #0
    b59c:	701a      	strb	r2, [r3, #0]
	
	ColorBase[MODE_COLOR_CYCLE] = COLOR_COLOR_CYCLE;
    b59e:	4b21      	ldr	r3, [pc, #132]	; (b624 <setConstBases+0x9c>)
    b5a0:	2201      	movs	r2, #1
    b5a2:	705a      	strb	r2, [r3, #1]
	RateBase[MODE_COLOR_CYCLE] = RATE_STATIC;
    b5a4:	4b20      	ldr	r3, [pc, #128]	; (b628 <setConstBases+0xa0>)
    b5a6:	2200      	movs	r2, #0
    b5a8:	705a      	strb	r2, [r3, #1]
	BrightBase[MODE_COLOR_CYCLE] = BRIGHT_STATIC;
    b5aa:	4b20      	ldr	r3, [pc, #128]	; (b62c <setConstBases+0xa4>)
    b5ac:	2200      	movs	r2, #0
    b5ae:	705a      	strb	r2, [r3, #1]
	
	ColorBase[MODE_COMPASS_CYCLE] = COLOR_COMPASS;
    b5b0:	4b1c      	ldr	r3, [pc, #112]	; (b624 <setConstBases+0x9c>)
    b5b2:	2202      	movs	r2, #2
    b5b4:	709a      	strb	r2, [r3, #2]
	RateBase[MODE_COMPASS_CYCLE] = RATE_STATIC;
    b5b6:	4b1c      	ldr	r3, [pc, #112]	; (b628 <setConstBases+0xa0>)
    b5b8:	2200      	movs	r2, #0
    b5ba:	709a      	strb	r2, [r3, #2]
	BrightBase[MODE_COMPASS_CYCLE] = BRIGHT_STATIC;
    b5bc:	4b1b      	ldr	r3, [pc, #108]	; (b62c <setConstBases+0xa4>)
    b5be:	2200      	movs	r2, #0
    b5c0:	709a      	strb	r2, [r3, #2]
	
	ColorBase[MODE_THROTTLE] = COLOR_THROTTLE;
    b5c2:	4b18      	ldr	r3, [pc, #96]	; (b624 <setConstBases+0x9c>)
    b5c4:	2206      	movs	r2, #6
    b5c6:	70da      	strb	r2, [r3, #3]
	RateBase[MODE_THROTTLE] = RATE_STATIC;
    b5c8:	4b17      	ldr	r3, [pc, #92]	; (b628 <setConstBases+0xa0>)
    b5ca:	2200      	movs	r2, #0
    b5cc:	70da      	strb	r2, [r3, #3]
	BrightBase[MODE_THROTTLE] = BRIGHT_STATIC;
    b5ce:	4b17      	ldr	r3, [pc, #92]	; (b62c <setConstBases+0xa4>)
    b5d0:	2200      	movs	r2, #0
    b5d2:	70da      	strb	r2, [r3, #3]
	
	ColorBase[MODE_RPM_CYCLE] = COLOR_COLOR_CYCLE;
    b5d4:	4b13      	ldr	r3, [pc, #76]	; (b624 <setConstBases+0x9c>)
    b5d6:	2201      	movs	r2, #1
    b5d8:	711a      	strb	r2, [r3, #4]
	RateBase[MODE_RPM_CYCLE] = RATE_RPM;
    b5da:	4b13      	ldr	r3, [pc, #76]	; (b628 <setConstBases+0xa0>)
    b5dc:	2203      	movs	r2, #3
    b5de:	711a      	strb	r2, [r3, #4]
	BrightBase[MODE_RPM_CYCLE] = BRIGHT_RPM;
    b5e0:	4b12      	ldr	r3, [pc, #72]	; (b62c <setConstBases+0xa4>)
    b5e2:	2203      	movs	r2, #3
    b5e4:	711a      	strb	r2, [r3, #4]
	
	ColorBase[MODE_RPM_THROTTLE] = COLOR_THROTTLE;
    b5e6:	4b0f      	ldr	r3, [pc, #60]	; (b624 <setConstBases+0x9c>)
    b5e8:	2206      	movs	r2, #6
    b5ea:	715a      	strb	r2, [r3, #5]
	RateBase[MODE_RPM_THROTTLE] = RATE_STATIC;
    b5ec:	4b0e      	ldr	r3, [pc, #56]	; (b628 <setConstBases+0xa0>)
    b5ee:	2200      	movs	r2, #0
    b5f0:	715a      	strb	r2, [r3, #5]
	BrightBase[MODE_RPM_THROTTLE] = BRIGHT_RPM;
    b5f2:	4b0e      	ldr	r3, [pc, #56]	; (b62c <setConstBases+0xa4>)
    b5f4:	2203      	movs	r2, #3
    b5f6:	715a      	strb	r2, [r3, #5]
	
	ColorBase[MODE_X_ACCEL] = COLOR_COLOR_CYCLE;
    b5f8:	4b0a      	ldr	r3, [pc, #40]	; (b624 <setConstBases+0x9c>)
    b5fa:	2201      	movs	r2, #1
    b5fc:	719a      	strb	r2, [r3, #6]
	RateBase[MODE_X_ACCEL] = RATE_STATIC;
    b5fe:	4b0a      	ldr	r3, [pc, #40]	; (b628 <setConstBases+0xa0>)
    b600:	2200      	movs	r2, #0
    b602:	719a      	strb	r2, [r3, #6]
	BrightBase[MODE_X_ACCEL] = BRIGHT_X_ACCEL;
    b604:	4b09      	ldr	r3, [pc, #36]	; (b62c <setConstBases+0xa4>)
    b606:	2205      	movs	r2, #5
    b608:	719a      	strb	r2, [r3, #6]
	
	ColorBase[MODE_Y_ACCEL] = COLOR_Y_ACCEL;
    b60a:	4b06      	ldr	r3, [pc, #24]	; (b624 <setConstBases+0x9c>)
    b60c:	2209      	movs	r2, #9
    b60e:	71da      	strb	r2, [r3, #7]
	RateBase[MODE_Y_ACCEL] = RATE_STATIC;
    b610:	4b05      	ldr	r3, [pc, #20]	; (b628 <setConstBases+0xa0>)
    b612:	2200      	movs	r2, #0
    b614:	71da      	strb	r2, [r3, #7]
	BrightBase[MODE_Y_ACCEL] = BRIGHT_STATIC;
    b616:	4b05      	ldr	r3, [pc, #20]	; (b62c <setConstBases+0xa4>)
    b618:	2200      	movs	r2, #0
    b61a:	71da      	strb	r2, [r3, #7]
}
    b61c:	46c0      	nop			; (mov r8, r8)
    b61e:	46bd      	mov	sp, r7
    b620:	bd80      	pop	{r7, pc}
    b622:	46c0      	nop			; (mov r8, r8)
    b624:	20000070 	.word	0x20000070
    b628:	20000088 	.word	0x20000088
    b62c:	2000007c 	.word	0x2000007c

0000b630 <ERROR_LEDs>:

// Flash the side LEDs red until restart
// 0: Red, 1: Blue, 2:Green, 3: Teal, 4: Yellow, 5:Purple
void ERROR_LEDs(uint8_t error_type){
    b630:	b580      	push	{r7, lr}
    b632:	b086      	sub	sp, #24
    b634:	af00      	add	r7, sp, #0
    b636:	0002      	movs	r2, r0
    b638:	1dfb      	adds	r3, r7, #7
    b63a:	701a      	strb	r2, [r3, #0]
	uint32_t timer = 0;
    b63c:	2300      	movs	r3, #0
    b63e:	60fb      	str	r3, [r7, #12]

	uint16_t tempR = 0, tempG = 0, tempB = 0;
    b640:	2316      	movs	r3, #22
    b642:	18fb      	adds	r3, r7, r3
    b644:	2200      	movs	r2, #0
    b646:	801a      	strh	r2, [r3, #0]
    b648:	2314      	movs	r3, #20
    b64a:	18fb      	adds	r3, r7, r3
    b64c:	2200      	movs	r2, #0
    b64e:	801a      	strh	r2, [r3, #0]
    b650:	2312      	movs	r3, #18
    b652:	18fb      	adds	r3, r7, r3
    b654:	2200      	movs	r2, #0
    b656:	801a      	strh	r2, [r3, #0]
	if(error_type == 0 || error_type == 4  || error_type == 5)
    b658:	1dfb      	adds	r3, r7, #7
    b65a:	781b      	ldrb	r3, [r3, #0]
    b65c:	2b00      	cmp	r3, #0
    b65e:	d007      	beq.n	b670 <ERROR_LEDs+0x40>
    b660:	1dfb      	adds	r3, r7, #7
    b662:	781b      	ldrb	r3, [r3, #0]
    b664:	2b04      	cmp	r3, #4
    b666:	d003      	beq.n	b670 <ERROR_LEDs+0x40>
    b668:	1dfb      	adds	r3, r7, #7
    b66a:	781b      	ldrb	r3, [r3, #0]
    b66c:	2b05      	cmp	r3, #5
    b66e:	d104      	bne.n	b67a <ERROR_LEDs+0x4a>
		tempR = 0xFFFF;
    b670:	2316      	movs	r3, #22
    b672:	18fb      	adds	r3, r7, r3
    b674:	2201      	movs	r2, #1
    b676:	4252      	negs	r2, r2
    b678:	801a      	strh	r2, [r3, #0]
	if(error_type >= 2 && error_type <= 4)
    b67a:	1dfb      	adds	r3, r7, #7
    b67c:	781b      	ldrb	r3, [r3, #0]
    b67e:	2b01      	cmp	r3, #1
    b680:	d908      	bls.n	b694 <ERROR_LEDs+0x64>
    b682:	1dfb      	adds	r3, r7, #7
    b684:	781b      	ldrb	r3, [r3, #0]
    b686:	2b04      	cmp	r3, #4
    b688:	d804      	bhi.n	b694 <ERROR_LEDs+0x64>
		tempG = 0xFFFF;
    b68a:	2314      	movs	r3, #20
    b68c:	18fb      	adds	r3, r7, r3
    b68e:	2201      	movs	r2, #1
    b690:	4252      	negs	r2, r2
    b692:	801a      	strh	r2, [r3, #0]
	if(error_type == 1 || error_type == 3 || error_type == 5)
    b694:	1dfb      	adds	r3, r7, #7
    b696:	781b      	ldrb	r3, [r3, #0]
    b698:	2b01      	cmp	r3, #1
    b69a:	d007      	beq.n	b6ac <ERROR_LEDs+0x7c>
    b69c:	1dfb      	adds	r3, r7, #7
    b69e:	781b      	ldrb	r3, [r3, #0]
    b6a0:	2b03      	cmp	r3, #3
    b6a2:	d003      	beq.n	b6ac <ERROR_LEDs+0x7c>
    b6a4:	1dfb      	adds	r3, r7, #7
    b6a6:	781b      	ldrb	r3, [r3, #0]
    b6a8:	2b05      	cmp	r3, #5
    b6aa:	d104      	bne.n	b6b6 <ERROR_LEDs+0x86>
		tempB = 0xFFFF;
    b6ac:	2312      	movs	r3, #18
    b6ae:	18fb      	adds	r3, r7, r3
    b6b0:	2201      	movs	r2, #1
    b6b2:	4252      	negs	r2, r2
    b6b4:	801a      	strh	r2, [r3, #0]

	while(1){
		setLeftRGB(0,0,0);
    b6b6:	2200      	movs	r2, #0
    b6b8:	2100      	movs	r1, #0
    b6ba:	2000      	movs	r0, #0
    b6bc:	4b2e      	ldr	r3, [pc, #184]	; (b778 <ERROR_LEDs+0x148>)
    b6be:	4798      	blx	r3
		setRightRGB(0,0,0);
    b6c0:	2200      	movs	r2, #0
    b6c2:	2100      	movs	r1, #0
    b6c4:	2000      	movs	r0, #0
    b6c6:	4b2d      	ldr	r3, [pc, #180]	; (b77c <ERROR_LEDs+0x14c>)
    b6c8:	4798      	blx	r3
		
		setRed(0);
    b6ca:	2000      	movs	r0, #0
    b6cc:	4b2c      	ldr	r3, [pc, #176]	; (b780 <ERROR_LEDs+0x150>)
    b6ce:	4798      	blx	r3
		setWhite(0);
    b6d0:	2000      	movs	r0, #0
    b6d2:	4b2c      	ldr	r3, [pc, #176]	; (b784 <ERROR_LEDs+0x154>)
    b6d4:	4798      	blx	r3
		setAux(0);
    b6d6:	2000      	movs	r0, #0
    b6d8:	4b2b      	ldr	r3, [pc, #172]	; (b788 <ERROR_LEDs+0x158>)
    b6da:	4798      	blx	r3

		while(millis() - timer < 1000) {
    b6dc:	e004      	b.n	b6e8 <ERROR_LEDs+0xb8>
			check_time(&timer);
    b6de:	230c      	movs	r3, #12
    b6e0:	18fb      	adds	r3, r7, r3
    b6e2:	0018      	movs	r0, r3
    b6e4:	4b29      	ldr	r3, [pc, #164]	; (b78c <ERROR_LEDs+0x15c>)
    b6e6:	4798      	blx	r3
		while(millis() - timer < 1000) {
    b6e8:	4b29      	ldr	r3, [pc, #164]	; (b790 <ERROR_LEDs+0x160>)
    b6ea:	4798      	blx	r3
    b6ec:	0002      	movs	r2, r0
    b6ee:	68fb      	ldr	r3, [r7, #12]
    b6f0:	1ad3      	subs	r3, r2, r3
    b6f2:	4a28      	ldr	r2, [pc, #160]	; (b794 <ERROR_LEDs+0x164>)
    b6f4:	4293      	cmp	r3, r2
    b6f6:	d9f2      	bls.n	b6de <ERROR_LEDs+0xae>
		}
		timer = millis();
    b6f8:	4b25      	ldr	r3, [pc, #148]	; (b790 <ERROR_LEDs+0x160>)
    b6fa:	4798      	blx	r3
    b6fc:	0003      	movs	r3, r0
    b6fe:	60fb      	str	r3, [r7, #12]

		setLeftRGB(tempR,tempG,tempB);
    b700:	2312      	movs	r3, #18
    b702:	18fb      	adds	r3, r7, r3
    b704:	881a      	ldrh	r2, [r3, #0]
    b706:	2314      	movs	r3, #20
    b708:	18fb      	adds	r3, r7, r3
    b70a:	8819      	ldrh	r1, [r3, #0]
    b70c:	2316      	movs	r3, #22
    b70e:	18fb      	adds	r3, r7, r3
    b710:	881b      	ldrh	r3, [r3, #0]
    b712:	0018      	movs	r0, r3
    b714:	4b18      	ldr	r3, [pc, #96]	; (b778 <ERROR_LEDs+0x148>)
    b716:	4798      	blx	r3
		setRightRGB(tempR,tempG,tempB);
    b718:	2312      	movs	r3, #18
    b71a:	18fb      	adds	r3, r7, r3
    b71c:	881a      	ldrh	r2, [r3, #0]
    b71e:	2314      	movs	r3, #20
    b720:	18fb      	adds	r3, r7, r3
    b722:	8819      	ldrh	r1, [r3, #0]
    b724:	2316      	movs	r3, #22
    b726:	18fb      	adds	r3, r7, r3
    b728:	881b      	ldrh	r3, [r3, #0]
    b72a:	0018      	movs	r0, r3
    b72c:	4b13      	ldr	r3, [pc, #76]	; (b77c <ERROR_LEDs+0x14c>)
    b72e:	4798      	blx	r3
		
		setRed(0xFFFF);
    b730:	4b19      	ldr	r3, [pc, #100]	; (b798 <ERROR_LEDs+0x168>)
    b732:	0018      	movs	r0, r3
    b734:	4b12      	ldr	r3, [pc, #72]	; (b780 <ERROR_LEDs+0x150>)
    b736:	4798      	blx	r3
		setWhite(0xFFFF);
    b738:	4b17      	ldr	r3, [pc, #92]	; (b798 <ERROR_LEDs+0x168>)
    b73a:	0018      	movs	r0, r3
    b73c:	4b11      	ldr	r3, [pc, #68]	; (b784 <ERROR_LEDs+0x154>)
    b73e:	4798      	blx	r3
		setAux(1);
    b740:	2001      	movs	r0, #1
    b742:	4b11      	ldr	r3, [pc, #68]	; (b788 <ERROR_LEDs+0x158>)
    b744:	4798      	blx	r3

		while(millis() - timer < 250) {
    b746:	e004      	b.n	b752 <ERROR_LEDs+0x122>
			check_time(&timer);
    b748:	230c      	movs	r3, #12
    b74a:	18fb      	adds	r3, r7, r3
    b74c:	0018      	movs	r0, r3
    b74e:	4b0f      	ldr	r3, [pc, #60]	; (b78c <ERROR_LEDs+0x15c>)
    b750:	4798      	blx	r3
		while(millis() - timer < 250) {
    b752:	4b0f      	ldr	r3, [pc, #60]	; (b790 <ERROR_LEDs+0x160>)
    b754:	4798      	blx	r3
    b756:	0002      	movs	r2, r0
    b758:	68fb      	ldr	r3, [r7, #12]
    b75a:	1ad3      	subs	r3, r2, r3
    b75c:	2bf9      	cmp	r3, #249	; 0xf9
    b75e:	d9f3      	bls.n	b748 <ERROR_LEDs+0x118>
		}
		timer = millis();
    b760:	4b0b      	ldr	r3, [pc, #44]	; (b790 <ERROR_LEDs+0x160>)
    b762:	4798      	blx	r3
    b764:	0003      	movs	r3, r0
    b766:	60fb      	str	r3, [r7, #12]
    b768:	2312      	movs	r3, #18
    b76a:	18fb      	adds	r3, r7, r3
    b76c:	2212      	movs	r2, #18
    b76e:	18ba      	adds	r2, r7, r2
    b770:	8812      	ldrh	r2, [r2, #0]
    b772:	801a      	strh	r2, [r3, #0]
		setLeftRGB(0,0,0);
    b774:	e79f      	b.n	b6b6 <ERROR_LEDs+0x86>
    b776:	46c0      	nop			; (mov r8, r8)
    b778:	0000b2f5 	.word	0x0000b2f5
    b77c:	0000b371 	.word	0x0000b371
    b780:	0000b41d 	.word	0x0000b41d
    b784:	0000b3e5 	.word	0x0000b3e5
    b788:	0000b455 	.word	0x0000b455
    b78c:	0000b139 	.word	0x0000b139
    b790:	0000b109 	.word	0x0000b109
    b794:	000003e7 	.word	0x000003e7
    b798:	0000ffff 	.word	0x0000ffff

0000b79c <TurnSignal>:
}

// true = left    false = right
uint32_t turnTimer = 0;
uint16_t turnOutput = 0;
void TurnSignal(bool direction){
    b79c:	b580      	push	{r7, lr}
    b79e:	b082      	sub	sp, #8
    b7a0:	af00      	add	r7, sp, #0
    b7a2:	0002      	movs	r2, r0
    b7a4:	1dfb      	adds	r3, r7, #7
    b7a6:	701a      	strb	r2, [r3, #0]

	check_time(&turnTimer);
    b7a8:	4b29      	ldr	r3, [pc, #164]	; (b850 <TurnSignal+0xb4>)
    b7aa:	0018      	movs	r0, r3
    b7ac:	4b29      	ldr	r3, [pc, #164]	; (b854 <TurnSignal+0xb8>)
    b7ae:	4798      	blx	r3
	if(turnOutput == 0x0 && (millis() - turnTimer >= TURN_OFF_TIME)){
    b7b0:	4b29      	ldr	r3, [pc, #164]	; (b858 <TurnSignal+0xbc>)
    b7b2:	881b      	ldrh	r3, [r3, #0]
    b7b4:	2b00      	cmp	r3, #0
    b7b6:	d113      	bne.n	b7e0 <TurnSignal+0x44>
    b7b8:	4b28      	ldr	r3, [pc, #160]	; (b85c <TurnSignal+0xc0>)
    b7ba:	4798      	blx	r3
    b7bc:	0002      	movs	r2, r0
    b7be:	4b24      	ldr	r3, [pc, #144]	; (b850 <TurnSignal+0xb4>)
    b7c0:	681b      	ldr	r3, [r3, #0]
    b7c2:	1ad2      	subs	r2, r2, r3
    b7c4:	2390      	movs	r3, #144	; 0x90
    b7c6:	33ff      	adds	r3, #255	; 0xff
    b7c8:	429a      	cmp	r2, r3
    b7ca:	d909      	bls.n	b7e0 <TurnSignal+0x44>
		turnOutput = 0xFFFF;
    b7cc:	4b22      	ldr	r3, [pc, #136]	; (b858 <TurnSignal+0xbc>)
    b7ce:	2201      	movs	r2, #1
    b7d0:	4252      	negs	r2, r2
    b7d2:	801a      	strh	r2, [r3, #0]
		turnTimer = millis();
    b7d4:	4b21      	ldr	r3, [pc, #132]	; (b85c <TurnSignal+0xc0>)
    b7d6:	4798      	blx	r3
    b7d8:	0002      	movs	r2, r0
    b7da:	4b1d      	ldr	r3, [pc, #116]	; (b850 <TurnSignal+0xb4>)
    b7dc:	601a      	str	r2, [r3, #0]
    b7de:	e014      	b.n	b80a <TurnSignal+0x6e>
	} else if(turnOutput == 0xFFFF && (millis() - turnTimer >= TURN_ON_TIME)){
    b7e0:	4b1d      	ldr	r3, [pc, #116]	; (b858 <TurnSignal+0xbc>)
    b7e2:	881b      	ldrh	r3, [r3, #0]
    b7e4:	4a1e      	ldr	r2, [pc, #120]	; (b860 <TurnSignal+0xc4>)
    b7e6:	4293      	cmp	r3, r2
    b7e8:	d10f      	bne.n	b80a <TurnSignal+0x6e>
    b7ea:	4b1c      	ldr	r3, [pc, #112]	; (b85c <TurnSignal+0xc0>)
    b7ec:	4798      	blx	r3
    b7ee:	0002      	movs	r2, r0
    b7f0:	4b17      	ldr	r3, [pc, #92]	; (b850 <TurnSignal+0xb4>)
    b7f2:	681b      	ldr	r3, [r3, #0]
    b7f4:	1ad3      	subs	r3, r2, r3
    b7f6:	2bf9      	cmp	r3, #249	; 0xf9
    b7f8:	d907      	bls.n	b80a <TurnSignal+0x6e>
		turnOutput = 0;
    b7fa:	4b17      	ldr	r3, [pc, #92]	; (b858 <TurnSignal+0xbc>)
    b7fc:	2200      	movs	r2, #0
    b7fe:	801a      	strh	r2, [r3, #0]
		turnTimer = millis();
    b800:	4b16      	ldr	r3, [pc, #88]	; (b85c <TurnSignal+0xc0>)
    b802:	4798      	blx	r3
    b804:	0002      	movs	r2, r0
    b806:	4b12      	ldr	r3, [pc, #72]	; (b850 <TurnSignal+0xb4>)
    b808:	601a      	str	r2, [r3, #0]
	}

	if(direction == true){
    b80a:	1dfb      	adds	r3, r7, #7
    b80c:	781b      	ldrb	r3, [r3, #0]
    b80e:	2b00      	cmp	r3, #0
    b810:	d00d      	beq.n	b82e <TurnSignal+0x92>
		setLeftRGB(turnOutput,turnOutput,0);
    b812:	4b11      	ldr	r3, [pc, #68]	; (b858 <TurnSignal+0xbc>)
    b814:	8818      	ldrh	r0, [r3, #0]
    b816:	4b10      	ldr	r3, [pc, #64]	; (b858 <TurnSignal+0xbc>)
    b818:	881b      	ldrh	r3, [r3, #0]
    b81a:	2200      	movs	r2, #0
    b81c:	0019      	movs	r1, r3
    b81e:	4b11      	ldr	r3, [pc, #68]	; (b864 <TurnSignal+0xc8>)
    b820:	4798      	blx	r3
		setRightRGB(0,0,0);
    b822:	2200      	movs	r2, #0
    b824:	2100      	movs	r1, #0
    b826:	2000      	movs	r0, #0
    b828:	4b0f      	ldr	r3, [pc, #60]	; (b868 <TurnSignal+0xcc>)
    b82a:	4798      	blx	r3
	} else {
		setLeftRGB(0,0,0);
		setRightRGB(turnOutput,turnOutput,0);
	}
}
    b82c:	e00c      	b.n	b848 <TurnSignal+0xac>
		setLeftRGB(0,0,0);
    b82e:	2200      	movs	r2, #0
    b830:	2100      	movs	r1, #0
    b832:	2000      	movs	r0, #0
    b834:	4b0b      	ldr	r3, [pc, #44]	; (b864 <TurnSignal+0xc8>)
    b836:	4798      	blx	r3
		setRightRGB(turnOutput,turnOutput,0);
    b838:	4b07      	ldr	r3, [pc, #28]	; (b858 <TurnSignal+0xbc>)
    b83a:	8818      	ldrh	r0, [r3, #0]
    b83c:	4b06      	ldr	r3, [pc, #24]	; (b858 <TurnSignal+0xbc>)
    b83e:	881b      	ldrh	r3, [r3, #0]
    b840:	2200      	movs	r2, #0
    b842:	0019      	movs	r1, r3
    b844:	4b08      	ldr	r3, [pc, #32]	; (b868 <TurnSignal+0xcc>)
    b846:	4798      	blx	r3
}
    b848:	46c0      	nop			; (mov r8, r8)
    b84a:	46bd      	mov	sp, r7
    b84c:	b002      	add	sp, #8
    b84e:	bd80      	pop	{r7, pc}
    b850:	20000334 	.word	0x20000334
    b854:	0000b139 	.word	0x0000b139
    b858:	20000338 	.word	0x20000338
    b85c:	0000b109 	.word	0x0000b109
    b860:	0000ffff 	.word	0x0000ffff
    b864:	0000b2f5 	.word	0x0000b2f5
    b868:	0000b371 	.word	0x0000b371

0000b86c <crc16>:
	0x1ad0, 0x2ab3, 0x3a92, 0xfd2e, 0xed0f, 0xdd6c, 0xcd4d, 0xbdaa, 0xad8b,
	0x9de8, 0x8dc9, 0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0,
	0x0cc1, 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0 };

uint16_t crc16(uint8_t *buf, uint16_t len) {
    b86c:	b580      	push	{r7, lr}
    b86e:	b084      	sub	sp, #16
    b870:	af00      	add	r7, sp, #0
    b872:	6078      	str	r0, [r7, #4]
    b874:	000a      	movs	r2, r1
    b876:	1cbb      	adds	r3, r7, #2
    b878:	801a      	strh	r2, [r3, #0]
	uint16_t i;
	uint16_t cksum = 0;
    b87a:	230c      	movs	r3, #12
    b87c:	18fb      	adds	r3, r7, r3
    b87e:	2200      	movs	r2, #0
    b880:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
    b882:	230e      	movs	r3, #14
    b884:	18fb      	adds	r3, r7, r3
    b886:	2200      	movs	r2, #0
    b888:	801a      	strh	r2, [r3, #0]
    b88a:	e021      	b.n	b8d0 <crc16+0x64>
		cksum = crc16_tab[(((cksum >> 8) ^ *buf++) & 0xFF)] ^ (cksum << 8);
    b88c:	230c      	movs	r3, #12
    b88e:	18fb      	adds	r3, r7, r3
    b890:	881b      	ldrh	r3, [r3, #0]
    b892:	0a1b      	lsrs	r3, r3, #8
    b894:	b29b      	uxth	r3, r3
    b896:	0019      	movs	r1, r3
    b898:	687b      	ldr	r3, [r7, #4]
    b89a:	1c5a      	adds	r2, r3, #1
    b89c:	607a      	str	r2, [r7, #4]
    b89e:	781b      	ldrb	r3, [r3, #0]
    b8a0:	404b      	eors	r3, r1
    b8a2:	22ff      	movs	r2, #255	; 0xff
    b8a4:	401a      	ands	r2, r3
    b8a6:	4b11      	ldr	r3, [pc, #68]	; (b8ec <crc16+0x80>)
    b8a8:	0052      	lsls	r2, r2, #1
    b8aa:	5ad3      	ldrh	r3, [r2, r3]
    b8ac:	b21a      	sxth	r2, r3
    b8ae:	230c      	movs	r3, #12
    b8b0:	18fb      	adds	r3, r7, r3
    b8b2:	881b      	ldrh	r3, [r3, #0]
    b8b4:	021b      	lsls	r3, r3, #8
    b8b6:	b21b      	sxth	r3, r3
    b8b8:	4053      	eors	r3, r2
    b8ba:	b21a      	sxth	r2, r3
    b8bc:	230c      	movs	r3, #12
    b8be:	18fb      	adds	r3, r7, r3
    b8c0:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
    b8c2:	230e      	movs	r3, #14
    b8c4:	18fb      	adds	r3, r7, r3
    b8c6:	881a      	ldrh	r2, [r3, #0]
    b8c8:	230e      	movs	r3, #14
    b8ca:	18fb      	adds	r3, r7, r3
    b8cc:	3201      	adds	r2, #1
    b8ce:	801a      	strh	r2, [r3, #0]
    b8d0:	230e      	movs	r3, #14
    b8d2:	18fa      	adds	r2, r7, r3
    b8d4:	1cbb      	adds	r3, r7, #2
    b8d6:	8812      	ldrh	r2, [r2, #0]
    b8d8:	881b      	ldrh	r3, [r3, #0]
    b8da:	429a      	cmp	r2, r3
    b8dc:	d3d6      	bcc.n	b88c <crc16+0x20>
	}
	return cksum;
    b8de:	230c      	movs	r3, #12
    b8e0:	18fb      	adds	r3, r7, r3
    b8e2:	881b      	ldrh	r3, [r3, #0]
}
    b8e4:	0018      	movs	r0, r3
    b8e6:	46bd      	mov	sp, r7
    b8e8:	b004      	add	sp, #16
    b8ea:	bd80      	pop	{r7, pc}
    b8ec:	000173f0 	.word	0x000173f0

0000b8f0 <configure_vesc_usart>:
float buffer_get_float32_auto(uint8_t *buffer, int8_t index);


// Configure SERCOM5 as USART for VESC
void configure_vesc_usart()
{
    b8f0:	b580      	push	{r7, lr}
    b8f2:	b092      	sub	sp, #72	; 0x48
    b8f4:	af00      	add	r7, sp, #0
	uint32_t baud = 0;
    b8f6:	2300      	movs	r3, #0
    b8f8:	647b      	str	r3, [r7, #68]	; 0x44
	if(UART_baud == BAUD_9600)
    b8fa:	4b28      	ldr	r3, [pc, #160]	; (b99c <configure_vesc_usart+0xac>)
    b8fc:	781b      	ldrb	r3, [r3, #0]
    b8fe:	2b00      	cmp	r3, #0
    b900:	d103      	bne.n	b90a <configure_vesc_usart+0x1a>
		baud = 9600;
    b902:	2396      	movs	r3, #150	; 0x96
    b904:	019b      	lsls	r3, r3, #6
    b906:	647b      	str	r3, [r7, #68]	; 0x44
    b908:	e016      	b.n	b938 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_38400)
    b90a:	4b24      	ldr	r3, [pc, #144]	; (b99c <configure_vesc_usart+0xac>)
    b90c:	781b      	ldrb	r3, [r3, #0]
    b90e:	2b01      	cmp	r3, #1
    b910:	d103      	bne.n	b91a <configure_vesc_usart+0x2a>
		baud = 38400;
    b912:	2396      	movs	r3, #150	; 0x96
    b914:	021b      	lsls	r3, r3, #8
    b916:	647b      	str	r3, [r7, #68]	; 0x44
    b918:	e00e      	b.n	b938 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_57600)
    b91a:	4b20      	ldr	r3, [pc, #128]	; (b99c <configure_vesc_usart+0xac>)
    b91c:	781b      	ldrb	r3, [r3, #0]
    b91e:	2b02      	cmp	r3, #2
    b920:	d103      	bne.n	b92a <configure_vesc_usart+0x3a>
		baud = 57600;
    b922:	23e1      	movs	r3, #225	; 0xe1
    b924:	021b      	lsls	r3, r3, #8
    b926:	647b      	str	r3, [r7, #68]	; 0x44
    b928:	e006      	b.n	b938 <configure_vesc_usart+0x48>
	else if(UART_baud == BAUD_115200)
    b92a:	4b1c      	ldr	r3, [pc, #112]	; (b99c <configure_vesc_usart+0xac>)
    b92c:	781b      	ldrb	r3, [r3, #0]
    b92e:	2b03      	cmp	r3, #3
    b930:	d102      	bne.n	b938 <configure_vesc_usart+0x48>
		baud = 115200;
    b932:	23e1      	movs	r3, #225	; 0xe1
    b934:	025b      	lsls	r3, r3, #9
    b936:	647b      	str	r3, [r7, #68]	; 0x44

	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    b938:	1d3b      	adds	r3, r7, #4
    b93a:	0018      	movs	r0, r3
    b93c:	4b18      	ldr	r3, [pc, #96]	; (b9a0 <configure_vesc_usart+0xb0>)
    b93e:	4798      	blx	r3
	config_usart.baudrate    = baud;
    b940:	1d3b      	adds	r3, r7, #4
    b942:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    b944:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
    b946:	1d3b      	adds	r3, r7, #4
    b948:	2280      	movs	r2, #128	; 0x80
    b94a:	0352      	lsls	r2, r2, #13
    b94c:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    b94e:	1d3b      	adds	r3, r7, #4
    b950:	4a14      	ldr	r2, [pc, #80]	; (b9a4 <configure_vesc_usart+0xb4>)
    b952:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    b954:	1d3b      	adds	r3, r7, #4
    b956:	4a14      	ldr	r2, [pc, #80]	; (b9a8 <configure_vesc_usart+0xb8>)
    b958:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    b95a:	1d3b      	adds	r3, r7, #4
    b95c:	2201      	movs	r2, #1
    b95e:	4252      	negs	r2, r2
    b960:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    b962:	1d3b      	adds	r3, r7, #4
    b964:	2201      	movs	r2, #1
    b966:	4252      	negs	r2, r2
    b968:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&vesc_usart,SERCOM1, &config_usart) != STATUS_OK)
    b96a:	46c0      	nop			; (mov r8, r8)
    b96c:	1d3a      	adds	r2, r7, #4
    b96e:	490f      	ldr	r1, [pc, #60]	; (b9ac <configure_vesc_usart+0xbc>)
    b970:	4b0f      	ldr	r3, [pc, #60]	; (b9b0 <configure_vesc_usart+0xc0>)
    b972:	0018      	movs	r0, r3
    b974:	4b0f      	ldr	r3, [pc, #60]	; (b9b4 <configure_vesc_usart+0xc4>)
    b976:	4798      	blx	r3
    b978:	1e03      	subs	r3, r0, #0
    b97a:	d1f7      	bne.n	b96c <configure_vesc_usart+0x7c>
	{}
	usart_enable(&vesc_usart);
    b97c:	4b0c      	ldr	r3, [pc, #48]	; (b9b0 <configure_vesc_usart+0xc0>)
    b97e:	0018      	movs	r0, r3
    b980:	4b0d      	ldr	r3, [pc, #52]	; (b9b8 <configure_vesc_usart+0xc8>)
    b982:	4798      	blx	r3

	latest_vesc_vals.FW_VERSION_MAJOR = 0;
    b984:	4b0d      	ldr	r3, [pc, #52]	; (b9bc <configure_vesc_usart+0xcc>)
    b986:	2234      	movs	r2, #52	; 0x34
    b988:	2100      	movs	r1, #0
    b98a:	5499      	strb	r1, [r3, r2]
	latest_vesc_vals.FW_VERSION_MINOR = 0;
    b98c:	4b0b      	ldr	r3, [pc, #44]	; (b9bc <configure_vesc_usart+0xcc>)
    b98e:	2235      	movs	r2, #53	; 0x35
    b990:	2100      	movs	r1, #0
    b992:	5499      	strb	r1, [r3, r2]
}
    b994:	46c0      	nop			; (mov r8, r8)
    b996:	46bd      	mov	sp, r7
    b998:	b012      	add	sp, #72	; 0x48
    b99a:	bd80      	pop	{r7, pc}
    b99c:	20000311 	.word	0x20000311
    b9a0:	0000918d 	.word	0x0000918d
    b9a4:	00100002 	.word	0x00100002
    b9a8:	00110002 	.word	0x00110002
    b9ac:	42000c00 	.word	0x42000c00
    b9b0:	20000718 	.word	0x20000718
    b9b4:	000060e5 	.word	0x000060e5
    b9b8:	0000924d 	.word	0x0000924d
    b9bc:	20000958 	.word	0x20000958

0000b9c0 <send_packet>:
	VESC_UART_BYTES_CRC,
	VESC_UART_BYTES_STOP,
};

uint8_t vesc_tx_buff[MAX_PAYLOAD_LEN+6];
void send_packet(struct uart_packet send_pak){
    b9c0:	b084      	sub	sp, #16
    b9c2:	b590      	push	{r4, r7, lr}
    b9c4:	b085      	sub	sp, #20
    b9c6:	af00      	add	r7, sp, #0
    b9c8:	2420      	movs	r4, #32
    b9ca:	193c      	adds	r4, r7, r4
    b9cc:	6020      	str	r0, [r4, #0]
    b9ce:	6061      	str	r1, [r4, #4]
    b9d0:	60a2      	str	r2, [r4, #8]
    b9d2:	60e3      	str	r3, [r4, #12]
	if((millis()-vesc_usart_time) > vesc_usart_timeout)
    b9d4:	4b49      	ldr	r3, [pc, #292]	; (bafc <send_packet+0x13c>)
    b9d6:	4798      	blx	r3
    b9d8:	0002      	movs	r2, r0
    b9da:	4b49      	ldr	r3, [pc, #292]	; (bb00 <send_packet+0x140>)
    b9dc:	681b      	ldr	r3, [r3, #0]
    b9de:	1ad2      	subs	r2, r2, r3
    b9e0:	4b48      	ldr	r3, [pc, #288]	; (bb04 <send_packet+0x144>)
    b9e2:	681b      	ldr	r3, [r3, #0]
    b9e4:	429a      	cmp	r2, r3
    b9e6:	d902      	bls.n	b9ee <send_packet+0x2e>
		HOLD_FOR_REPLY = false;
    b9e8:	4b47      	ldr	r3, [pc, #284]	; (bb08 <send_packet+0x148>)
    b9ea:	2200      	movs	r2, #0
    b9ec:	701a      	strb	r2, [r3, #0]

	send_pak.stop = 0x03;
    b9ee:	2320      	movs	r3, #32
    b9f0:	18fa      	adds	r2, r7, r3
    b9f2:	4b46      	ldr	r3, [pc, #280]	; (bb0c <send_packet+0x14c>)
    b9f4:	2103      	movs	r1, #3
    b9f6:	54d1      	strb	r1, [r2, r3]

	if(!HOLD_FOR_REPLY){
    b9f8:	4b43      	ldr	r3, [pc, #268]	; (bb08 <send_packet+0x148>)
    b9fa:	781b      	ldrb	r3, [r3, #0]
    b9fc:	2201      	movs	r2, #1
    b9fe:	4053      	eors	r3, r2
    ba00:	b2db      	uxtb	r3, r3
    ba02:	2b00      	cmp	r3, #0
    ba04:	d100      	bne.n	ba08 <send_packet+0x48>
    ba06:	e071      	b.n	baec <send_packet+0x12c>
		uint16_t payload_len = 0;
    ba08:	230e      	movs	r3, #14
    ba0a:	18fb      	adds	r3, r7, r3
    ba0c:	2200      	movs	r2, #0
    ba0e:	801a      	strh	r2, [r3, #0]
		if(send_pak.start == 0x03)
    ba10:	2320      	movs	r3, #32
    ba12:	18fb      	adds	r3, r7, r3
    ba14:	781b      	ldrb	r3, [r3, #0]
    ba16:	2b03      	cmp	r3, #3
    ba18:	d10e      	bne.n	ba38 <send_packet+0x78>
			payload_len = ((send_pak.len[0]<<8)|send_pak.len[1]);
    ba1a:	2320      	movs	r3, #32
    ba1c:	18fb      	adds	r3, r7, r3
    ba1e:	785b      	ldrb	r3, [r3, #1]
    ba20:	021b      	lsls	r3, r3, #8
    ba22:	b21a      	sxth	r2, r3
    ba24:	2320      	movs	r3, #32
    ba26:	18fb      	adds	r3, r7, r3
    ba28:	789b      	ldrb	r3, [r3, #2]
    ba2a:	b21b      	sxth	r3, r3
    ba2c:	4313      	orrs	r3, r2
    ba2e:	b21a      	sxth	r2, r3
    ba30:	230e      	movs	r3, #14
    ba32:	18fb      	adds	r3, r7, r3
    ba34:	801a      	strh	r2, [r3, #0]
    ba36:	e005      	b.n	ba44 <send_packet+0x84>
		else
			payload_len = send_pak.len[0];
    ba38:	2320      	movs	r3, #32
    ba3a:	18fb      	adds	r3, r7, r3
    ba3c:	785a      	ldrb	r2, [r3, #1]
    ba3e:	230e      	movs	r3, #14
    ba40:	18fb      	adds	r3, r7, r3
    ba42:	801a      	strh	r2, [r3, #0]
		
		uint16_t message_len = (send_pak.start+payload_len+3);
    ba44:	2320      	movs	r3, #32
    ba46:	18fb      	adds	r3, r7, r3
    ba48:	781b      	ldrb	r3, [r3, #0]
    ba4a:	b29a      	uxth	r2, r3
    ba4c:	230e      	movs	r3, #14
    ba4e:	18fb      	adds	r3, r7, r3
    ba50:	881b      	ldrh	r3, [r3, #0]
    ba52:	18d3      	adds	r3, r2, r3
    ba54:	b29a      	uxth	r2, r3
    ba56:	1cbb      	adds	r3, r7, #2
    ba58:	3203      	adds	r2, #3
    ba5a:	801a      	strh	r2, [r3, #0]
		uint8_t *send_ptr = &(send_pak.start);
    ba5c:	2320      	movs	r3, #32
    ba5e:	18fb      	adds	r3, r7, r3
    ba60:	60bb      	str	r3, [r7, #8]

		for(size_t i=0;i<message_len;i++){
    ba62:	2300      	movs	r3, #0
    ba64:	607b      	str	r3, [r7, #4]
    ba66:	e02d      	b.n	bac4 <send_packet+0x104>
			if(send_pak.start==0x02 && i==2)
    ba68:	2320      	movs	r3, #32
    ba6a:	18fb      	adds	r3, r7, r3
    ba6c:	781b      	ldrb	r3, [r3, #0]
    ba6e:	2b02      	cmp	r3, #2
    ba70:	d106      	bne.n	ba80 <send_packet+0xc0>
    ba72:	687b      	ldr	r3, [r7, #4]
    ba74:	2b02      	cmp	r3, #2
    ba76:	d103      	bne.n	ba80 <send_packet+0xc0>
			send_ptr+=1;
    ba78:	68bb      	ldr	r3, [r7, #8]
    ba7a:	3301      	adds	r3, #1
    ba7c:	60bb      	str	r3, [r7, #8]
    ba7e:	e014      	b.n	baaa <send_packet+0xea>
			else if(i==payload_len+send_pak.start)
    ba80:	230e      	movs	r3, #14
    ba82:	18fb      	adds	r3, r7, r3
    ba84:	881b      	ldrh	r3, [r3, #0]
    ba86:	2220      	movs	r2, #32
    ba88:	18ba      	adds	r2, r7, r2
    ba8a:	7812      	ldrb	r2, [r2, #0]
    ba8c:	189b      	adds	r3, r3, r2
    ba8e:	001a      	movs	r2, r3
    ba90:	687b      	ldr	r3, [r7, #4]
    ba92:	429a      	cmp	r2, r3
    ba94:	d109      	bne.n	baaa <send_packet+0xea>
			send_ptr+=(MAX_PAYLOAD_LEN-payload_len);
    ba96:	230e      	movs	r3, #14
    ba98:	18fb      	adds	r3, r7, r3
    ba9a:	881b      	ldrh	r3, [r3, #0]
    ba9c:	2280      	movs	r2, #128	; 0x80
    ba9e:	0092      	lsls	r2, r2, #2
    baa0:	1ad3      	subs	r3, r2, r3
    baa2:	001a      	movs	r2, r3
    baa4:	68bb      	ldr	r3, [r7, #8]
    baa6:	189b      	adds	r3, r3, r2
    baa8:	60bb      	str	r3, [r7, #8]

			vesc_tx_buff[i] = *send_ptr;
    baaa:	68bb      	ldr	r3, [r7, #8]
    baac:	7819      	ldrb	r1, [r3, #0]
    baae:	4a18      	ldr	r2, [pc, #96]	; (bb10 <send_packet+0x150>)
    bab0:	687b      	ldr	r3, [r7, #4]
    bab2:	18d3      	adds	r3, r2, r3
    bab4:	1c0a      	adds	r2, r1, #0
    bab6:	701a      	strb	r2, [r3, #0]

			send_ptr++;
    bab8:	68bb      	ldr	r3, [r7, #8]
    baba:	3301      	adds	r3, #1
    babc:	60bb      	str	r3, [r7, #8]
		for(size_t i=0;i<message_len;i++){
    babe:	687b      	ldr	r3, [r7, #4]
    bac0:	3301      	adds	r3, #1
    bac2:	607b      	str	r3, [r7, #4]
    bac4:	1cbb      	adds	r3, r7, #2
    bac6:	881a      	ldrh	r2, [r3, #0]
    bac8:	687b      	ldr	r3, [r7, #4]
    baca:	429a      	cmp	r2, r3
    bacc:	d8cc      	bhi.n	ba68 <send_packet+0xa8>
		}
		
		HOLD_FOR_REPLY = true;
    bace:	4b0e      	ldr	r3, [pc, #56]	; (bb08 <send_packet+0x148>)
    bad0:	2201      	movs	r2, #1
    bad2:	701a      	strb	r2, [r3, #0]
		usart_write_buffer_wait(&vesc_usart, vesc_tx_buff, message_len);
    bad4:	1cbb      	adds	r3, r7, #2
    bad6:	881a      	ldrh	r2, [r3, #0]
    bad8:	490d      	ldr	r1, [pc, #52]	; (bb10 <send_packet+0x150>)
    bada:	4b0e      	ldr	r3, [pc, #56]	; (bb14 <send_packet+0x154>)
    badc:	0018      	movs	r0, r3
    bade:	4b0e      	ldr	r3, [pc, #56]	; (bb18 <send_packet+0x158>)
    bae0:	4798      	blx	r3
		vesc_usart_time = millis();
    bae2:	4b06      	ldr	r3, [pc, #24]	; (bafc <send_packet+0x13c>)
    bae4:	4798      	blx	r3
    bae6:	0002      	movs	r2, r0
    bae8:	4b05      	ldr	r3, [pc, #20]	; (bb00 <send_packet+0x140>)
    baea:	601a      	str	r2, [r3, #0]
	}
}
    baec:	46c0      	nop			; (mov r8, r8)
    baee:	46bd      	mov	sp, r7
    baf0:	b005      	add	sp, #20
    baf2:	bc90      	pop	{r4, r7}
    baf4:	bc08      	pop	{r3}
    baf6:	b004      	add	sp, #16
    baf8:	4718      	bx	r3
    bafa:	46c0      	nop			; (mov r8, r8)
    bafc:	0000b109 	.word	0x0000b109
    bb00:	20000364 	.word	0x20000364
    bb04:	200000ac 	.word	0x200000ac
    bb08:	20000368 	.word	0x20000368
    bb0c:	00000205 	.word	0x00000205
    bb10:	20000510 	.word	0x20000510
    bb14:	20000718 	.word	0x20000718
    bb18:	000063bd 	.word	0x000063bd

0000bb1c <process_recieved_packet>:

void process_recieved_packet(){
    bb1c:	b580      	push	{r7, lr}
    bb1e:	b082      	sub	sp, #8
    bb20:	af00      	add	r7, sp, #0
		uint8_t packet_id = vesc_revieve_packet.payload[0];
    bb22:	1dfb      	adds	r3, r7, #7
    bb24:	4abc      	ldr	r2, [pc, #752]	; (be18 <process_recieved_packet+0x2fc>)
    bb26:	78d2      	ldrb	r2, [r2, #3]
    bb28:	701a      	strb	r2, [r3, #0]
		if(packet_id == COMM_FW_VERSION){ // Bytes are the same for all FW's
    bb2a:	4bbc      	ldr	r3, [pc, #752]	; (be1c <process_recieved_packet+0x300>)
    bb2c:	781b      	ldrb	r3, [r3, #0]
    bb2e:	1dfa      	adds	r2, r7, #7
    bb30:	7812      	ldrb	r2, [r2, #0]
    bb32:	429a      	cmp	r2, r3
    bb34:	d10b      	bne.n	bb4e <process_recieved_packet+0x32>
			latest_vesc_vals.FW_VERSION_MAJOR = (uint16_t)vesc_revieve_packet.payload[1];
    bb36:	4bb8      	ldr	r3, [pc, #736]	; (be18 <process_recieved_packet+0x2fc>)
    bb38:	7919      	ldrb	r1, [r3, #4]
    bb3a:	4bb9      	ldr	r3, [pc, #740]	; (be20 <process_recieved_packet+0x304>)
    bb3c:	2234      	movs	r2, #52	; 0x34
    bb3e:	5499      	strb	r1, [r3, r2]
			latest_vesc_vals.FW_VERSION_MINOR = (uint16_t)vesc_revieve_packet.payload[2];
    bb40:	4bb5      	ldr	r3, [pc, #724]	; (be18 <process_recieved_packet+0x2fc>)
    bb42:	7959      	ldrb	r1, [r3, #5]
    bb44:	4bb6      	ldr	r3, [pc, #728]	; (be20 <process_recieved_packet+0x304>)
    bb46:	2235      	movs	r2, #53	; 0x35
    bb48:	5499      	strb	r1, [r3, r2]
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[39] << 24) | (vesc_revieve_packet.payload[40] << 16) | (vesc_revieve_packet.payload[41] << 8) | vesc_revieve_packet.payload[42];
			latest_vesc_vals.fault = vesc_revieve_packet.payload[43];
		} else if(packet_id == COMM_GET_IMU_DATA){ 
			// TODO
	}
}
    bb4a:	f000 ff52 	bl	c9f2 <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_VALUES){
    bb4e:	4bb5      	ldr	r3, [pc, #724]	; (be24 <process_recieved_packet+0x308>)
    bb50:	781b      	ldrb	r3, [r3, #0]
    bb52:	1dfa      	adds	r2, r7, #7
    bb54:	7812      	ldrb	r2, [r2, #0]
    bb56:	429a      	cmp	r2, r3
    bb58:	d000      	beq.n	bb5c <process_recieved_packet+0x40>
    bb5a:	e17f      	b.n	be5c <process_recieved_packet+0x340>
			latest_vesc_vals.temp_fet_filtered = (vesc_revieve_packet.payload[GET_VALUES_FET_TEMP] << 8) | vesc_revieve_packet.payload[GET_VALUES_FET_TEMP+1];
    bb5c:	4bb2      	ldr	r3, [pc, #712]	; (be28 <process_recieved_packet+0x30c>)
    bb5e:	781b      	ldrb	r3, [r3, #0]
    bb60:	001a      	movs	r2, r3
    bb62:	4bad      	ldr	r3, [pc, #692]	; (be18 <process_recieved_packet+0x2fc>)
    bb64:	189b      	adds	r3, r3, r2
    bb66:	78db      	ldrb	r3, [r3, #3]
    bb68:	021b      	lsls	r3, r3, #8
    bb6a:	b21a      	sxth	r2, r3
    bb6c:	4bae      	ldr	r3, [pc, #696]	; (be28 <process_recieved_packet+0x30c>)
    bb6e:	781b      	ldrb	r3, [r3, #0]
    bb70:	3301      	adds	r3, #1
    bb72:	49a9      	ldr	r1, [pc, #676]	; (be18 <process_recieved_packet+0x2fc>)
    bb74:	18cb      	adds	r3, r1, r3
    bb76:	78db      	ldrb	r3, [r3, #3]
    bb78:	b21b      	sxth	r3, r3
    bb7a:	4313      	orrs	r3, r2
    bb7c:	b21a      	sxth	r2, r3
    bb7e:	4ba8      	ldr	r3, [pc, #672]	; (be20 <process_recieved_packet+0x304>)
    bb80:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.avg_motor_current = (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_MTR_CURR+3];
    bb82:	4baa      	ldr	r3, [pc, #680]	; (be2c <process_recieved_packet+0x310>)
    bb84:	781b      	ldrb	r3, [r3, #0]
    bb86:	001a      	movs	r2, r3
    bb88:	4ba3      	ldr	r3, [pc, #652]	; (be18 <process_recieved_packet+0x2fc>)
    bb8a:	189b      	adds	r3, r3, r2
    bb8c:	78db      	ldrb	r3, [r3, #3]
    bb8e:	061a      	lsls	r2, r3, #24
    bb90:	4ba6      	ldr	r3, [pc, #664]	; (be2c <process_recieved_packet+0x310>)
    bb92:	781b      	ldrb	r3, [r3, #0]
    bb94:	3301      	adds	r3, #1
    bb96:	49a0      	ldr	r1, [pc, #640]	; (be18 <process_recieved_packet+0x2fc>)
    bb98:	18cb      	adds	r3, r1, r3
    bb9a:	78db      	ldrb	r3, [r3, #3]
    bb9c:	041b      	lsls	r3, r3, #16
    bb9e:	431a      	orrs	r2, r3
    bba0:	4ba2      	ldr	r3, [pc, #648]	; (be2c <process_recieved_packet+0x310>)
    bba2:	781b      	ldrb	r3, [r3, #0]
    bba4:	3302      	adds	r3, #2
    bba6:	499c      	ldr	r1, [pc, #624]	; (be18 <process_recieved_packet+0x2fc>)
    bba8:	18cb      	adds	r3, r1, r3
    bbaa:	78db      	ldrb	r3, [r3, #3]
    bbac:	021b      	lsls	r3, r3, #8
    bbae:	4313      	orrs	r3, r2
    bbb0:	4a9e      	ldr	r2, [pc, #632]	; (be2c <process_recieved_packet+0x310>)
    bbb2:	7812      	ldrb	r2, [r2, #0]
    bbb4:	3203      	adds	r2, #3
    bbb6:	4998      	ldr	r1, [pc, #608]	; (be18 <process_recieved_packet+0x2fc>)
    bbb8:	188a      	adds	r2, r1, r2
    bbba:	78d2      	ldrb	r2, [r2, #3]
    bbbc:	431a      	orrs	r2, r3
    bbbe:	4b98      	ldr	r3, [pc, #608]	; (be20 <process_recieved_packet+0x304>)
    bbc0:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_input_current = (vesc_revieve_packet.payload[GET_VALUES_IN_CURR] << 24) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_IN_CURR+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_CURR+3];
    bbc2:	4b9b      	ldr	r3, [pc, #620]	; (be30 <process_recieved_packet+0x314>)
    bbc4:	781b      	ldrb	r3, [r3, #0]
    bbc6:	001a      	movs	r2, r3
    bbc8:	4b93      	ldr	r3, [pc, #588]	; (be18 <process_recieved_packet+0x2fc>)
    bbca:	189b      	adds	r3, r3, r2
    bbcc:	78db      	ldrb	r3, [r3, #3]
    bbce:	061a      	lsls	r2, r3, #24
    bbd0:	4b97      	ldr	r3, [pc, #604]	; (be30 <process_recieved_packet+0x314>)
    bbd2:	781b      	ldrb	r3, [r3, #0]
    bbd4:	3301      	adds	r3, #1
    bbd6:	4990      	ldr	r1, [pc, #576]	; (be18 <process_recieved_packet+0x2fc>)
    bbd8:	18cb      	adds	r3, r1, r3
    bbda:	78db      	ldrb	r3, [r3, #3]
    bbdc:	041b      	lsls	r3, r3, #16
    bbde:	431a      	orrs	r2, r3
    bbe0:	4b93      	ldr	r3, [pc, #588]	; (be30 <process_recieved_packet+0x314>)
    bbe2:	781b      	ldrb	r3, [r3, #0]
    bbe4:	3302      	adds	r3, #2
    bbe6:	498c      	ldr	r1, [pc, #560]	; (be18 <process_recieved_packet+0x2fc>)
    bbe8:	18cb      	adds	r3, r1, r3
    bbea:	78db      	ldrb	r3, [r3, #3]
    bbec:	021b      	lsls	r3, r3, #8
    bbee:	4313      	orrs	r3, r2
    bbf0:	4a8f      	ldr	r2, [pc, #572]	; (be30 <process_recieved_packet+0x314>)
    bbf2:	7812      	ldrb	r2, [r2, #0]
    bbf4:	3203      	adds	r2, #3
    bbf6:	4988      	ldr	r1, [pc, #544]	; (be18 <process_recieved_packet+0x2fc>)
    bbf8:	188a      	adds	r2, r1, r2
    bbfa:	78d2      	ldrb	r2, [r2, #3]
    bbfc:	431a      	orrs	r2, r3
    bbfe:	4b88      	ldr	r3, [pc, #544]	; (be20 <process_recieved_packet+0x304>)
    bc00:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.duty_cycle = (vesc_revieve_packet.payload[GET_VALUES_DUTY] << 8) | vesc_revieve_packet.payload[GET_VALUES_DUTY+1];
    bc02:	4b8c      	ldr	r3, [pc, #560]	; (be34 <process_recieved_packet+0x318>)
    bc04:	781b      	ldrb	r3, [r3, #0]
    bc06:	001a      	movs	r2, r3
    bc08:	4b83      	ldr	r3, [pc, #524]	; (be18 <process_recieved_packet+0x2fc>)
    bc0a:	189b      	adds	r3, r3, r2
    bc0c:	78db      	ldrb	r3, [r3, #3]
    bc0e:	021b      	lsls	r3, r3, #8
    bc10:	b21a      	sxth	r2, r3
    bc12:	4b88      	ldr	r3, [pc, #544]	; (be34 <process_recieved_packet+0x318>)
    bc14:	781b      	ldrb	r3, [r3, #0]
    bc16:	3301      	adds	r3, #1
    bc18:	497f      	ldr	r1, [pc, #508]	; (be18 <process_recieved_packet+0x2fc>)
    bc1a:	18cb      	adds	r3, r1, r3
    bc1c:	78db      	ldrb	r3, [r3, #3]
    bc1e:	b21b      	sxth	r3, r3
    bc20:	4313      	orrs	r3, r2
    bc22:	b21a      	sxth	r2, r3
    bc24:	4b7e      	ldr	r3, [pc, #504]	; (be20 <process_recieved_packet+0x304>)
    bc26:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (vesc_revieve_packet.payload[GET_VALUES_RPM] << 24) | (vesc_revieve_packet.payload[GET_VALUES_RPM+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_RPM+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_RPM+3];
    bc28:	4b83      	ldr	r3, [pc, #524]	; (be38 <process_recieved_packet+0x31c>)
    bc2a:	781b      	ldrb	r3, [r3, #0]
    bc2c:	001a      	movs	r2, r3
    bc2e:	4b7a      	ldr	r3, [pc, #488]	; (be18 <process_recieved_packet+0x2fc>)
    bc30:	189b      	adds	r3, r3, r2
    bc32:	78db      	ldrb	r3, [r3, #3]
    bc34:	061a      	lsls	r2, r3, #24
    bc36:	4b80      	ldr	r3, [pc, #512]	; (be38 <process_recieved_packet+0x31c>)
    bc38:	781b      	ldrb	r3, [r3, #0]
    bc3a:	3301      	adds	r3, #1
    bc3c:	4976      	ldr	r1, [pc, #472]	; (be18 <process_recieved_packet+0x2fc>)
    bc3e:	18cb      	adds	r3, r1, r3
    bc40:	78db      	ldrb	r3, [r3, #3]
    bc42:	041b      	lsls	r3, r3, #16
    bc44:	431a      	orrs	r2, r3
    bc46:	4b7c      	ldr	r3, [pc, #496]	; (be38 <process_recieved_packet+0x31c>)
    bc48:	781b      	ldrb	r3, [r3, #0]
    bc4a:	3302      	adds	r3, #2
    bc4c:	4972      	ldr	r1, [pc, #456]	; (be18 <process_recieved_packet+0x2fc>)
    bc4e:	18cb      	adds	r3, r1, r3
    bc50:	78db      	ldrb	r3, [r3, #3]
    bc52:	021b      	lsls	r3, r3, #8
    bc54:	4313      	orrs	r3, r2
    bc56:	4a78      	ldr	r2, [pc, #480]	; (be38 <process_recieved_packet+0x31c>)
    bc58:	7812      	ldrb	r2, [r2, #0]
    bc5a:	3203      	adds	r2, #3
    bc5c:	496e      	ldr	r1, [pc, #440]	; (be18 <process_recieved_packet+0x2fc>)
    bc5e:	188a      	adds	r2, r1, r2
    bc60:	78d2      	ldrb	r2, [r2, #3]
    bc62:	431a      	orrs	r2, r3
    bc64:	4b6e      	ldr	r3, [pc, #440]	; (be20 <process_recieved_packet+0x304>)
    bc66:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.INPUT_VOLTAGE = (vesc_revieve_packet.payload[GET_VALUES_IN_VOLT] << 8) | vesc_revieve_packet.payload[GET_VALUES_IN_VOLT+1];
    bc68:	4b74      	ldr	r3, [pc, #464]	; (be3c <process_recieved_packet+0x320>)
    bc6a:	781b      	ldrb	r3, [r3, #0]
    bc6c:	001a      	movs	r2, r3
    bc6e:	4b6a      	ldr	r3, [pc, #424]	; (be18 <process_recieved_packet+0x2fc>)
    bc70:	189b      	adds	r3, r3, r2
    bc72:	78db      	ldrb	r3, [r3, #3]
    bc74:	021b      	lsls	r3, r3, #8
    bc76:	b21a      	sxth	r2, r3
    bc78:	4b70      	ldr	r3, [pc, #448]	; (be3c <process_recieved_packet+0x320>)
    bc7a:	781b      	ldrb	r3, [r3, #0]
    bc7c:	3301      	adds	r3, #1
    bc7e:	4966      	ldr	r1, [pc, #408]	; (be18 <process_recieved_packet+0x2fc>)
    bc80:	18cb      	adds	r3, r1, r3
    bc82:	78db      	ldrb	r3, [r3, #3]
    bc84:	b21b      	sxth	r3, r3
    bc86:	4313      	orrs	r3, r2
    bc88:	b21a      	sxth	r2, r3
    bc8a:	4b65      	ldr	r3, [pc, #404]	; (be20 <process_recieved_packet+0x304>)
    bc8c:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.amp_hours = ((vesc_revieve_packet.payload[GET_VALUES_AH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_USED+3])/100;
    bc8e:	4b6c      	ldr	r3, [pc, #432]	; (be40 <process_recieved_packet+0x324>)
    bc90:	781b      	ldrb	r3, [r3, #0]
    bc92:	001a      	movs	r2, r3
    bc94:	4b60      	ldr	r3, [pc, #384]	; (be18 <process_recieved_packet+0x2fc>)
    bc96:	189b      	adds	r3, r3, r2
    bc98:	78db      	ldrb	r3, [r3, #3]
    bc9a:	061a      	lsls	r2, r3, #24
    bc9c:	4b68      	ldr	r3, [pc, #416]	; (be40 <process_recieved_packet+0x324>)
    bc9e:	781b      	ldrb	r3, [r3, #0]
    bca0:	3301      	adds	r3, #1
    bca2:	495d      	ldr	r1, [pc, #372]	; (be18 <process_recieved_packet+0x2fc>)
    bca4:	18cb      	adds	r3, r1, r3
    bca6:	78db      	ldrb	r3, [r3, #3]
    bca8:	041b      	lsls	r3, r3, #16
    bcaa:	431a      	orrs	r2, r3
    bcac:	4b64      	ldr	r3, [pc, #400]	; (be40 <process_recieved_packet+0x324>)
    bcae:	781b      	ldrb	r3, [r3, #0]
    bcb0:	3302      	adds	r3, #2
    bcb2:	4959      	ldr	r1, [pc, #356]	; (be18 <process_recieved_packet+0x2fc>)
    bcb4:	18cb      	adds	r3, r1, r3
    bcb6:	78db      	ldrb	r3, [r3, #3]
    bcb8:	021b      	lsls	r3, r3, #8
    bcba:	4313      	orrs	r3, r2
    bcbc:	4a60      	ldr	r2, [pc, #384]	; (be40 <process_recieved_packet+0x324>)
    bcbe:	7812      	ldrb	r2, [r2, #0]
    bcc0:	3203      	adds	r2, #3
    bcc2:	4955      	ldr	r1, [pc, #340]	; (be18 <process_recieved_packet+0x2fc>)
    bcc4:	188a      	adds	r2, r1, r2
    bcc6:	78d2      	ldrb	r2, [r2, #3]
    bcc8:	431a      	orrs	r2, r3
    bcca:	4b5e      	ldr	r3, [pc, #376]	; (be44 <process_recieved_packet+0x328>)
    bccc:	2164      	movs	r1, #100	; 0x64
    bcce:	0010      	movs	r0, r2
    bcd0:	4798      	blx	r3
    bcd2:	0003      	movs	r3, r0
    bcd4:	001a      	movs	r2, r3
    bcd6:	4b52      	ldr	r3, [pc, #328]	; (be20 <process_recieved_packet+0x304>)
    bcd8:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_AH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_AH_CHRG+3])/100;
    bcda:	4b5b      	ldr	r3, [pc, #364]	; (be48 <process_recieved_packet+0x32c>)
    bcdc:	781b      	ldrb	r3, [r3, #0]
    bcde:	001a      	movs	r2, r3
    bce0:	4b4d      	ldr	r3, [pc, #308]	; (be18 <process_recieved_packet+0x2fc>)
    bce2:	189b      	adds	r3, r3, r2
    bce4:	78db      	ldrb	r3, [r3, #3]
    bce6:	061a      	lsls	r2, r3, #24
    bce8:	4b57      	ldr	r3, [pc, #348]	; (be48 <process_recieved_packet+0x32c>)
    bcea:	781b      	ldrb	r3, [r3, #0]
    bcec:	3301      	adds	r3, #1
    bcee:	494a      	ldr	r1, [pc, #296]	; (be18 <process_recieved_packet+0x2fc>)
    bcf0:	18cb      	adds	r3, r1, r3
    bcf2:	78db      	ldrb	r3, [r3, #3]
    bcf4:	041b      	lsls	r3, r3, #16
    bcf6:	431a      	orrs	r2, r3
    bcf8:	4b53      	ldr	r3, [pc, #332]	; (be48 <process_recieved_packet+0x32c>)
    bcfa:	781b      	ldrb	r3, [r3, #0]
    bcfc:	3302      	adds	r3, #2
    bcfe:	4946      	ldr	r1, [pc, #280]	; (be18 <process_recieved_packet+0x2fc>)
    bd00:	18cb      	adds	r3, r1, r3
    bd02:	78db      	ldrb	r3, [r3, #3]
    bd04:	021b      	lsls	r3, r3, #8
    bd06:	4313      	orrs	r3, r2
    bd08:	4a4f      	ldr	r2, [pc, #316]	; (be48 <process_recieved_packet+0x32c>)
    bd0a:	7812      	ldrb	r2, [r2, #0]
    bd0c:	3203      	adds	r2, #3
    bd0e:	4942      	ldr	r1, [pc, #264]	; (be18 <process_recieved_packet+0x2fc>)
    bd10:	188a      	adds	r2, r1, r2
    bd12:	78d2      	ldrb	r2, [r2, #3]
    bd14:	431a      	orrs	r2, r3
    bd16:	4b4b      	ldr	r3, [pc, #300]	; (be44 <process_recieved_packet+0x328>)
    bd18:	2164      	movs	r1, #100	; 0x64
    bd1a:	0010      	movs	r0, r2
    bd1c:	4798      	blx	r3
    bd1e:	0003      	movs	r3, r0
    bd20:	001a      	movs	r2, r3
    bd22:	4b3f      	ldr	r3, [pc, #252]	; (be20 <process_recieved_packet+0x304>)
    bd24:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = ((vesc_revieve_packet.payload[GET_VALUES_WH_USED] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_USED+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_USED+3])/100;
    bd26:	4b49      	ldr	r3, [pc, #292]	; (be4c <process_recieved_packet+0x330>)
    bd28:	781b      	ldrb	r3, [r3, #0]
    bd2a:	001a      	movs	r2, r3
    bd2c:	4b3a      	ldr	r3, [pc, #232]	; (be18 <process_recieved_packet+0x2fc>)
    bd2e:	189b      	adds	r3, r3, r2
    bd30:	78db      	ldrb	r3, [r3, #3]
    bd32:	061a      	lsls	r2, r3, #24
    bd34:	4b45      	ldr	r3, [pc, #276]	; (be4c <process_recieved_packet+0x330>)
    bd36:	781b      	ldrb	r3, [r3, #0]
    bd38:	3301      	adds	r3, #1
    bd3a:	4937      	ldr	r1, [pc, #220]	; (be18 <process_recieved_packet+0x2fc>)
    bd3c:	18cb      	adds	r3, r1, r3
    bd3e:	78db      	ldrb	r3, [r3, #3]
    bd40:	041b      	lsls	r3, r3, #16
    bd42:	431a      	orrs	r2, r3
    bd44:	4b41      	ldr	r3, [pc, #260]	; (be4c <process_recieved_packet+0x330>)
    bd46:	781b      	ldrb	r3, [r3, #0]
    bd48:	3302      	adds	r3, #2
    bd4a:	4933      	ldr	r1, [pc, #204]	; (be18 <process_recieved_packet+0x2fc>)
    bd4c:	18cb      	adds	r3, r1, r3
    bd4e:	78db      	ldrb	r3, [r3, #3]
    bd50:	021b      	lsls	r3, r3, #8
    bd52:	4313      	orrs	r3, r2
    bd54:	4a3d      	ldr	r2, [pc, #244]	; (be4c <process_recieved_packet+0x330>)
    bd56:	7812      	ldrb	r2, [r2, #0]
    bd58:	3203      	adds	r2, #3
    bd5a:	492f      	ldr	r1, [pc, #188]	; (be18 <process_recieved_packet+0x2fc>)
    bd5c:	188a      	adds	r2, r1, r2
    bd5e:	78d2      	ldrb	r2, [r2, #3]
    bd60:	431a      	orrs	r2, r3
    bd62:	4b38      	ldr	r3, [pc, #224]	; (be44 <process_recieved_packet+0x328>)
    bd64:	2164      	movs	r1, #100	; 0x64
    bd66:	0010      	movs	r0, r2
    bd68:	4798      	blx	r3
    bd6a:	0003      	movs	r3, r0
    bd6c:	001a      	movs	r2, r3
    bd6e:	4b2c      	ldr	r3, [pc, #176]	; (be20 <process_recieved_packet+0x304>)
    bd70:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = ((vesc_revieve_packet.payload[GET_VALUES_WH_CHRG] << 24) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_WH_CHRG+3])/100;
    bd72:	4b37      	ldr	r3, [pc, #220]	; (be50 <process_recieved_packet+0x334>)
    bd74:	781b      	ldrb	r3, [r3, #0]
    bd76:	001a      	movs	r2, r3
    bd78:	4b27      	ldr	r3, [pc, #156]	; (be18 <process_recieved_packet+0x2fc>)
    bd7a:	189b      	adds	r3, r3, r2
    bd7c:	78db      	ldrb	r3, [r3, #3]
    bd7e:	061a      	lsls	r2, r3, #24
    bd80:	4b33      	ldr	r3, [pc, #204]	; (be50 <process_recieved_packet+0x334>)
    bd82:	781b      	ldrb	r3, [r3, #0]
    bd84:	3301      	adds	r3, #1
    bd86:	4924      	ldr	r1, [pc, #144]	; (be18 <process_recieved_packet+0x2fc>)
    bd88:	18cb      	adds	r3, r1, r3
    bd8a:	78db      	ldrb	r3, [r3, #3]
    bd8c:	041b      	lsls	r3, r3, #16
    bd8e:	431a      	orrs	r2, r3
    bd90:	4b2f      	ldr	r3, [pc, #188]	; (be50 <process_recieved_packet+0x334>)
    bd92:	781b      	ldrb	r3, [r3, #0]
    bd94:	3302      	adds	r3, #2
    bd96:	4920      	ldr	r1, [pc, #128]	; (be18 <process_recieved_packet+0x2fc>)
    bd98:	18cb      	adds	r3, r1, r3
    bd9a:	78db      	ldrb	r3, [r3, #3]
    bd9c:	021b      	lsls	r3, r3, #8
    bd9e:	4313      	orrs	r3, r2
    bda0:	4a2b      	ldr	r2, [pc, #172]	; (be50 <process_recieved_packet+0x334>)
    bda2:	7812      	ldrb	r2, [r2, #0]
    bda4:	3203      	adds	r2, #3
    bda6:	491c      	ldr	r1, [pc, #112]	; (be18 <process_recieved_packet+0x2fc>)
    bda8:	188a      	adds	r2, r1, r2
    bdaa:	78d2      	ldrb	r2, [r2, #3]
    bdac:	431a      	orrs	r2, r3
    bdae:	4b25      	ldr	r3, [pc, #148]	; (be44 <process_recieved_packet+0x328>)
    bdb0:	2164      	movs	r1, #100	; 0x64
    bdb2:	0010      	movs	r0, r2
    bdb4:	4798      	blx	r3
    bdb6:	0003      	movs	r3, r0
    bdb8:	001a      	movs	r2, r3
    bdba:	4b19      	ldr	r3, [pc, #100]	; (be20 <process_recieved_packet+0x304>)
    bdbc:	625a      	str	r2, [r3, #36]	; 0x24
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[GET_VALUES_TACH] << 24) | (vesc_revieve_packet.payload[GET_VALUES_TACH+1] << 16) | (vesc_revieve_packet.payload[GET_VALUES_TACH+2] << 8) | vesc_revieve_packet.payload[GET_VALUES_TACH+2];
    bdbe:	4b25      	ldr	r3, [pc, #148]	; (be54 <process_recieved_packet+0x338>)
    bdc0:	781b      	ldrb	r3, [r3, #0]
    bdc2:	001a      	movs	r2, r3
    bdc4:	4b14      	ldr	r3, [pc, #80]	; (be18 <process_recieved_packet+0x2fc>)
    bdc6:	189b      	adds	r3, r3, r2
    bdc8:	78db      	ldrb	r3, [r3, #3]
    bdca:	061a      	lsls	r2, r3, #24
    bdcc:	4b21      	ldr	r3, [pc, #132]	; (be54 <process_recieved_packet+0x338>)
    bdce:	781b      	ldrb	r3, [r3, #0]
    bdd0:	3301      	adds	r3, #1
    bdd2:	4911      	ldr	r1, [pc, #68]	; (be18 <process_recieved_packet+0x2fc>)
    bdd4:	18cb      	adds	r3, r1, r3
    bdd6:	78db      	ldrb	r3, [r3, #3]
    bdd8:	041b      	lsls	r3, r3, #16
    bdda:	431a      	orrs	r2, r3
    bddc:	4b1d      	ldr	r3, [pc, #116]	; (be54 <process_recieved_packet+0x338>)
    bdde:	781b      	ldrb	r3, [r3, #0]
    bde0:	3302      	adds	r3, #2
    bde2:	490d      	ldr	r1, [pc, #52]	; (be18 <process_recieved_packet+0x2fc>)
    bde4:	18cb      	adds	r3, r1, r3
    bde6:	78db      	ldrb	r3, [r3, #3]
    bde8:	021b      	lsls	r3, r3, #8
    bdea:	4313      	orrs	r3, r2
    bdec:	4a19      	ldr	r2, [pc, #100]	; (be54 <process_recieved_packet+0x338>)
    bdee:	7812      	ldrb	r2, [r2, #0]
    bdf0:	3202      	adds	r2, #2
    bdf2:	4909      	ldr	r1, [pc, #36]	; (be18 <process_recieved_packet+0x2fc>)
    bdf4:	188a      	adds	r2, r1, r2
    bdf6:	78d2      	ldrb	r2, [r2, #3]
    bdf8:	431a      	orrs	r2, r3
    bdfa:	4b09      	ldr	r3, [pc, #36]	; (be20 <process_recieved_packet+0x304>)
    bdfc:	629a      	str	r2, [r3, #40]	; 0x28
			latest_vesc_vals.fault = vesc_revieve_packet.payload[GET_VALUES_FAULT];
    bdfe:	4b16      	ldr	r3, [pc, #88]	; (be58 <process_recieved_packet+0x33c>)
    be00:	781b      	ldrb	r3, [r3, #0]
    be02:	001a      	movs	r2, r3
    be04:	4b04      	ldr	r3, [pc, #16]	; (be18 <process_recieved_packet+0x2fc>)
    be06:	189b      	adds	r3, r3, r2
    be08:	78db      	ldrb	r3, [r3, #3]
    be0a:	b259      	sxtb	r1, r3
    be0c:	4b04      	ldr	r3, [pc, #16]	; (be20 <process_recieved_packet+0x304>)
    be0e:	222c      	movs	r2, #44	; 0x2c
    be10:	5499      	strb	r1, [r3, r2]
}
    be12:	f000 fdee 	bl	c9f2 <process_recieved_packet+0xed6>
    be16:	46c0      	nop			; (mov r8, r8)
    be18:	20000ce0 	.word	0x20000ce0
    be1c:	2000033a 	.word	0x2000033a
    be20:	20000958 	.word	0x20000958
    be24:	2000033b 	.word	0x2000033b
    be28:	20000343 	.word	0x20000343
    be2c:	20000344 	.word	0x20000344
    be30:	20000345 	.word	0x20000345
    be34:	20000346 	.word	0x20000346
    be38:	20000347 	.word	0x20000347
    be3c:	20000348 	.word	0x20000348
    be40:	20000349 	.word	0x20000349
    be44:	000141dd 	.word	0x000141dd
    be48:	2000034a 	.word	0x2000034a
    be4c:	2000034b 	.word	0x2000034b
    be50:	2000034c 	.word	0x2000034c
    be54:	2000034d 	.word	0x2000034d
    be58:	2000034e 	.word	0x2000034e
		} else if(packet_id == COMM_GET_MCCONF){
    be5c:	4bfd      	ldr	r3, [pc, #1012]	; (c254 <process_recieved_packet+0x738>)
    be5e:	781b      	ldrb	r3, [r3, #0]
    be60:	1dfa      	adds	r2, r7, #7
    be62:	7812      	ldrb	r2, [r2, #0]
    be64:	429a      	cmp	r2, r3
    be66:	d001      	beq.n	be6c <process_recieved_packet+0x350>
    be68:	f000 fc58 	bl	c71c <process_recieved_packet+0xc00>
			if(esc_fw == FW_2v18){
    be6c:	4bfa      	ldr	r3, [pc, #1000]	; (c258 <process_recieved_packet+0x73c>)
    be6e:	781b      	ldrb	r3, [r3, #0]
    be70:	2b00      	cmp	r3, #0
    be72:	d000      	beq.n	be76 <process_recieved_packet+0x35a>
    be74:	e32a      	b.n	c4cc <process_recieved_packet+0x9b0>
				mcconf_limits.motor_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MAX+3])/1000;
    be76:	4bf9      	ldr	r3, [pc, #996]	; (c25c <process_recieved_packet+0x740>)
    be78:	781b      	ldrb	r3, [r3, #0]
    be7a:	001a      	movs	r2, r3
    be7c:	4bf8      	ldr	r3, [pc, #992]	; (c260 <process_recieved_packet+0x744>)
    be7e:	189b      	adds	r3, r3, r2
    be80:	78db      	ldrb	r3, [r3, #3]
    be82:	061a      	lsls	r2, r3, #24
    be84:	4bf5      	ldr	r3, [pc, #980]	; (c25c <process_recieved_packet+0x740>)
    be86:	781b      	ldrb	r3, [r3, #0]
    be88:	3301      	adds	r3, #1
    be8a:	49f5      	ldr	r1, [pc, #980]	; (c260 <process_recieved_packet+0x744>)
    be8c:	18cb      	adds	r3, r1, r3
    be8e:	78db      	ldrb	r3, [r3, #3]
    be90:	041b      	lsls	r3, r3, #16
    be92:	431a      	orrs	r2, r3
    be94:	4bf1      	ldr	r3, [pc, #964]	; (c25c <process_recieved_packet+0x740>)
    be96:	781b      	ldrb	r3, [r3, #0]
    be98:	3302      	adds	r3, #2
    be9a:	49f1      	ldr	r1, [pc, #964]	; (c260 <process_recieved_packet+0x744>)
    be9c:	18cb      	adds	r3, r1, r3
    be9e:	78db      	ldrb	r3, [r3, #3]
    bea0:	021b      	lsls	r3, r3, #8
    bea2:	4313      	orrs	r3, r2
    bea4:	4aed      	ldr	r2, [pc, #948]	; (c25c <process_recieved_packet+0x740>)
    bea6:	7812      	ldrb	r2, [r2, #0]
    bea8:	3203      	adds	r2, #3
    beaa:	49ed      	ldr	r1, [pc, #948]	; (c260 <process_recieved_packet+0x744>)
    beac:	188a      	adds	r2, r1, r2
    beae:	78d2      	ldrb	r2, [r2, #3]
    beb0:	4313      	orrs	r3, r2
    beb2:	0018      	movs	r0, r3
    beb4:	4beb      	ldr	r3, [pc, #940]	; (c264 <process_recieved_packet+0x748>)
    beb6:	22fa      	movs	r2, #250	; 0xfa
    beb8:	0091      	lsls	r1, r2, #2
    beba:	4798      	blx	r3
    bebc:	0003      	movs	r3, r0
    bebe:	001a      	movs	r2, r3
    bec0:	4be9      	ldr	r3, [pc, #932]	; (c268 <process_recieved_packet+0x74c>)
    bec2:	601a      	str	r2, [r3, #0]
				mcconf_limits.motor_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_MTR_CURR_MIN+3])/1000;
    bec4:	4be9      	ldr	r3, [pc, #932]	; (c26c <process_recieved_packet+0x750>)
    bec6:	781b      	ldrb	r3, [r3, #0]
    bec8:	001a      	movs	r2, r3
    beca:	4be5      	ldr	r3, [pc, #916]	; (c260 <process_recieved_packet+0x744>)
    becc:	189b      	adds	r3, r3, r2
    bece:	78db      	ldrb	r3, [r3, #3]
    bed0:	061a      	lsls	r2, r3, #24
    bed2:	4be6      	ldr	r3, [pc, #920]	; (c26c <process_recieved_packet+0x750>)
    bed4:	781b      	ldrb	r3, [r3, #0]
    bed6:	3301      	adds	r3, #1
    bed8:	49e1      	ldr	r1, [pc, #900]	; (c260 <process_recieved_packet+0x744>)
    beda:	18cb      	adds	r3, r1, r3
    bedc:	78db      	ldrb	r3, [r3, #3]
    bede:	041b      	lsls	r3, r3, #16
    bee0:	431a      	orrs	r2, r3
    bee2:	4be2      	ldr	r3, [pc, #904]	; (c26c <process_recieved_packet+0x750>)
    bee4:	781b      	ldrb	r3, [r3, #0]
    bee6:	3302      	adds	r3, #2
    bee8:	49dd      	ldr	r1, [pc, #884]	; (c260 <process_recieved_packet+0x744>)
    beea:	18cb      	adds	r3, r1, r3
    beec:	78db      	ldrb	r3, [r3, #3]
    beee:	021b      	lsls	r3, r3, #8
    bef0:	4313      	orrs	r3, r2
    bef2:	4ade      	ldr	r2, [pc, #888]	; (c26c <process_recieved_packet+0x750>)
    bef4:	7812      	ldrb	r2, [r2, #0]
    bef6:	3203      	adds	r2, #3
    bef8:	49d9      	ldr	r1, [pc, #868]	; (c260 <process_recieved_packet+0x744>)
    befa:	188a      	adds	r2, r1, r2
    befc:	78d2      	ldrb	r2, [r2, #3]
    befe:	4313      	orrs	r3, r2
    bf00:	0018      	movs	r0, r3
    bf02:	4bd8      	ldr	r3, [pc, #864]	; (c264 <process_recieved_packet+0x748>)
    bf04:	22fa      	movs	r2, #250	; 0xfa
    bf06:	0091      	lsls	r1, r2, #2
    bf08:	4798      	blx	r3
    bf0a:	0003      	movs	r3, r0
    bf0c:	001a      	movs	r2, r3
    bf0e:	4bd6      	ldr	r3, [pc, #856]	; (c268 <process_recieved_packet+0x74c>)
    bf10:	605a      	str	r2, [r3, #4]
				mcconf_limits.input_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MAX+3])/1000;
    bf12:	4bd7      	ldr	r3, [pc, #860]	; (c270 <process_recieved_packet+0x754>)
    bf14:	781b      	ldrb	r3, [r3, #0]
    bf16:	001a      	movs	r2, r3
    bf18:	4bd1      	ldr	r3, [pc, #836]	; (c260 <process_recieved_packet+0x744>)
    bf1a:	189b      	adds	r3, r3, r2
    bf1c:	78db      	ldrb	r3, [r3, #3]
    bf1e:	061a      	lsls	r2, r3, #24
    bf20:	4bd3      	ldr	r3, [pc, #844]	; (c270 <process_recieved_packet+0x754>)
    bf22:	781b      	ldrb	r3, [r3, #0]
    bf24:	3301      	adds	r3, #1
    bf26:	49ce      	ldr	r1, [pc, #824]	; (c260 <process_recieved_packet+0x744>)
    bf28:	18cb      	adds	r3, r1, r3
    bf2a:	78db      	ldrb	r3, [r3, #3]
    bf2c:	041b      	lsls	r3, r3, #16
    bf2e:	431a      	orrs	r2, r3
    bf30:	4bcf      	ldr	r3, [pc, #828]	; (c270 <process_recieved_packet+0x754>)
    bf32:	781b      	ldrb	r3, [r3, #0]
    bf34:	3302      	adds	r3, #2
    bf36:	49ca      	ldr	r1, [pc, #808]	; (c260 <process_recieved_packet+0x744>)
    bf38:	18cb      	adds	r3, r1, r3
    bf3a:	78db      	ldrb	r3, [r3, #3]
    bf3c:	021b      	lsls	r3, r3, #8
    bf3e:	4313      	orrs	r3, r2
    bf40:	4acb      	ldr	r2, [pc, #812]	; (c270 <process_recieved_packet+0x754>)
    bf42:	7812      	ldrb	r2, [r2, #0]
    bf44:	3203      	adds	r2, #3
    bf46:	49c6      	ldr	r1, [pc, #792]	; (c260 <process_recieved_packet+0x744>)
    bf48:	188a      	adds	r2, r1, r2
    bf4a:	78d2      	ldrb	r2, [r2, #3]
    bf4c:	4313      	orrs	r3, r2
    bf4e:	0018      	movs	r0, r3
    bf50:	4bc4      	ldr	r3, [pc, #784]	; (c264 <process_recieved_packet+0x748>)
    bf52:	22fa      	movs	r2, #250	; 0xfa
    bf54:	0091      	lsls	r1, r2, #2
    bf56:	4798      	blx	r3
    bf58:	0003      	movs	r3, r0
    bf5a:	001a      	movs	r2, r3
    bf5c:	4bc2      	ldr	r3, [pc, #776]	; (c268 <process_recieved_packet+0x74c>)
    bf5e:	609a      	str	r2, [r3, #8]
				mcconf_limits.input_current_min = ((vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_IN_CURR_MIN+3])/1000;
    bf60:	4bc4      	ldr	r3, [pc, #784]	; (c274 <process_recieved_packet+0x758>)
    bf62:	781b      	ldrb	r3, [r3, #0]
    bf64:	001a      	movs	r2, r3
    bf66:	4bbe      	ldr	r3, [pc, #760]	; (c260 <process_recieved_packet+0x744>)
    bf68:	189b      	adds	r3, r3, r2
    bf6a:	78db      	ldrb	r3, [r3, #3]
    bf6c:	061a      	lsls	r2, r3, #24
    bf6e:	4bc1      	ldr	r3, [pc, #772]	; (c274 <process_recieved_packet+0x758>)
    bf70:	781b      	ldrb	r3, [r3, #0]
    bf72:	3301      	adds	r3, #1
    bf74:	49ba      	ldr	r1, [pc, #744]	; (c260 <process_recieved_packet+0x744>)
    bf76:	18cb      	adds	r3, r1, r3
    bf78:	78db      	ldrb	r3, [r3, #3]
    bf7a:	041b      	lsls	r3, r3, #16
    bf7c:	431a      	orrs	r2, r3
    bf7e:	4bbd      	ldr	r3, [pc, #756]	; (c274 <process_recieved_packet+0x758>)
    bf80:	781b      	ldrb	r3, [r3, #0]
    bf82:	3302      	adds	r3, #2
    bf84:	49b6      	ldr	r1, [pc, #728]	; (c260 <process_recieved_packet+0x744>)
    bf86:	18cb      	adds	r3, r1, r3
    bf88:	78db      	ldrb	r3, [r3, #3]
    bf8a:	021b      	lsls	r3, r3, #8
    bf8c:	4313      	orrs	r3, r2
    bf8e:	4ab9      	ldr	r2, [pc, #740]	; (c274 <process_recieved_packet+0x758>)
    bf90:	7812      	ldrb	r2, [r2, #0]
    bf92:	3203      	adds	r2, #3
    bf94:	49b2      	ldr	r1, [pc, #712]	; (c260 <process_recieved_packet+0x744>)
    bf96:	188a      	adds	r2, r1, r2
    bf98:	78d2      	ldrb	r2, [r2, #3]
    bf9a:	4313      	orrs	r3, r2
    bf9c:	0018      	movs	r0, r3
    bf9e:	4bb1      	ldr	r3, [pc, #708]	; (c264 <process_recieved_packet+0x748>)
    bfa0:	22fa      	movs	r2, #250	; 0xfa
    bfa2:	0091      	lsls	r1, r2, #2
    bfa4:	4798      	blx	r3
    bfa6:	0003      	movs	r3, r0
    bfa8:	001a      	movs	r2, r3
    bfaa:	4baf      	ldr	r3, [pc, #700]	; (c268 <process_recieved_packet+0x74c>)
    bfac:	60da      	str	r2, [r3, #12]
				mcconf_limits.abs_current_max = ((vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ABS_CURR_MAX+3])/1000;
    bfae:	4bb2      	ldr	r3, [pc, #712]	; (c278 <process_recieved_packet+0x75c>)
    bfb0:	781b      	ldrb	r3, [r3, #0]
    bfb2:	001a      	movs	r2, r3
    bfb4:	4baa      	ldr	r3, [pc, #680]	; (c260 <process_recieved_packet+0x744>)
    bfb6:	189b      	adds	r3, r3, r2
    bfb8:	78db      	ldrb	r3, [r3, #3]
    bfba:	061a      	lsls	r2, r3, #24
    bfbc:	4bae      	ldr	r3, [pc, #696]	; (c278 <process_recieved_packet+0x75c>)
    bfbe:	781b      	ldrb	r3, [r3, #0]
    bfc0:	3301      	adds	r3, #1
    bfc2:	49a7      	ldr	r1, [pc, #668]	; (c260 <process_recieved_packet+0x744>)
    bfc4:	18cb      	adds	r3, r1, r3
    bfc6:	78db      	ldrb	r3, [r3, #3]
    bfc8:	041b      	lsls	r3, r3, #16
    bfca:	431a      	orrs	r2, r3
    bfcc:	4baa      	ldr	r3, [pc, #680]	; (c278 <process_recieved_packet+0x75c>)
    bfce:	781b      	ldrb	r3, [r3, #0]
    bfd0:	3302      	adds	r3, #2
    bfd2:	49a3      	ldr	r1, [pc, #652]	; (c260 <process_recieved_packet+0x744>)
    bfd4:	18cb      	adds	r3, r1, r3
    bfd6:	78db      	ldrb	r3, [r3, #3]
    bfd8:	021b      	lsls	r3, r3, #8
    bfda:	4313      	orrs	r3, r2
    bfdc:	4aa6      	ldr	r2, [pc, #664]	; (c278 <process_recieved_packet+0x75c>)
    bfde:	7812      	ldrb	r2, [r2, #0]
    bfe0:	3203      	adds	r2, #3
    bfe2:	499f      	ldr	r1, [pc, #636]	; (c260 <process_recieved_packet+0x744>)
    bfe4:	188a      	adds	r2, r1, r2
    bfe6:	78d2      	ldrb	r2, [r2, #3]
    bfe8:	4313      	orrs	r3, r2
    bfea:	0018      	movs	r0, r3
    bfec:	4b9d      	ldr	r3, [pc, #628]	; (c264 <process_recieved_packet+0x748>)
    bfee:	22fa      	movs	r2, #250	; 0xfa
    bff0:	0091      	lsls	r1, r2, #2
    bff2:	4798      	blx	r3
    bff4:	0003      	movs	r3, r0
    bff6:	001a      	movs	r2, r3
    bff8:	4b9b      	ldr	r3, [pc, #620]	; (c268 <process_recieved_packet+0x74c>)
    bffa:	611a      	str	r2, [r3, #16]
				mcconf_limits.min_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MIN+3])/1000;
    bffc:	4b9f      	ldr	r3, [pc, #636]	; (c27c <process_recieved_packet+0x760>)
    bffe:	781b      	ldrb	r3, [r3, #0]
    c000:	001a      	movs	r2, r3
    c002:	4b97      	ldr	r3, [pc, #604]	; (c260 <process_recieved_packet+0x744>)
    c004:	189b      	adds	r3, r3, r2
    c006:	78db      	ldrb	r3, [r3, #3]
    c008:	061a      	lsls	r2, r3, #24
    c00a:	4b9c      	ldr	r3, [pc, #624]	; (c27c <process_recieved_packet+0x760>)
    c00c:	781b      	ldrb	r3, [r3, #0]
    c00e:	3301      	adds	r3, #1
    c010:	4993      	ldr	r1, [pc, #588]	; (c260 <process_recieved_packet+0x744>)
    c012:	18cb      	adds	r3, r1, r3
    c014:	78db      	ldrb	r3, [r3, #3]
    c016:	041b      	lsls	r3, r3, #16
    c018:	431a      	orrs	r2, r3
    c01a:	4b98      	ldr	r3, [pc, #608]	; (c27c <process_recieved_packet+0x760>)
    c01c:	781b      	ldrb	r3, [r3, #0]
    c01e:	3302      	adds	r3, #2
    c020:	498f      	ldr	r1, [pc, #572]	; (c260 <process_recieved_packet+0x744>)
    c022:	18cb      	adds	r3, r1, r3
    c024:	78db      	ldrb	r3, [r3, #3]
    c026:	021b      	lsls	r3, r3, #8
    c028:	4313      	orrs	r3, r2
    c02a:	4a94      	ldr	r2, [pc, #592]	; (c27c <process_recieved_packet+0x760>)
    c02c:	7812      	ldrb	r2, [r2, #0]
    c02e:	3203      	adds	r2, #3
    c030:	498b      	ldr	r1, [pc, #556]	; (c260 <process_recieved_packet+0x744>)
    c032:	188a      	adds	r2, r1, r2
    c034:	78d2      	ldrb	r2, [r2, #3]
    c036:	4313      	orrs	r3, r2
    c038:	0018      	movs	r0, r3
    c03a:	4b8a      	ldr	r3, [pc, #552]	; (c264 <process_recieved_packet+0x748>)
    c03c:	22fa      	movs	r2, #250	; 0xfa
    c03e:	0091      	lsls	r1, r2, #2
    c040:	4798      	blx	r3
    c042:	0003      	movs	r3, r0
    c044:	001a      	movs	r2, r3
    c046:	4b88      	ldr	r3, [pc, #544]	; (c268 <process_recieved_packet+0x74c>)
    c048:	615a      	str	r2, [r3, #20]
				mcconf_limits.max_erpm = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_MAX+3])/1000;
    c04a:	4b8d      	ldr	r3, [pc, #564]	; (c280 <process_recieved_packet+0x764>)
    c04c:	781b      	ldrb	r3, [r3, #0]
    c04e:	001a      	movs	r2, r3
    c050:	4b83      	ldr	r3, [pc, #524]	; (c260 <process_recieved_packet+0x744>)
    c052:	189b      	adds	r3, r3, r2
    c054:	78db      	ldrb	r3, [r3, #3]
    c056:	061a      	lsls	r2, r3, #24
    c058:	4b89      	ldr	r3, [pc, #548]	; (c280 <process_recieved_packet+0x764>)
    c05a:	781b      	ldrb	r3, [r3, #0]
    c05c:	3301      	adds	r3, #1
    c05e:	4980      	ldr	r1, [pc, #512]	; (c260 <process_recieved_packet+0x744>)
    c060:	18cb      	adds	r3, r1, r3
    c062:	78db      	ldrb	r3, [r3, #3]
    c064:	041b      	lsls	r3, r3, #16
    c066:	431a      	orrs	r2, r3
    c068:	4b85      	ldr	r3, [pc, #532]	; (c280 <process_recieved_packet+0x764>)
    c06a:	781b      	ldrb	r3, [r3, #0]
    c06c:	3302      	adds	r3, #2
    c06e:	497c      	ldr	r1, [pc, #496]	; (c260 <process_recieved_packet+0x744>)
    c070:	18cb      	adds	r3, r1, r3
    c072:	78db      	ldrb	r3, [r3, #3]
    c074:	021b      	lsls	r3, r3, #8
    c076:	4313      	orrs	r3, r2
    c078:	4a81      	ldr	r2, [pc, #516]	; (c280 <process_recieved_packet+0x764>)
    c07a:	7812      	ldrb	r2, [r2, #0]
    c07c:	3203      	adds	r2, #3
    c07e:	4978      	ldr	r1, [pc, #480]	; (c260 <process_recieved_packet+0x744>)
    c080:	188a      	adds	r2, r1, r2
    c082:	78d2      	ldrb	r2, [r2, #3]
    c084:	4313      	orrs	r3, r2
    c086:	0018      	movs	r0, r3
    c088:	4b76      	ldr	r3, [pc, #472]	; (c264 <process_recieved_packet+0x748>)
    c08a:	22fa      	movs	r2, #250	; 0xfa
    c08c:	0091      	lsls	r1, r2, #2
    c08e:	4798      	blx	r3
    c090:	0003      	movs	r3, r0
    c092:	001a      	movs	r2, r3
    c094:	4b74      	ldr	r3, [pc, #464]	; (c268 <process_recieved_packet+0x74c>)
    c096:	619a      	str	r2, [r3, #24]
				mcconf_limits.max_erpm_fbrake = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_MAX+3])/1000;
    c098:	4b7a      	ldr	r3, [pc, #488]	; (c284 <process_recieved_packet+0x768>)
    c09a:	781b      	ldrb	r3, [r3, #0]
    c09c:	001a      	movs	r2, r3
    c09e:	4b70      	ldr	r3, [pc, #448]	; (c260 <process_recieved_packet+0x744>)
    c0a0:	189b      	adds	r3, r3, r2
    c0a2:	78db      	ldrb	r3, [r3, #3]
    c0a4:	061a      	lsls	r2, r3, #24
    c0a6:	4b77      	ldr	r3, [pc, #476]	; (c284 <process_recieved_packet+0x768>)
    c0a8:	781b      	ldrb	r3, [r3, #0]
    c0aa:	3301      	adds	r3, #1
    c0ac:	496c      	ldr	r1, [pc, #432]	; (c260 <process_recieved_packet+0x744>)
    c0ae:	18cb      	adds	r3, r1, r3
    c0b0:	78db      	ldrb	r3, [r3, #3]
    c0b2:	041b      	lsls	r3, r3, #16
    c0b4:	431a      	orrs	r2, r3
    c0b6:	4b73      	ldr	r3, [pc, #460]	; (c284 <process_recieved_packet+0x768>)
    c0b8:	781b      	ldrb	r3, [r3, #0]
    c0ba:	3302      	adds	r3, #2
    c0bc:	4968      	ldr	r1, [pc, #416]	; (c260 <process_recieved_packet+0x744>)
    c0be:	18cb      	adds	r3, r1, r3
    c0c0:	78db      	ldrb	r3, [r3, #3]
    c0c2:	021b      	lsls	r3, r3, #8
    c0c4:	4313      	orrs	r3, r2
    c0c6:	4a6f      	ldr	r2, [pc, #444]	; (c284 <process_recieved_packet+0x768>)
    c0c8:	7812      	ldrb	r2, [r2, #0]
    c0ca:	3203      	adds	r2, #3
    c0cc:	4964      	ldr	r1, [pc, #400]	; (c260 <process_recieved_packet+0x744>)
    c0ce:	188a      	adds	r2, r1, r2
    c0d0:	78d2      	ldrb	r2, [r2, #3]
    c0d2:	4313      	orrs	r3, r2
    c0d4:	0018      	movs	r0, r3
    c0d6:	4b63      	ldr	r3, [pc, #396]	; (c264 <process_recieved_packet+0x748>)
    c0d8:	22fa      	movs	r2, #250	; 0xfa
    c0da:	0091      	lsls	r1, r2, #2
    c0dc:	4798      	blx	r3
    c0de:	0003      	movs	r3, r0
    c0e0:	001a      	movs	r2, r3
    c0e2:	4b61      	ldr	r3, [pc, #388]	; (c268 <process_recieved_packet+0x74c>)
    c0e4:	61da      	str	r2, [r3, #28]
				mcconf_limits.max_erpm_fbrake_cc = ((vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_ERPM_FBRAKE_CC_MAX+3])/1000;
    c0e6:	4b68      	ldr	r3, [pc, #416]	; (c288 <process_recieved_packet+0x76c>)
    c0e8:	781b      	ldrb	r3, [r3, #0]
    c0ea:	001a      	movs	r2, r3
    c0ec:	4b5c      	ldr	r3, [pc, #368]	; (c260 <process_recieved_packet+0x744>)
    c0ee:	189b      	adds	r3, r3, r2
    c0f0:	78db      	ldrb	r3, [r3, #3]
    c0f2:	061a      	lsls	r2, r3, #24
    c0f4:	4b64      	ldr	r3, [pc, #400]	; (c288 <process_recieved_packet+0x76c>)
    c0f6:	781b      	ldrb	r3, [r3, #0]
    c0f8:	3301      	adds	r3, #1
    c0fa:	4959      	ldr	r1, [pc, #356]	; (c260 <process_recieved_packet+0x744>)
    c0fc:	18cb      	adds	r3, r1, r3
    c0fe:	78db      	ldrb	r3, [r3, #3]
    c100:	041b      	lsls	r3, r3, #16
    c102:	431a      	orrs	r2, r3
    c104:	4b60      	ldr	r3, [pc, #384]	; (c288 <process_recieved_packet+0x76c>)
    c106:	781b      	ldrb	r3, [r3, #0]
    c108:	3302      	adds	r3, #2
    c10a:	4955      	ldr	r1, [pc, #340]	; (c260 <process_recieved_packet+0x744>)
    c10c:	18cb      	adds	r3, r1, r3
    c10e:	78db      	ldrb	r3, [r3, #3]
    c110:	021b      	lsls	r3, r3, #8
    c112:	4313      	orrs	r3, r2
    c114:	4a5c      	ldr	r2, [pc, #368]	; (c288 <process_recieved_packet+0x76c>)
    c116:	7812      	ldrb	r2, [r2, #0]
    c118:	3203      	adds	r2, #3
    c11a:	4951      	ldr	r1, [pc, #324]	; (c260 <process_recieved_packet+0x744>)
    c11c:	188a      	adds	r2, r1, r2
    c11e:	78d2      	ldrb	r2, [r2, #3]
    c120:	4313      	orrs	r3, r2
    c122:	0018      	movs	r0, r3
    c124:	4b4f      	ldr	r3, [pc, #316]	; (c264 <process_recieved_packet+0x748>)
    c126:	22fa      	movs	r2, #250	; 0xfa
    c128:	0091      	lsls	r1, r2, #2
    c12a:	4798      	blx	r3
    c12c:	0003      	movs	r3, r0
    c12e:	001a      	movs	r2, r3
    c130:	4b4d      	ldr	r3, [pc, #308]	; (c268 <process_recieved_packet+0x74c>)
    c132:	621a      	str	r2, [r3, #32]
				mcconf_limits.min_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MIN+3])/1000;
    c134:	4b55      	ldr	r3, [pc, #340]	; (c28c <process_recieved_packet+0x770>)
    c136:	781b      	ldrb	r3, [r3, #0]
    c138:	001a      	movs	r2, r3
    c13a:	4b49      	ldr	r3, [pc, #292]	; (c260 <process_recieved_packet+0x744>)
    c13c:	189b      	adds	r3, r3, r2
    c13e:	78db      	ldrb	r3, [r3, #3]
    c140:	061a      	lsls	r2, r3, #24
    c142:	4b52      	ldr	r3, [pc, #328]	; (c28c <process_recieved_packet+0x770>)
    c144:	781b      	ldrb	r3, [r3, #0]
    c146:	3301      	adds	r3, #1
    c148:	4945      	ldr	r1, [pc, #276]	; (c260 <process_recieved_packet+0x744>)
    c14a:	18cb      	adds	r3, r1, r3
    c14c:	78db      	ldrb	r3, [r3, #3]
    c14e:	041b      	lsls	r3, r3, #16
    c150:	431a      	orrs	r2, r3
    c152:	4b4e      	ldr	r3, [pc, #312]	; (c28c <process_recieved_packet+0x770>)
    c154:	781b      	ldrb	r3, [r3, #0]
    c156:	3302      	adds	r3, #2
    c158:	4941      	ldr	r1, [pc, #260]	; (c260 <process_recieved_packet+0x744>)
    c15a:	18cb      	adds	r3, r1, r3
    c15c:	78db      	ldrb	r3, [r3, #3]
    c15e:	021b      	lsls	r3, r3, #8
    c160:	4313      	orrs	r3, r2
    c162:	4a4a      	ldr	r2, [pc, #296]	; (c28c <process_recieved_packet+0x770>)
    c164:	7812      	ldrb	r2, [r2, #0]
    c166:	3203      	adds	r2, #3
    c168:	493d      	ldr	r1, [pc, #244]	; (c260 <process_recieved_packet+0x744>)
    c16a:	188a      	adds	r2, r1, r2
    c16c:	78d2      	ldrb	r2, [r2, #3]
    c16e:	4313      	orrs	r3, r2
    c170:	0018      	movs	r0, r3
    c172:	4b3c      	ldr	r3, [pc, #240]	; (c264 <process_recieved_packet+0x748>)
    c174:	22fa      	movs	r2, #250	; 0xfa
    c176:	0091      	lsls	r1, r2, #2
    c178:	4798      	blx	r3
    c17a:	0003      	movs	r3, r0
    c17c:	001a      	movs	r2, r3
    c17e:	4b3a      	ldr	r3, [pc, #232]	; (c268 <process_recieved_packet+0x74c>)
    c180:	625a      	str	r2, [r3, #36]	; 0x24
				mcconf_limits.max_vin = ((vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_VIN_MAX+3])/1000;
    c182:	4b43      	ldr	r3, [pc, #268]	; (c290 <process_recieved_packet+0x774>)
    c184:	781b      	ldrb	r3, [r3, #0]
    c186:	001a      	movs	r2, r3
    c188:	4b35      	ldr	r3, [pc, #212]	; (c260 <process_recieved_packet+0x744>)
    c18a:	189b      	adds	r3, r3, r2
    c18c:	78db      	ldrb	r3, [r3, #3]
    c18e:	061a      	lsls	r2, r3, #24
    c190:	4b3f      	ldr	r3, [pc, #252]	; (c290 <process_recieved_packet+0x774>)
    c192:	781b      	ldrb	r3, [r3, #0]
    c194:	3301      	adds	r3, #1
    c196:	4932      	ldr	r1, [pc, #200]	; (c260 <process_recieved_packet+0x744>)
    c198:	18cb      	adds	r3, r1, r3
    c19a:	78db      	ldrb	r3, [r3, #3]
    c19c:	041b      	lsls	r3, r3, #16
    c19e:	431a      	orrs	r2, r3
    c1a0:	4b3b      	ldr	r3, [pc, #236]	; (c290 <process_recieved_packet+0x774>)
    c1a2:	781b      	ldrb	r3, [r3, #0]
    c1a4:	3302      	adds	r3, #2
    c1a6:	492e      	ldr	r1, [pc, #184]	; (c260 <process_recieved_packet+0x744>)
    c1a8:	18cb      	adds	r3, r1, r3
    c1aa:	78db      	ldrb	r3, [r3, #3]
    c1ac:	021b      	lsls	r3, r3, #8
    c1ae:	4313      	orrs	r3, r2
    c1b0:	4a37      	ldr	r2, [pc, #220]	; (c290 <process_recieved_packet+0x774>)
    c1b2:	7812      	ldrb	r2, [r2, #0]
    c1b4:	3203      	adds	r2, #3
    c1b6:	492a      	ldr	r1, [pc, #168]	; (c260 <process_recieved_packet+0x744>)
    c1b8:	188a      	adds	r2, r1, r2
    c1ba:	78d2      	ldrb	r2, [r2, #3]
    c1bc:	4313      	orrs	r3, r2
    c1be:	0018      	movs	r0, r3
    c1c0:	4b28      	ldr	r3, [pc, #160]	; (c264 <process_recieved_packet+0x748>)
    c1c2:	22fa      	movs	r2, #250	; 0xfa
    c1c4:	0091      	lsls	r1, r2, #2
    c1c6:	4798      	blx	r3
    c1c8:	0003      	movs	r3, r0
    c1ca:	001a      	movs	r2, r3
    c1cc:	4b26      	ldr	r3, [pc, #152]	; (c268 <process_recieved_packet+0x74c>)
    c1ce:	629a      	str	r2, [r3, #40]	; 0x28
				mcconf_limits.battery_cut_start = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_STRT+3])/1000;
    c1d0:	4b30      	ldr	r3, [pc, #192]	; (c294 <process_recieved_packet+0x778>)
    c1d2:	781b      	ldrb	r3, [r3, #0]
    c1d4:	001a      	movs	r2, r3
    c1d6:	4b22      	ldr	r3, [pc, #136]	; (c260 <process_recieved_packet+0x744>)
    c1d8:	189b      	adds	r3, r3, r2
    c1da:	78db      	ldrb	r3, [r3, #3]
    c1dc:	061a      	lsls	r2, r3, #24
    c1de:	4b2d      	ldr	r3, [pc, #180]	; (c294 <process_recieved_packet+0x778>)
    c1e0:	781b      	ldrb	r3, [r3, #0]
    c1e2:	3301      	adds	r3, #1
    c1e4:	491e      	ldr	r1, [pc, #120]	; (c260 <process_recieved_packet+0x744>)
    c1e6:	18cb      	adds	r3, r1, r3
    c1e8:	78db      	ldrb	r3, [r3, #3]
    c1ea:	041b      	lsls	r3, r3, #16
    c1ec:	431a      	orrs	r2, r3
    c1ee:	4b29      	ldr	r3, [pc, #164]	; (c294 <process_recieved_packet+0x778>)
    c1f0:	781b      	ldrb	r3, [r3, #0]
    c1f2:	3302      	adds	r3, #2
    c1f4:	491a      	ldr	r1, [pc, #104]	; (c260 <process_recieved_packet+0x744>)
    c1f6:	18cb      	adds	r3, r1, r3
    c1f8:	78db      	ldrb	r3, [r3, #3]
    c1fa:	021b      	lsls	r3, r3, #8
    c1fc:	4313      	orrs	r3, r2
    c1fe:	4a25      	ldr	r2, [pc, #148]	; (c294 <process_recieved_packet+0x778>)
    c200:	7812      	ldrb	r2, [r2, #0]
    c202:	3203      	adds	r2, #3
    c204:	4916      	ldr	r1, [pc, #88]	; (c260 <process_recieved_packet+0x744>)
    c206:	188a      	adds	r2, r1, r2
    c208:	78d2      	ldrb	r2, [r2, #3]
    c20a:	4313      	orrs	r3, r2
    c20c:	0018      	movs	r0, r3
    c20e:	4b15      	ldr	r3, [pc, #84]	; (c264 <process_recieved_packet+0x748>)
    c210:	22fa      	movs	r2, #250	; 0xfa
    c212:	0091      	lsls	r1, r2, #2
    c214:	4798      	blx	r3
    c216:	0003      	movs	r3, r0
    c218:	001a      	movs	r2, r3
    c21a:	4b1f      	ldr	r3, [pc, #124]	; (c298 <process_recieved_packet+0x77c>)
    c21c:	0010      	movs	r0, r2
    c21e:	4798      	blx	r3
    c220:	1c02      	adds	r2, r0, #0
    c222:	4b11      	ldr	r3, [pc, #68]	; (c268 <process_recieved_packet+0x74c>)
    c224:	62da      	str	r2, [r3, #44]	; 0x2c
				mcconf_limits.battery_cut_end = ((vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_BAT_CUT_END+3])/1000;
    c226:	4b1d      	ldr	r3, [pc, #116]	; (c29c <process_recieved_packet+0x780>)
    c228:	781b      	ldrb	r3, [r3, #0]
    c22a:	001a      	movs	r2, r3
    c22c:	4b0c      	ldr	r3, [pc, #48]	; (c260 <process_recieved_packet+0x744>)
    c22e:	189b      	adds	r3, r3, r2
    c230:	78db      	ldrb	r3, [r3, #3]
    c232:	061a      	lsls	r2, r3, #24
    c234:	4b19      	ldr	r3, [pc, #100]	; (c29c <process_recieved_packet+0x780>)
    c236:	781b      	ldrb	r3, [r3, #0]
    c238:	3301      	adds	r3, #1
    c23a:	4909      	ldr	r1, [pc, #36]	; (c260 <process_recieved_packet+0x744>)
    c23c:	18cb      	adds	r3, r1, r3
    c23e:	78db      	ldrb	r3, [r3, #3]
    c240:	041b      	lsls	r3, r3, #16
    c242:	431a      	orrs	r2, r3
    c244:	4b15      	ldr	r3, [pc, #84]	; (c29c <process_recieved_packet+0x780>)
    c246:	781b      	ldrb	r3, [r3, #0]
    c248:	3302      	adds	r3, #2
    c24a:	4905      	ldr	r1, [pc, #20]	; (c260 <process_recieved_packet+0x744>)
    c24c:	18cb      	adds	r3, r1, r3
    c24e:	78db      	ldrb	r3, [r3, #3]
    c250:	021b      	lsls	r3, r3, #8
    c252:	e025      	b.n	c2a0 <process_recieved_packet+0x784>
    c254:	2000033c 	.word	0x2000033c
    c258:	2000001a 	.word	0x2000001a
    c25c:	2000034f 	.word	0x2000034f
    c260:	20000ce0 	.word	0x20000ce0
    c264:	000141dd 	.word	0x000141dd
    c268:	20000fd4 	.word	0x20000fd4
    c26c:	20000350 	.word	0x20000350
    c270:	20000351 	.word	0x20000351
    c274:	20000352 	.word	0x20000352
    c278:	20000353 	.word	0x20000353
    c27c:	20000354 	.word	0x20000354
    c280:	20000355 	.word	0x20000355
    c284:	20000356 	.word	0x20000356
    c288:	20000357 	.word	0x20000357
    c28c:	20000358 	.word	0x20000358
    c290:	20000359 	.word	0x20000359
    c294:	2000035a 	.word	0x2000035a
    c298:	00015221 	.word	0x00015221
    c29c:	2000035b 	.word	0x2000035b
    c2a0:	4313      	orrs	r3, r2
    c2a2:	4a7f      	ldr	r2, [pc, #508]	; (c4a0 <process_recieved_packet+0x984>)
    c2a4:	7812      	ldrb	r2, [r2, #0]
    c2a6:	3203      	adds	r2, #3
    c2a8:	497e      	ldr	r1, [pc, #504]	; (c4a4 <process_recieved_packet+0x988>)
    c2aa:	188a      	adds	r2, r1, r2
    c2ac:	78d2      	ldrb	r2, [r2, #3]
    c2ae:	4313      	orrs	r3, r2
    c2b0:	0018      	movs	r0, r3
    c2b2:	4b7d      	ldr	r3, [pc, #500]	; (c4a8 <process_recieved_packet+0x98c>)
    c2b4:	22fa      	movs	r2, #250	; 0xfa
    c2b6:	0091      	lsls	r1, r2, #2
    c2b8:	4798      	blx	r3
    c2ba:	0003      	movs	r3, r0
    c2bc:	001a      	movs	r2, r3
    c2be:	4b7b      	ldr	r3, [pc, #492]	; (c4ac <process_recieved_packet+0x990>)
    c2c0:	0010      	movs	r0, r2
    c2c2:	4798      	blx	r3
    c2c4:	1c02      	adds	r2, r0, #0
    c2c6:	4b7a      	ldr	r3, [pc, #488]	; (c4b0 <process_recieved_packet+0x994>)
    c2c8:	631a      	str	r2, [r3, #48]	; 0x30
				mcconf_limits.temp_fet_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_STRT+3])/1000;
    c2ca:	4b7a      	ldr	r3, [pc, #488]	; (c4b4 <process_recieved_packet+0x998>)
    c2cc:	781b      	ldrb	r3, [r3, #0]
    c2ce:	001a      	movs	r2, r3
    c2d0:	4b74      	ldr	r3, [pc, #464]	; (c4a4 <process_recieved_packet+0x988>)
    c2d2:	189b      	adds	r3, r3, r2
    c2d4:	78db      	ldrb	r3, [r3, #3]
    c2d6:	061a      	lsls	r2, r3, #24
    c2d8:	4b76      	ldr	r3, [pc, #472]	; (c4b4 <process_recieved_packet+0x998>)
    c2da:	781b      	ldrb	r3, [r3, #0]
    c2dc:	3301      	adds	r3, #1
    c2de:	4971      	ldr	r1, [pc, #452]	; (c4a4 <process_recieved_packet+0x988>)
    c2e0:	18cb      	adds	r3, r1, r3
    c2e2:	78db      	ldrb	r3, [r3, #3]
    c2e4:	041b      	lsls	r3, r3, #16
    c2e6:	431a      	orrs	r2, r3
    c2e8:	4b72      	ldr	r3, [pc, #456]	; (c4b4 <process_recieved_packet+0x998>)
    c2ea:	781b      	ldrb	r3, [r3, #0]
    c2ec:	3302      	adds	r3, #2
    c2ee:	496d      	ldr	r1, [pc, #436]	; (c4a4 <process_recieved_packet+0x988>)
    c2f0:	18cb      	adds	r3, r1, r3
    c2f2:	78db      	ldrb	r3, [r3, #3]
    c2f4:	021b      	lsls	r3, r3, #8
    c2f6:	4313      	orrs	r3, r2
    c2f8:	4a6e      	ldr	r2, [pc, #440]	; (c4b4 <process_recieved_packet+0x998>)
    c2fa:	7812      	ldrb	r2, [r2, #0]
    c2fc:	3203      	adds	r2, #3
    c2fe:	4969      	ldr	r1, [pc, #420]	; (c4a4 <process_recieved_packet+0x988>)
    c300:	188a      	adds	r2, r1, r2
    c302:	78d2      	ldrb	r2, [r2, #3]
    c304:	4313      	orrs	r3, r2
    c306:	0018      	movs	r0, r3
    c308:	4b67      	ldr	r3, [pc, #412]	; (c4a8 <process_recieved_packet+0x98c>)
    c30a:	22fa      	movs	r2, #250	; 0xfa
    c30c:	0091      	lsls	r1, r2, #2
    c30e:	4798      	blx	r3
    c310:	0003      	movs	r3, r0
    c312:	001a      	movs	r2, r3
    c314:	4b66      	ldr	r3, [pc, #408]	; (c4b0 <process_recieved_packet+0x994>)
    c316:	635a      	str	r2, [r3, #52]	; 0x34
				mcconf_limits.temp_fet_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_FET_END+3])/1000;
    c318:	4b67      	ldr	r3, [pc, #412]	; (c4b8 <process_recieved_packet+0x99c>)
    c31a:	781b      	ldrb	r3, [r3, #0]
    c31c:	001a      	movs	r2, r3
    c31e:	4b61      	ldr	r3, [pc, #388]	; (c4a4 <process_recieved_packet+0x988>)
    c320:	189b      	adds	r3, r3, r2
    c322:	78db      	ldrb	r3, [r3, #3]
    c324:	061a      	lsls	r2, r3, #24
    c326:	4b64      	ldr	r3, [pc, #400]	; (c4b8 <process_recieved_packet+0x99c>)
    c328:	781b      	ldrb	r3, [r3, #0]
    c32a:	3301      	adds	r3, #1
    c32c:	495d      	ldr	r1, [pc, #372]	; (c4a4 <process_recieved_packet+0x988>)
    c32e:	18cb      	adds	r3, r1, r3
    c330:	78db      	ldrb	r3, [r3, #3]
    c332:	041b      	lsls	r3, r3, #16
    c334:	431a      	orrs	r2, r3
    c336:	4b60      	ldr	r3, [pc, #384]	; (c4b8 <process_recieved_packet+0x99c>)
    c338:	781b      	ldrb	r3, [r3, #0]
    c33a:	3302      	adds	r3, #2
    c33c:	4959      	ldr	r1, [pc, #356]	; (c4a4 <process_recieved_packet+0x988>)
    c33e:	18cb      	adds	r3, r1, r3
    c340:	78db      	ldrb	r3, [r3, #3]
    c342:	021b      	lsls	r3, r3, #8
    c344:	4313      	orrs	r3, r2
    c346:	4a5c      	ldr	r2, [pc, #368]	; (c4b8 <process_recieved_packet+0x99c>)
    c348:	7812      	ldrb	r2, [r2, #0]
    c34a:	3203      	adds	r2, #3
    c34c:	4955      	ldr	r1, [pc, #340]	; (c4a4 <process_recieved_packet+0x988>)
    c34e:	188a      	adds	r2, r1, r2
    c350:	78d2      	ldrb	r2, [r2, #3]
    c352:	4313      	orrs	r3, r2
    c354:	0018      	movs	r0, r3
    c356:	4b54      	ldr	r3, [pc, #336]	; (c4a8 <process_recieved_packet+0x98c>)
    c358:	22fa      	movs	r2, #250	; 0xfa
    c35a:	0091      	lsls	r1, r2, #2
    c35c:	4798      	blx	r3
    c35e:	0003      	movs	r3, r0
    c360:	001a      	movs	r2, r3
    c362:	4b53      	ldr	r3, [pc, #332]	; (c4b0 <process_recieved_packet+0x994>)
    c364:	639a      	str	r2, [r3, #56]	; 0x38
				mcconf_limits.temp_motor_start = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_STRT+2])/1000;
    c366:	4b55      	ldr	r3, [pc, #340]	; (c4bc <process_recieved_packet+0x9a0>)
    c368:	781b      	ldrb	r3, [r3, #0]
    c36a:	001a      	movs	r2, r3
    c36c:	4b4d      	ldr	r3, [pc, #308]	; (c4a4 <process_recieved_packet+0x988>)
    c36e:	189b      	adds	r3, r3, r2
    c370:	78db      	ldrb	r3, [r3, #3]
    c372:	061a      	lsls	r2, r3, #24
    c374:	4b51      	ldr	r3, [pc, #324]	; (c4bc <process_recieved_packet+0x9a0>)
    c376:	781b      	ldrb	r3, [r3, #0]
    c378:	3301      	adds	r3, #1
    c37a:	494a      	ldr	r1, [pc, #296]	; (c4a4 <process_recieved_packet+0x988>)
    c37c:	18cb      	adds	r3, r1, r3
    c37e:	78db      	ldrb	r3, [r3, #3]
    c380:	041b      	lsls	r3, r3, #16
    c382:	431a      	orrs	r2, r3
    c384:	4b4d      	ldr	r3, [pc, #308]	; (c4bc <process_recieved_packet+0x9a0>)
    c386:	781b      	ldrb	r3, [r3, #0]
    c388:	3302      	adds	r3, #2
    c38a:	4946      	ldr	r1, [pc, #280]	; (c4a4 <process_recieved_packet+0x988>)
    c38c:	18cb      	adds	r3, r1, r3
    c38e:	78db      	ldrb	r3, [r3, #3]
    c390:	021b      	lsls	r3, r3, #8
    c392:	4313      	orrs	r3, r2
    c394:	4a49      	ldr	r2, [pc, #292]	; (c4bc <process_recieved_packet+0x9a0>)
    c396:	7812      	ldrb	r2, [r2, #0]
    c398:	3202      	adds	r2, #2
    c39a:	4942      	ldr	r1, [pc, #264]	; (c4a4 <process_recieved_packet+0x988>)
    c39c:	188a      	adds	r2, r1, r2
    c39e:	78d2      	ldrb	r2, [r2, #3]
    c3a0:	4313      	orrs	r3, r2
    c3a2:	0018      	movs	r0, r3
    c3a4:	4b40      	ldr	r3, [pc, #256]	; (c4a8 <process_recieved_packet+0x98c>)
    c3a6:	22fa      	movs	r2, #250	; 0xfa
    c3a8:	0091      	lsls	r1, r2, #2
    c3aa:	4798      	blx	r3
    c3ac:	0003      	movs	r3, r0
    c3ae:	001a      	movs	r2, r3
    c3b0:	4b3f      	ldr	r3, [pc, #252]	; (c4b0 <process_recieved_packet+0x994>)
    c3b2:	63da      	str	r2, [r3, #60]	; 0x3c
				mcconf_limits.temp_motor_end = ((vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_TMP_MTR_END+3])/1000;
    c3b4:	4b42      	ldr	r3, [pc, #264]	; (c4c0 <process_recieved_packet+0x9a4>)
    c3b6:	781b      	ldrb	r3, [r3, #0]
    c3b8:	001a      	movs	r2, r3
    c3ba:	4b3a      	ldr	r3, [pc, #232]	; (c4a4 <process_recieved_packet+0x988>)
    c3bc:	189b      	adds	r3, r3, r2
    c3be:	78db      	ldrb	r3, [r3, #3]
    c3c0:	061a      	lsls	r2, r3, #24
    c3c2:	4b3f      	ldr	r3, [pc, #252]	; (c4c0 <process_recieved_packet+0x9a4>)
    c3c4:	781b      	ldrb	r3, [r3, #0]
    c3c6:	3301      	adds	r3, #1
    c3c8:	4936      	ldr	r1, [pc, #216]	; (c4a4 <process_recieved_packet+0x988>)
    c3ca:	18cb      	adds	r3, r1, r3
    c3cc:	78db      	ldrb	r3, [r3, #3]
    c3ce:	041b      	lsls	r3, r3, #16
    c3d0:	431a      	orrs	r2, r3
    c3d2:	4b3b      	ldr	r3, [pc, #236]	; (c4c0 <process_recieved_packet+0x9a4>)
    c3d4:	781b      	ldrb	r3, [r3, #0]
    c3d6:	3302      	adds	r3, #2
    c3d8:	4932      	ldr	r1, [pc, #200]	; (c4a4 <process_recieved_packet+0x988>)
    c3da:	18cb      	adds	r3, r1, r3
    c3dc:	78db      	ldrb	r3, [r3, #3]
    c3de:	021b      	lsls	r3, r3, #8
    c3e0:	4313      	orrs	r3, r2
    c3e2:	4a37      	ldr	r2, [pc, #220]	; (c4c0 <process_recieved_packet+0x9a4>)
    c3e4:	7812      	ldrb	r2, [r2, #0]
    c3e6:	3203      	adds	r2, #3
    c3e8:	492e      	ldr	r1, [pc, #184]	; (c4a4 <process_recieved_packet+0x988>)
    c3ea:	188a      	adds	r2, r1, r2
    c3ec:	78d2      	ldrb	r2, [r2, #3]
    c3ee:	4313      	orrs	r3, r2
    c3f0:	0018      	movs	r0, r3
    c3f2:	4b2d      	ldr	r3, [pc, #180]	; (c4a8 <process_recieved_packet+0x98c>)
    c3f4:	22fa      	movs	r2, #250	; 0xfa
    c3f6:	0091      	lsls	r1, r2, #2
    c3f8:	4798      	blx	r3
    c3fa:	0003      	movs	r3, r0
    c3fc:	001a      	movs	r2, r3
    c3fe:	4b2c      	ldr	r3, [pc, #176]	; (c4b0 <process_recieved_packet+0x994>)
    c400:	641a      	str	r2, [r3, #64]	; 0x40
				mcconf_limits.min_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MIN+3])/1000;
    c402:	4b30      	ldr	r3, [pc, #192]	; (c4c4 <process_recieved_packet+0x9a8>)
    c404:	781b      	ldrb	r3, [r3, #0]
    c406:	001a      	movs	r2, r3
    c408:	4b26      	ldr	r3, [pc, #152]	; (c4a4 <process_recieved_packet+0x988>)
    c40a:	189b      	adds	r3, r3, r2
    c40c:	78db      	ldrb	r3, [r3, #3]
    c40e:	061a      	lsls	r2, r3, #24
    c410:	4b2c      	ldr	r3, [pc, #176]	; (c4c4 <process_recieved_packet+0x9a8>)
    c412:	781b      	ldrb	r3, [r3, #0]
    c414:	3301      	adds	r3, #1
    c416:	4923      	ldr	r1, [pc, #140]	; (c4a4 <process_recieved_packet+0x988>)
    c418:	18cb      	adds	r3, r1, r3
    c41a:	78db      	ldrb	r3, [r3, #3]
    c41c:	041b      	lsls	r3, r3, #16
    c41e:	431a      	orrs	r2, r3
    c420:	4b28      	ldr	r3, [pc, #160]	; (c4c4 <process_recieved_packet+0x9a8>)
    c422:	781b      	ldrb	r3, [r3, #0]
    c424:	3302      	adds	r3, #2
    c426:	491f      	ldr	r1, [pc, #124]	; (c4a4 <process_recieved_packet+0x988>)
    c428:	18cb      	adds	r3, r1, r3
    c42a:	78db      	ldrb	r3, [r3, #3]
    c42c:	021b      	lsls	r3, r3, #8
    c42e:	4313      	orrs	r3, r2
    c430:	4a24      	ldr	r2, [pc, #144]	; (c4c4 <process_recieved_packet+0x9a8>)
    c432:	7812      	ldrb	r2, [r2, #0]
    c434:	3203      	adds	r2, #3
    c436:	491b      	ldr	r1, [pc, #108]	; (c4a4 <process_recieved_packet+0x988>)
    c438:	188a      	adds	r2, r1, r2
    c43a:	78d2      	ldrb	r2, [r2, #3]
    c43c:	4313      	orrs	r3, r2
    c43e:	0018      	movs	r0, r3
    c440:	4b19      	ldr	r3, [pc, #100]	; (c4a8 <process_recieved_packet+0x98c>)
    c442:	22fa      	movs	r2, #250	; 0xfa
    c444:	0091      	lsls	r1, r2, #2
    c446:	4798      	blx	r3
    c448:	0003      	movs	r3, r0
    c44a:	001a      	movs	r2, r3
    c44c:	4b18      	ldr	r3, [pc, #96]	; (c4b0 <process_recieved_packet+0x994>)
    c44e:	645a      	str	r2, [r3, #68]	; 0x44
				mcconf_limits.max_duty = ((vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX] << 24) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+1] << 16) | (vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+2] << 8) | vesc_revieve_packet.payload[GET_MCCONF_DUTY_MAX+3])/1000;
    c450:	4b1d      	ldr	r3, [pc, #116]	; (c4c8 <process_recieved_packet+0x9ac>)
    c452:	781b      	ldrb	r3, [r3, #0]
    c454:	001a      	movs	r2, r3
    c456:	4b13      	ldr	r3, [pc, #76]	; (c4a4 <process_recieved_packet+0x988>)
    c458:	189b      	adds	r3, r3, r2
    c45a:	78db      	ldrb	r3, [r3, #3]
    c45c:	061a      	lsls	r2, r3, #24
    c45e:	4b1a      	ldr	r3, [pc, #104]	; (c4c8 <process_recieved_packet+0x9ac>)
    c460:	781b      	ldrb	r3, [r3, #0]
    c462:	3301      	adds	r3, #1
    c464:	490f      	ldr	r1, [pc, #60]	; (c4a4 <process_recieved_packet+0x988>)
    c466:	18cb      	adds	r3, r1, r3
    c468:	78db      	ldrb	r3, [r3, #3]
    c46a:	041b      	lsls	r3, r3, #16
    c46c:	431a      	orrs	r2, r3
    c46e:	4b16      	ldr	r3, [pc, #88]	; (c4c8 <process_recieved_packet+0x9ac>)
    c470:	781b      	ldrb	r3, [r3, #0]
    c472:	3302      	adds	r3, #2
    c474:	490b      	ldr	r1, [pc, #44]	; (c4a4 <process_recieved_packet+0x988>)
    c476:	18cb      	adds	r3, r1, r3
    c478:	78db      	ldrb	r3, [r3, #3]
    c47a:	021b      	lsls	r3, r3, #8
    c47c:	4313      	orrs	r3, r2
    c47e:	4a12      	ldr	r2, [pc, #72]	; (c4c8 <process_recieved_packet+0x9ac>)
    c480:	7812      	ldrb	r2, [r2, #0]
    c482:	3203      	adds	r2, #3
    c484:	4907      	ldr	r1, [pc, #28]	; (c4a4 <process_recieved_packet+0x988>)
    c486:	188a      	adds	r2, r1, r2
    c488:	78d2      	ldrb	r2, [r2, #3]
    c48a:	4313      	orrs	r3, r2
    c48c:	0018      	movs	r0, r3
    c48e:	4b06      	ldr	r3, [pc, #24]	; (c4a8 <process_recieved_packet+0x98c>)
    c490:	22fa      	movs	r2, #250	; 0xfa
    c492:	0091      	lsls	r1, r2, #2
    c494:	4798      	blx	r3
    c496:	0003      	movs	r3, r0
    c498:	001a      	movs	r2, r3
    c49a:	4b05      	ldr	r3, [pc, #20]	; (c4b0 <process_recieved_packet+0x994>)
    c49c:	649a      	str	r2, [r3, #72]	; 0x48
    c49e:	e136      	b.n	c70e <process_recieved_packet+0xbf2>
    c4a0:	2000035b 	.word	0x2000035b
    c4a4:	20000ce0 	.word	0x20000ce0
    c4a8:	000141dd 	.word	0x000141dd
    c4ac:	00015221 	.word	0x00015221
    c4b0:	20000fd4 	.word	0x20000fd4
    c4b4:	2000035c 	.word	0x2000035c
    c4b8:	2000035d 	.word	0x2000035d
    c4bc:	2000035e 	.word	0x2000035e
    c4c0:	2000035f 	.word	0x2000035f
    c4c4:	20000360 	.word	0x20000360
    c4c8:	20000361 	.word	0x20000361
				mcconf_limits.motor_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MAX);
    c4cc:	4bbf      	ldr	r3, [pc, #764]	; (c7cc <process_recieved_packet+0xcb0>)
    c4ce:	781b      	ldrb	r3, [r3, #0]
    c4d0:	b25a      	sxtb	r2, r3
    c4d2:	4bbf      	ldr	r3, [pc, #764]	; (c7d0 <process_recieved_packet+0xcb4>)
    c4d4:	0011      	movs	r1, r2
    c4d6:	0018      	movs	r0, r3
    c4d8:	4bbe      	ldr	r3, [pc, #760]	; (c7d4 <process_recieved_packet+0xcb8>)
    c4da:	4798      	blx	r3
    c4dc:	1c02      	adds	r2, r0, #0
    c4de:	4bbe      	ldr	r3, [pc, #760]	; (c7d8 <process_recieved_packet+0xcbc>)
    c4e0:	1c10      	adds	r0, r2, #0
    c4e2:	4798      	blx	r3
    c4e4:	0002      	movs	r2, r0
    c4e6:	4bbd      	ldr	r3, [pc, #756]	; (c7dc <process_recieved_packet+0xcc0>)
    c4e8:	601a      	str	r2, [r3, #0]
				mcconf_limits.motor_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_MTR_CURR_MIN);
    c4ea:	4bbd      	ldr	r3, [pc, #756]	; (c7e0 <process_recieved_packet+0xcc4>)
    c4ec:	781b      	ldrb	r3, [r3, #0]
    c4ee:	b25a      	sxtb	r2, r3
    c4f0:	4bb7      	ldr	r3, [pc, #732]	; (c7d0 <process_recieved_packet+0xcb4>)
    c4f2:	0011      	movs	r1, r2
    c4f4:	0018      	movs	r0, r3
    c4f6:	4bb7      	ldr	r3, [pc, #732]	; (c7d4 <process_recieved_packet+0xcb8>)
    c4f8:	4798      	blx	r3
    c4fa:	1c02      	adds	r2, r0, #0
    c4fc:	4bb6      	ldr	r3, [pc, #728]	; (c7d8 <process_recieved_packet+0xcbc>)
    c4fe:	1c10      	adds	r0, r2, #0
    c500:	4798      	blx	r3
    c502:	0002      	movs	r2, r0
    c504:	4bb5      	ldr	r3, [pc, #724]	; (c7dc <process_recieved_packet+0xcc0>)
    c506:	605a      	str	r2, [r3, #4]
				mcconf_limits.input_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MAX);
    c508:	4bb6      	ldr	r3, [pc, #728]	; (c7e4 <process_recieved_packet+0xcc8>)
    c50a:	781b      	ldrb	r3, [r3, #0]
    c50c:	b25a      	sxtb	r2, r3
    c50e:	4bb0      	ldr	r3, [pc, #704]	; (c7d0 <process_recieved_packet+0xcb4>)
    c510:	0011      	movs	r1, r2
    c512:	0018      	movs	r0, r3
    c514:	4baf      	ldr	r3, [pc, #700]	; (c7d4 <process_recieved_packet+0xcb8>)
    c516:	4798      	blx	r3
    c518:	1c02      	adds	r2, r0, #0
    c51a:	4baf      	ldr	r3, [pc, #700]	; (c7d8 <process_recieved_packet+0xcbc>)
    c51c:	1c10      	adds	r0, r2, #0
    c51e:	4798      	blx	r3
    c520:	0002      	movs	r2, r0
    c522:	4bae      	ldr	r3, [pc, #696]	; (c7dc <process_recieved_packet+0xcc0>)
    c524:	609a      	str	r2, [r3, #8]
				mcconf_limits.input_current_min = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_IN_CURR_MIN);
    c526:	4bb0      	ldr	r3, [pc, #704]	; (c7e8 <process_recieved_packet+0xccc>)
    c528:	781b      	ldrb	r3, [r3, #0]
    c52a:	b25a      	sxtb	r2, r3
    c52c:	4ba8      	ldr	r3, [pc, #672]	; (c7d0 <process_recieved_packet+0xcb4>)
    c52e:	0011      	movs	r1, r2
    c530:	0018      	movs	r0, r3
    c532:	4ba8      	ldr	r3, [pc, #672]	; (c7d4 <process_recieved_packet+0xcb8>)
    c534:	4798      	blx	r3
    c536:	1c02      	adds	r2, r0, #0
    c538:	4ba7      	ldr	r3, [pc, #668]	; (c7d8 <process_recieved_packet+0xcbc>)
    c53a:	1c10      	adds	r0, r2, #0
    c53c:	4798      	blx	r3
    c53e:	0002      	movs	r2, r0
    c540:	4ba6      	ldr	r3, [pc, #664]	; (c7dc <process_recieved_packet+0xcc0>)
    c542:	60da      	str	r2, [r3, #12]
				mcconf_limits.abs_current_max = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ABS_CURR_MAX);
    c544:	4ba9      	ldr	r3, [pc, #676]	; (c7ec <process_recieved_packet+0xcd0>)
    c546:	781b      	ldrb	r3, [r3, #0]
    c548:	b25a      	sxtb	r2, r3
    c54a:	4ba1      	ldr	r3, [pc, #644]	; (c7d0 <process_recieved_packet+0xcb4>)
    c54c:	0011      	movs	r1, r2
    c54e:	0018      	movs	r0, r3
    c550:	4ba0      	ldr	r3, [pc, #640]	; (c7d4 <process_recieved_packet+0xcb8>)
    c552:	4798      	blx	r3
    c554:	1c02      	adds	r2, r0, #0
    c556:	4ba0      	ldr	r3, [pc, #640]	; (c7d8 <process_recieved_packet+0xcbc>)
    c558:	1c10      	adds	r0, r2, #0
    c55a:	4798      	blx	r3
    c55c:	0002      	movs	r2, r0
    c55e:	4b9f      	ldr	r3, [pc, #636]	; (c7dc <process_recieved_packet+0xcc0>)
    c560:	611a      	str	r2, [r3, #16]
				mcconf_limits.min_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MIN);
    c562:	4ba3      	ldr	r3, [pc, #652]	; (c7f0 <process_recieved_packet+0xcd4>)
    c564:	781b      	ldrb	r3, [r3, #0]
    c566:	b25a      	sxtb	r2, r3
    c568:	4b99      	ldr	r3, [pc, #612]	; (c7d0 <process_recieved_packet+0xcb4>)
    c56a:	0011      	movs	r1, r2
    c56c:	0018      	movs	r0, r3
    c56e:	4b99      	ldr	r3, [pc, #612]	; (c7d4 <process_recieved_packet+0xcb8>)
    c570:	4798      	blx	r3
    c572:	1c02      	adds	r2, r0, #0
    c574:	4b98      	ldr	r3, [pc, #608]	; (c7d8 <process_recieved_packet+0xcbc>)
    c576:	1c10      	adds	r0, r2, #0
    c578:	4798      	blx	r3
    c57a:	0002      	movs	r2, r0
    c57c:	4b97      	ldr	r3, [pc, #604]	; (c7dc <process_recieved_packet+0xcc0>)
    c57e:	615a      	str	r2, [r3, #20]
				mcconf_limits.max_erpm = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_MAX);
    c580:	4b9c      	ldr	r3, [pc, #624]	; (c7f4 <process_recieved_packet+0xcd8>)
    c582:	781b      	ldrb	r3, [r3, #0]
    c584:	b25a      	sxtb	r2, r3
    c586:	4b92      	ldr	r3, [pc, #584]	; (c7d0 <process_recieved_packet+0xcb4>)
    c588:	0011      	movs	r1, r2
    c58a:	0018      	movs	r0, r3
    c58c:	4b91      	ldr	r3, [pc, #580]	; (c7d4 <process_recieved_packet+0xcb8>)
    c58e:	4798      	blx	r3
    c590:	1c02      	adds	r2, r0, #0
    c592:	4b91      	ldr	r3, [pc, #580]	; (c7d8 <process_recieved_packet+0xcbc>)
    c594:	1c10      	adds	r0, r2, #0
    c596:	4798      	blx	r3
    c598:	0002      	movs	r2, r0
    c59a:	4b90      	ldr	r3, [pc, #576]	; (c7dc <process_recieved_packet+0xcc0>)
    c59c:	619a      	str	r2, [r3, #24]
				mcconf_limits.max_erpm_fbrake = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_MAX);
    c59e:	4b96      	ldr	r3, [pc, #600]	; (c7f8 <process_recieved_packet+0xcdc>)
    c5a0:	781b      	ldrb	r3, [r3, #0]
    c5a2:	b25a      	sxtb	r2, r3
    c5a4:	4b8a      	ldr	r3, [pc, #552]	; (c7d0 <process_recieved_packet+0xcb4>)
    c5a6:	0011      	movs	r1, r2
    c5a8:	0018      	movs	r0, r3
    c5aa:	4b8a      	ldr	r3, [pc, #552]	; (c7d4 <process_recieved_packet+0xcb8>)
    c5ac:	4798      	blx	r3
    c5ae:	1c02      	adds	r2, r0, #0
    c5b0:	4b89      	ldr	r3, [pc, #548]	; (c7d8 <process_recieved_packet+0xcbc>)
    c5b2:	1c10      	adds	r0, r2, #0
    c5b4:	4798      	blx	r3
    c5b6:	0002      	movs	r2, r0
    c5b8:	4b88      	ldr	r3, [pc, #544]	; (c7dc <process_recieved_packet+0xcc0>)
    c5ba:	61da      	str	r2, [r3, #28]
				mcconf_limits.max_erpm_fbrake_cc = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_ERPM_FBRAKE_CC_MAX);
    c5bc:	4b8f      	ldr	r3, [pc, #572]	; (c7fc <process_recieved_packet+0xce0>)
    c5be:	781b      	ldrb	r3, [r3, #0]
    c5c0:	b25a      	sxtb	r2, r3
    c5c2:	4b83      	ldr	r3, [pc, #524]	; (c7d0 <process_recieved_packet+0xcb4>)
    c5c4:	0011      	movs	r1, r2
    c5c6:	0018      	movs	r0, r3
    c5c8:	4b82      	ldr	r3, [pc, #520]	; (c7d4 <process_recieved_packet+0xcb8>)
    c5ca:	4798      	blx	r3
    c5cc:	1c02      	adds	r2, r0, #0
    c5ce:	4b82      	ldr	r3, [pc, #520]	; (c7d8 <process_recieved_packet+0xcbc>)
    c5d0:	1c10      	adds	r0, r2, #0
    c5d2:	4798      	blx	r3
    c5d4:	0002      	movs	r2, r0
    c5d6:	4b81      	ldr	r3, [pc, #516]	; (c7dc <process_recieved_packet+0xcc0>)
    c5d8:	621a      	str	r2, [r3, #32]
				mcconf_limits.min_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MIN);
    c5da:	4b89      	ldr	r3, [pc, #548]	; (c800 <process_recieved_packet+0xce4>)
    c5dc:	781b      	ldrb	r3, [r3, #0]
    c5de:	b25a      	sxtb	r2, r3
    c5e0:	4b7b      	ldr	r3, [pc, #492]	; (c7d0 <process_recieved_packet+0xcb4>)
    c5e2:	0011      	movs	r1, r2
    c5e4:	0018      	movs	r0, r3
    c5e6:	4b7b      	ldr	r3, [pc, #492]	; (c7d4 <process_recieved_packet+0xcb8>)
    c5e8:	4798      	blx	r3
    c5ea:	1c02      	adds	r2, r0, #0
    c5ec:	4b7a      	ldr	r3, [pc, #488]	; (c7d8 <process_recieved_packet+0xcbc>)
    c5ee:	1c10      	adds	r0, r2, #0
    c5f0:	4798      	blx	r3
    c5f2:	0002      	movs	r2, r0
    c5f4:	4b79      	ldr	r3, [pc, #484]	; (c7dc <process_recieved_packet+0xcc0>)
    c5f6:	625a      	str	r2, [r3, #36]	; 0x24
				mcconf_limits.max_vin = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_VIN_MAX);
    c5f8:	4b82      	ldr	r3, [pc, #520]	; (c804 <process_recieved_packet+0xce8>)
    c5fa:	781b      	ldrb	r3, [r3, #0]
    c5fc:	b25a      	sxtb	r2, r3
    c5fe:	4b74      	ldr	r3, [pc, #464]	; (c7d0 <process_recieved_packet+0xcb4>)
    c600:	0011      	movs	r1, r2
    c602:	0018      	movs	r0, r3
    c604:	4b73      	ldr	r3, [pc, #460]	; (c7d4 <process_recieved_packet+0xcb8>)
    c606:	4798      	blx	r3
    c608:	1c02      	adds	r2, r0, #0
    c60a:	4b73      	ldr	r3, [pc, #460]	; (c7d8 <process_recieved_packet+0xcbc>)
    c60c:	1c10      	adds	r0, r2, #0
    c60e:	4798      	blx	r3
    c610:	0002      	movs	r2, r0
    c612:	4b72      	ldr	r3, [pc, #456]	; (c7dc <process_recieved_packet+0xcc0>)
    c614:	629a      	str	r2, [r3, #40]	; 0x28
				mcconf_limits.battery_cut_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_STRT);
    c616:	4b7c      	ldr	r3, [pc, #496]	; (c808 <process_recieved_packet+0xcec>)
    c618:	781b      	ldrb	r3, [r3, #0]
    c61a:	b25a      	sxtb	r2, r3
    c61c:	4b6c      	ldr	r3, [pc, #432]	; (c7d0 <process_recieved_packet+0xcb4>)
    c61e:	0011      	movs	r1, r2
    c620:	0018      	movs	r0, r3
    c622:	4b6c      	ldr	r3, [pc, #432]	; (c7d4 <process_recieved_packet+0xcb8>)
    c624:	4798      	blx	r3
    c626:	1c02      	adds	r2, r0, #0
    c628:	4b6c      	ldr	r3, [pc, #432]	; (c7dc <process_recieved_packet+0xcc0>)
    c62a:	62da      	str	r2, [r3, #44]	; 0x2c
				mcconf_limits.battery_cut_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_BAT_CUT_END);
    c62c:	4b77      	ldr	r3, [pc, #476]	; (c80c <process_recieved_packet+0xcf0>)
    c62e:	781b      	ldrb	r3, [r3, #0]
    c630:	b25a      	sxtb	r2, r3
    c632:	4b67      	ldr	r3, [pc, #412]	; (c7d0 <process_recieved_packet+0xcb4>)
    c634:	0011      	movs	r1, r2
    c636:	0018      	movs	r0, r3
    c638:	4b66      	ldr	r3, [pc, #408]	; (c7d4 <process_recieved_packet+0xcb8>)
    c63a:	4798      	blx	r3
    c63c:	1c02      	adds	r2, r0, #0
    c63e:	4b67      	ldr	r3, [pc, #412]	; (c7dc <process_recieved_packet+0xcc0>)
    c640:	631a      	str	r2, [r3, #48]	; 0x30
				mcconf_limits.temp_fet_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_STRT);
    c642:	4b73      	ldr	r3, [pc, #460]	; (c810 <process_recieved_packet+0xcf4>)
    c644:	781b      	ldrb	r3, [r3, #0]
    c646:	b25a      	sxtb	r2, r3
    c648:	4b61      	ldr	r3, [pc, #388]	; (c7d0 <process_recieved_packet+0xcb4>)
    c64a:	0011      	movs	r1, r2
    c64c:	0018      	movs	r0, r3
    c64e:	4b61      	ldr	r3, [pc, #388]	; (c7d4 <process_recieved_packet+0xcb8>)
    c650:	4798      	blx	r3
    c652:	1c02      	adds	r2, r0, #0
    c654:	4b60      	ldr	r3, [pc, #384]	; (c7d8 <process_recieved_packet+0xcbc>)
    c656:	1c10      	adds	r0, r2, #0
    c658:	4798      	blx	r3
    c65a:	0002      	movs	r2, r0
    c65c:	4b5f      	ldr	r3, [pc, #380]	; (c7dc <process_recieved_packet+0xcc0>)
    c65e:	635a      	str	r2, [r3, #52]	; 0x34
				mcconf_limits.temp_fet_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_FET_END);
    c660:	4b6c      	ldr	r3, [pc, #432]	; (c814 <process_recieved_packet+0xcf8>)
    c662:	781b      	ldrb	r3, [r3, #0]
    c664:	b25a      	sxtb	r2, r3
    c666:	4b5a      	ldr	r3, [pc, #360]	; (c7d0 <process_recieved_packet+0xcb4>)
    c668:	0011      	movs	r1, r2
    c66a:	0018      	movs	r0, r3
    c66c:	4b59      	ldr	r3, [pc, #356]	; (c7d4 <process_recieved_packet+0xcb8>)
    c66e:	4798      	blx	r3
    c670:	1c02      	adds	r2, r0, #0
    c672:	4b59      	ldr	r3, [pc, #356]	; (c7d8 <process_recieved_packet+0xcbc>)
    c674:	1c10      	adds	r0, r2, #0
    c676:	4798      	blx	r3
    c678:	0002      	movs	r2, r0
    c67a:	4b58      	ldr	r3, [pc, #352]	; (c7dc <process_recieved_packet+0xcc0>)
    c67c:	639a      	str	r2, [r3, #56]	; 0x38
				mcconf_limits.temp_motor_start = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_STRT);
    c67e:	4b66      	ldr	r3, [pc, #408]	; (c818 <process_recieved_packet+0xcfc>)
    c680:	781b      	ldrb	r3, [r3, #0]
    c682:	b25a      	sxtb	r2, r3
    c684:	4b52      	ldr	r3, [pc, #328]	; (c7d0 <process_recieved_packet+0xcb4>)
    c686:	0011      	movs	r1, r2
    c688:	0018      	movs	r0, r3
    c68a:	4b52      	ldr	r3, [pc, #328]	; (c7d4 <process_recieved_packet+0xcb8>)
    c68c:	4798      	blx	r3
    c68e:	1c02      	adds	r2, r0, #0
    c690:	4b51      	ldr	r3, [pc, #324]	; (c7d8 <process_recieved_packet+0xcbc>)
    c692:	1c10      	adds	r0, r2, #0
    c694:	4798      	blx	r3
    c696:	0002      	movs	r2, r0
    c698:	4b50      	ldr	r3, [pc, #320]	; (c7dc <process_recieved_packet+0xcc0>)
    c69a:	63da      	str	r2, [r3, #60]	; 0x3c
				mcconf_limits.temp_motor_end = buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_TMP_MTR_END);
    c69c:	4b5f      	ldr	r3, [pc, #380]	; (c81c <process_recieved_packet+0xd00>)
    c69e:	781b      	ldrb	r3, [r3, #0]
    c6a0:	b25a      	sxtb	r2, r3
    c6a2:	4b4b      	ldr	r3, [pc, #300]	; (c7d0 <process_recieved_packet+0xcb4>)
    c6a4:	0011      	movs	r1, r2
    c6a6:	0018      	movs	r0, r3
    c6a8:	4b4a      	ldr	r3, [pc, #296]	; (c7d4 <process_recieved_packet+0xcb8>)
    c6aa:	4798      	blx	r3
    c6ac:	1c02      	adds	r2, r0, #0
    c6ae:	4b4a      	ldr	r3, [pc, #296]	; (c7d8 <process_recieved_packet+0xcbc>)
    c6b0:	1c10      	adds	r0, r2, #0
    c6b2:	4798      	blx	r3
    c6b4:	0002      	movs	r2, r0
    c6b6:	4b49      	ldr	r3, [pc, #292]	; (c7dc <process_recieved_packet+0xcc0>)
    c6b8:	641a      	str	r2, [r3, #64]	; 0x40
				mcconf_limits.min_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MIN)*100);
    c6ba:	4b59      	ldr	r3, [pc, #356]	; (c820 <process_recieved_packet+0xd04>)
    c6bc:	781b      	ldrb	r3, [r3, #0]
    c6be:	b25a      	sxtb	r2, r3
    c6c0:	4b43      	ldr	r3, [pc, #268]	; (c7d0 <process_recieved_packet+0xcb4>)
    c6c2:	0011      	movs	r1, r2
    c6c4:	0018      	movs	r0, r3
    c6c6:	4b43      	ldr	r3, [pc, #268]	; (c7d4 <process_recieved_packet+0xcb8>)
    c6c8:	4798      	blx	r3
    c6ca:	1c02      	adds	r2, r0, #0
    c6cc:	4b55      	ldr	r3, [pc, #340]	; (c824 <process_recieved_packet+0xd08>)
    c6ce:	4956      	ldr	r1, [pc, #344]	; (c828 <process_recieved_packet+0xd0c>)
    c6d0:	1c10      	adds	r0, r2, #0
    c6d2:	4798      	blx	r3
    c6d4:	1c03      	adds	r3, r0, #0
    c6d6:	1c1a      	adds	r2, r3, #0
    c6d8:	4b3f      	ldr	r3, [pc, #252]	; (c7d8 <process_recieved_packet+0xcbc>)
    c6da:	1c10      	adds	r0, r2, #0
    c6dc:	4798      	blx	r3
    c6de:	0002      	movs	r2, r0
    c6e0:	4b3e      	ldr	r3, [pc, #248]	; (c7dc <process_recieved_packet+0xcc0>)
    c6e2:	645a      	str	r2, [r3, #68]	; 0x44
				mcconf_limits.max_duty = (buffer_get_float32_auto(vesc_revieve_packet.payload, GET_MCCONF_DUTY_MAX)*100);
    c6e4:	4b51      	ldr	r3, [pc, #324]	; (c82c <process_recieved_packet+0xd10>)
    c6e6:	781b      	ldrb	r3, [r3, #0]
    c6e8:	b25a      	sxtb	r2, r3
    c6ea:	4b39      	ldr	r3, [pc, #228]	; (c7d0 <process_recieved_packet+0xcb4>)
    c6ec:	0011      	movs	r1, r2
    c6ee:	0018      	movs	r0, r3
    c6f0:	4b38      	ldr	r3, [pc, #224]	; (c7d4 <process_recieved_packet+0xcb8>)
    c6f2:	4798      	blx	r3
    c6f4:	1c02      	adds	r2, r0, #0
    c6f6:	4b4b      	ldr	r3, [pc, #300]	; (c824 <process_recieved_packet+0xd08>)
    c6f8:	494b      	ldr	r1, [pc, #300]	; (c828 <process_recieved_packet+0xd0c>)
    c6fa:	1c10      	adds	r0, r2, #0
    c6fc:	4798      	blx	r3
    c6fe:	1c03      	adds	r3, r0, #0
    c700:	1c1a      	adds	r2, r3, #0
    c702:	4b35      	ldr	r3, [pc, #212]	; (c7d8 <process_recieved_packet+0xcbc>)
    c704:	1c10      	adds	r0, r2, #0
    c706:	4798      	blx	r3
    c708:	0002      	movs	r2, r0
    c70a:	4b34      	ldr	r3, [pc, #208]	; (c7dc <process_recieved_packet+0xcc0>)
    c70c:	649a      	str	r2, [r3, #72]	; 0x48
			GET_LIMITS = 0;
    c70e:	4b48      	ldr	r3, [pc, #288]	; (c830 <process_recieved_packet+0xd14>)
    c710:	2200      	movs	r2, #0
    c712:	701a      	strb	r2, [r3, #0]
			SEND_LIMITS = 1;
    c714:	4b47      	ldr	r3, [pc, #284]	; (c834 <process_recieved_packet+0xd18>)
    c716:	2201      	movs	r2, #1
    c718:	701a      	strb	r2, [r3, #0]
}
    c71a:	e16a      	b.n	c9f2 <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_DECODED_PPM){
    c71c:	4b46      	ldr	r3, [pc, #280]	; (c838 <process_recieved_packet+0xd1c>)
    c71e:	781b      	ldrb	r3, [r3, #0]
    c720:	1dfa      	adds	r2, r7, #7
    c722:	7812      	ldrb	r2, [r2, #0]
    c724:	429a      	cmp	r2, r3
    c726:	d110      	bne.n	c74a <process_recieved_packet+0xc2e>
			latest_vesc_vals.pwm_val = (int32_t)(((vesc_revieve_packet.payload[1]&0x00FF)<<24)|((vesc_revieve_packet.payload[2]&0x00FF)<<16)|((vesc_revieve_packet.payload[3]&0x00FF)<<8)|(vesc_revieve_packet.payload[4]&0x00FF));
    c728:	4b44      	ldr	r3, [pc, #272]	; (c83c <process_recieved_packet+0xd20>)
    c72a:	791b      	ldrb	r3, [r3, #4]
    c72c:	061a      	lsls	r2, r3, #24
    c72e:	4b43      	ldr	r3, [pc, #268]	; (c83c <process_recieved_packet+0xd20>)
    c730:	795b      	ldrb	r3, [r3, #5]
    c732:	041b      	lsls	r3, r3, #16
    c734:	431a      	orrs	r2, r3
    c736:	4b41      	ldr	r3, [pc, #260]	; (c83c <process_recieved_packet+0xd20>)
    c738:	799b      	ldrb	r3, [r3, #6]
    c73a:	021b      	lsls	r3, r3, #8
    c73c:	4313      	orrs	r3, r2
    c73e:	4a3f      	ldr	r2, [pc, #252]	; (c83c <process_recieved_packet+0xd20>)
    c740:	79d2      	ldrb	r2, [r2, #7]
    c742:	431a      	orrs	r2, r3
    c744:	4b3e      	ldr	r3, [pc, #248]	; (c840 <process_recieved_packet+0xd24>)
    c746:	631a      	str	r2, [r3, #48]	; 0x30
}
    c748:	e153      	b.n	c9f2 <process_recieved_packet+0xed6>
		} else if(packet_id == COMM_GET_DECODED_CHUK){
    c74a:	4b3e      	ldr	r3, [pc, #248]	; (c844 <process_recieved_packet+0xd28>)
    c74c:	781b      	ldrb	r3, [r3, #0]
    c74e:	1dfa      	adds	r2, r7, #7
    c750:	7812      	ldrb	r2, [r2, #0]
    c752:	429a      	cmp	r2, r3
    c754:	d17a      	bne.n	c84c <process_recieved_packet+0xd30>
			rec_chuck_struct.js_x = vesc_revieve_packet.payload[1];
    c756:	4b39      	ldr	r3, [pc, #228]	; (c83c <process_recieved_packet+0xd20>)
    c758:	791b      	ldrb	r3, [r3, #4]
    c75a:	b25a      	sxtb	r2, r3
    c75c:	4b3a      	ldr	r3, [pc, #232]	; (c848 <process_recieved_packet+0xd2c>)
    c75e:	701a      	strb	r2, [r3, #0]
			rec_chuck_struct.js_y = vesc_revieve_packet.payload[2];
    c760:	4b36      	ldr	r3, [pc, #216]	; (c83c <process_recieved_packet+0xd20>)
    c762:	795b      	ldrb	r3, [r3, #5]
    c764:	b25a      	sxtb	r2, r3
    c766:	4b38      	ldr	r3, [pc, #224]	; (c848 <process_recieved_packet+0xd2c>)
    c768:	705a      	strb	r2, [r3, #1]
			rec_chuck_struct.bt_c = vesc_revieve_packet.payload[3];
    c76a:	4b34      	ldr	r3, [pc, #208]	; (c83c <process_recieved_packet+0xd20>)
    c76c:	799b      	ldrb	r3, [r3, #6]
    c76e:	1e5a      	subs	r2, r3, #1
    c770:	4193      	sbcs	r3, r2
    c772:	b2da      	uxtb	r2, r3
    c774:	4b34      	ldr	r3, [pc, #208]	; (c848 <process_recieved_packet+0xd2c>)
    c776:	721a      	strb	r2, [r3, #8]
			rec_chuck_struct.bt_z = vesc_revieve_packet.payload[4];
    c778:	4b30      	ldr	r3, [pc, #192]	; (c83c <process_recieved_packet+0xd20>)
    c77a:	79db      	ldrb	r3, [r3, #7]
    c77c:	1e5a      	subs	r2, r3, #1
    c77e:	4193      	sbcs	r3, r2
    c780:	b2da      	uxtb	r2, r3
    c782:	4b31      	ldr	r3, [pc, #196]	; (c848 <process_recieved_packet+0xd2c>)
    c784:	725a      	strb	r2, [r3, #9]
			rec_chuck_struct.acc_x = (int16_t)(((vesc_revieve_packet.payload[5] & 0x00FF) << 8)|(vesc_revieve_packet.payload[6] & 0x00FF));
    c786:	4b2d      	ldr	r3, [pc, #180]	; (c83c <process_recieved_packet+0xd20>)
    c788:	7a1b      	ldrb	r3, [r3, #8]
    c78a:	021b      	lsls	r3, r3, #8
    c78c:	b21a      	sxth	r2, r3
    c78e:	4b2b      	ldr	r3, [pc, #172]	; (c83c <process_recieved_packet+0xd20>)
    c790:	7a5b      	ldrb	r3, [r3, #9]
    c792:	b21b      	sxth	r3, r3
    c794:	4313      	orrs	r3, r2
    c796:	b21a      	sxth	r2, r3
    c798:	4b2b      	ldr	r3, [pc, #172]	; (c848 <process_recieved_packet+0xd2c>)
    c79a:	805a      	strh	r2, [r3, #2]
			rec_chuck_struct.acc_y = (int16_t)(((vesc_revieve_packet.payload[7] & 0x00FF) << 8)|(vesc_revieve_packet.payload[8] & 0x00FF));
    c79c:	4b27      	ldr	r3, [pc, #156]	; (c83c <process_recieved_packet+0xd20>)
    c79e:	7a9b      	ldrb	r3, [r3, #10]
    c7a0:	021b      	lsls	r3, r3, #8
    c7a2:	b21a      	sxth	r2, r3
    c7a4:	4b25      	ldr	r3, [pc, #148]	; (c83c <process_recieved_packet+0xd20>)
    c7a6:	7adb      	ldrb	r3, [r3, #11]
    c7a8:	b21b      	sxth	r3, r3
    c7aa:	4313      	orrs	r3, r2
    c7ac:	b21a      	sxth	r2, r3
    c7ae:	4b26      	ldr	r3, [pc, #152]	; (c848 <process_recieved_packet+0xd2c>)
    c7b0:	809a      	strh	r2, [r3, #4]
			rec_chuck_struct.acc_z = (int16_t)(((vesc_revieve_packet.payload[9] & 0x00FF) << 8)|(vesc_revieve_packet.payload[10] & 0x00FF));
    c7b2:	4b22      	ldr	r3, [pc, #136]	; (c83c <process_recieved_packet+0xd20>)
    c7b4:	7b1b      	ldrb	r3, [r3, #12]
    c7b6:	021b      	lsls	r3, r3, #8
    c7b8:	b21a      	sxth	r2, r3
    c7ba:	4b20      	ldr	r3, [pc, #128]	; (c83c <process_recieved_packet+0xd20>)
    c7bc:	7b5b      	ldrb	r3, [r3, #13]
    c7be:	b21b      	sxth	r3, r3
    c7c0:	4313      	orrs	r3, r2
    c7c2:	b21a      	sxth	r2, r3
    c7c4:	4b20      	ldr	r3, [pc, #128]	; (c848 <process_recieved_packet+0xd2c>)
    c7c6:	80da      	strh	r2, [r3, #6]
}
    c7c8:	e113      	b.n	c9f2 <process_recieved_packet+0xed6>
    c7ca:	46c0      	nop			; (mov r8, r8)
    c7cc:	2000034f 	.word	0x2000034f
    c7d0:	20000ce3 	.word	0x20000ce3
    c7d4:	0000ca0d 	.word	0x0000ca0d
    c7d8:	000151e1 	.word	0x000151e1
    c7dc:	20000fd4 	.word	0x20000fd4
    c7e0:	20000350 	.word	0x20000350
    c7e4:	20000351 	.word	0x20000351
    c7e8:	20000352 	.word	0x20000352
    c7ec:	20000353 	.word	0x20000353
    c7f0:	20000354 	.word	0x20000354
    c7f4:	20000355 	.word	0x20000355
    c7f8:	20000356 	.word	0x20000356
    c7fc:	20000357 	.word	0x20000357
    c800:	20000358 	.word	0x20000358
    c804:	20000359 	.word	0x20000359
    c808:	2000035a 	.word	0x2000035a
    c80c:	2000035b 	.word	0x2000035b
    c810:	2000035c 	.word	0x2000035c
    c814:	2000035d 	.word	0x2000035d
    c818:	2000035e 	.word	0x2000035e
    c81c:	2000035f 	.word	0x2000035f
    c820:	20000360 	.word	0x20000360
    c824:	00014c69 	.word	0x00014c69
    c828:	42c80000 	.word	0x42c80000
    c82c:	20000361 	.word	0x20000361
    c830:	20000019 	.word	0x20000019
    c834:	2000030e 	.word	0x2000030e
    c838:	2000033e 	.word	0x2000033e
    c83c:	20000ce0 	.word	0x20000ce0
    c840:	20000958 	.word	0x20000958
    c844:	2000033f 	.word	0x2000033f
    c848:	20001054 	.word	0x20001054
		} else if(packet_id == COMM_GET_VALUES_SELECTIVE){ // Only available in latest Official FW
    c84c:	4b6b      	ldr	r3, [pc, #428]	; (c9fc <process_recieved_packet+0xee0>)
    c84e:	781b      	ldrb	r3, [r3, #0]
    c850:	1dfa      	adds	r2, r7, #7
    c852:	7812      	ldrb	r2, [r2, #0]
    c854:	429a      	cmp	r2, r3
    c856:	d000      	beq.n	c85a <process_recieved_packet+0xd3e>
    c858:	e0cb      	b.n	c9f2 <process_recieved_packet+0xed6>
			latest_vesc_vals.temp_fet_filtered = (vesc_revieve_packet.payload[5] << 8) | vesc_revieve_packet.payload[6];
    c85a:	4b69      	ldr	r3, [pc, #420]	; (ca00 <process_recieved_packet+0xee4>)
    c85c:	7a1b      	ldrb	r3, [r3, #8]
    c85e:	021b      	lsls	r3, r3, #8
    c860:	b21a      	sxth	r2, r3
    c862:	4b67      	ldr	r3, [pc, #412]	; (ca00 <process_recieved_packet+0xee4>)
    c864:	7a5b      	ldrb	r3, [r3, #9]
    c866:	b21b      	sxth	r3, r3
    c868:	4313      	orrs	r3, r2
    c86a:	b21a      	sxth	r2, r3
    c86c:	4b65      	ldr	r3, [pc, #404]	; (ca04 <process_recieved_packet+0xee8>)
    c86e:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.avg_motor_current = (vesc_revieve_packet.payload[7] << 24) | (vesc_revieve_packet.payload[8] << 16) | (vesc_revieve_packet.payload[9] << 8) | vesc_revieve_packet.payload[10];
    c870:	4b63      	ldr	r3, [pc, #396]	; (ca00 <process_recieved_packet+0xee4>)
    c872:	7a9b      	ldrb	r3, [r3, #10]
    c874:	061a      	lsls	r2, r3, #24
    c876:	4b62      	ldr	r3, [pc, #392]	; (ca00 <process_recieved_packet+0xee4>)
    c878:	7adb      	ldrb	r3, [r3, #11]
    c87a:	041b      	lsls	r3, r3, #16
    c87c:	431a      	orrs	r2, r3
    c87e:	4b60      	ldr	r3, [pc, #384]	; (ca00 <process_recieved_packet+0xee4>)
    c880:	7b1b      	ldrb	r3, [r3, #12]
    c882:	021b      	lsls	r3, r3, #8
    c884:	4313      	orrs	r3, r2
    c886:	4a5e      	ldr	r2, [pc, #376]	; (ca00 <process_recieved_packet+0xee4>)
    c888:	7b52      	ldrb	r2, [r2, #13]
    c88a:	431a      	orrs	r2, r3
    c88c:	4b5d      	ldr	r3, [pc, #372]	; (ca04 <process_recieved_packet+0xee8>)
    c88e:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_input_current = (vesc_revieve_packet.payload[11] << 24) | (vesc_revieve_packet.payload[12] << 16) | (vesc_revieve_packet.payload[13] << 8) | vesc_revieve_packet.payload[14];
    c890:	4b5b      	ldr	r3, [pc, #364]	; (ca00 <process_recieved_packet+0xee4>)
    c892:	7b9b      	ldrb	r3, [r3, #14]
    c894:	061a      	lsls	r2, r3, #24
    c896:	4b5a      	ldr	r3, [pc, #360]	; (ca00 <process_recieved_packet+0xee4>)
    c898:	7bdb      	ldrb	r3, [r3, #15]
    c89a:	041b      	lsls	r3, r3, #16
    c89c:	431a      	orrs	r2, r3
    c89e:	4b58      	ldr	r3, [pc, #352]	; (ca00 <process_recieved_packet+0xee4>)
    c8a0:	7c1b      	ldrb	r3, [r3, #16]
    c8a2:	021b      	lsls	r3, r3, #8
    c8a4:	4313      	orrs	r3, r2
    c8a6:	4a56      	ldr	r2, [pc, #344]	; (ca00 <process_recieved_packet+0xee4>)
    c8a8:	7c52      	ldrb	r2, [r2, #17]
    c8aa:	431a      	orrs	r2, r3
    c8ac:	4b55      	ldr	r3, [pc, #340]	; (ca04 <process_recieved_packet+0xee8>)
    c8ae:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.duty_cycle = (vesc_revieve_packet.payload[15] << 8) | vesc_revieve_packet.payload[16];
    c8b0:	4b53      	ldr	r3, [pc, #332]	; (ca00 <process_recieved_packet+0xee4>)
    c8b2:	7c9b      	ldrb	r3, [r3, #18]
    c8b4:	021b      	lsls	r3, r3, #8
    c8b6:	b21a      	sxth	r2, r3
    c8b8:	4b51      	ldr	r3, [pc, #324]	; (ca00 <process_recieved_packet+0xee4>)
    c8ba:	7cdb      	ldrb	r3, [r3, #19]
    c8bc:	b21b      	sxth	r3, r3
    c8be:	4313      	orrs	r3, r2
    c8c0:	b21a      	sxth	r2, r3
    c8c2:	4b50      	ldr	r3, [pc, #320]	; (ca04 <process_recieved_packet+0xee8>)
    c8c4:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (vesc_revieve_packet.payload[17] << 24) | (vesc_revieve_packet.payload[18] << 16) | (vesc_revieve_packet.payload[19] << 8) | vesc_revieve_packet.payload[20];
    c8c6:	4b4e      	ldr	r3, [pc, #312]	; (ca00 <process_recieved_packet+0xee4>)
    c8c8:	7d1b      	ldrb	r3, [r3, #20]
    c8ca:	061a      	lsls	r2, r3, #24
    c8cc:	4b4c      	ldr	r3, [pc, #304]	; (ca00 <process_recieved_packet+0xee4>)
    c8ce:	7d5b      	ldrb	r3, [r3, #21]
    c8d0:	041b      	lsls	r3, r3, #16
    c8d2:	431a      	orrs	r2, r3
    c8d4:	4b4a      	ldr	r3, [pc, #296]	; (ca00 <process_recieved_packet+0xee4>)
    c8d6:	7d9b      	ldrb	r3, [r3, #22]
    c8d8:	021b      	lsls	r3, r3, #8
    c8da:	4313      	orrs	r3, r2
    c8dc:	4a48      	ldr	r2, [pc, #288]	; (ca00 <process_recieved_packet+0xee4>)
    c8de:	7dd2      	ldrb	r2, [r2, #23]
    c8e0:	431a      	orrs	r2, r3
    c8e2:	4b48      	ldr	r3, [pc, #288]	; (ca04 <process_recieved_packet+0xee8>)
    c8e4:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.INPUT_VOLTAGE = (vesc_revieve_packet.payload[21] << 8) | vesc_revieve_packet.payload[22];
    c8e6:	4b46      	ldr	r3, [pc, #280]	; (ca00 <process_recieved_packet+0xee4>)
    c8e8:	7e1b      	ldrb	r3, [r3, #24]
    c8ea:	021b      	lsls	r3, r3, #8
    c8ec:	b21a      	sxth	r2, r3
    c8ee:	4b44      	ldr	r3, [pc, #272]	; (ca00 <process_recieved_packet+0xee4>)
    c8f0:	7e5b      	ldrb	r3, [r3, #25]
    c8f2:	b21b      	sxth	r3, r3
    c8f4:	4313      	orrs	r3, r2
    c8f6:	b21a      	sxth	r2, r3
    c8f8:	4b42      	ldr	r3, [pc, #264]	; (ca04 <process_recieved_packet+0xee8>)
    c8fa:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.amp_hours = ((vesc_revieve_packet.payload[23] << 24) | (vesc_revieve_packet.payload[24] << 16) | (vesc_revieve_packet.payload[25] << 8) | vesc_revieve_packet.payload[26])*10;
    c8fc:	4b40      	ldr	r3, [pc, #256]	; (ca00 <process_recieved_packet+0xee4>)
    c8fe:	7e9b      	ldrb	r3, [r3, #26]
    c900:	061a      	lsls	r2, r3, #24
    c902:	4b3f      	ldr	r3, [pc, #252]	; (ca00 <process_recieved_packet+0xee4>)
    c904:	7edb      	ldrb	r3, [r3, #27]
    c906:	041b      	lsls	r3, r3, #16
    c908:	431a      	orrs	r2, r3
    c90a:	4b3d      	ldr	r3, [pc, #244]	; (ca00 <process_recieved_packet+0xee4>)
    c90c:	7f1b      	ldrb	r3, [r3, #28]
    c90e:	021b      	lsls	r3, r3, #8
    c910:	4313      	orrs	r3, r2
    c912:	4a3b      	ldr	r2, [pc, #236]	; (ca00 <process_recieved_packet+0xee4>)
    c914:	7f52      	ldrb	r2, [r2, #29]
    c916:	431a      	orrs	r2, r3
    c918:	0013      	movs	r3, r2
    c91a:	009b      	lsls	r3, r3, #2
    c91c:	189b      	adds	r3, r3, r2
    c91e:	005b      	lsls	r3, r3, #1
    c920:	001a      	movs	r2, r3
    c922:	4b38      	ldr	r3, [pc, #224]	; (ca04 <process_recieved_packet+0xee8>)
    c924:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = ((vesc_revieve_packet.payload[27] << 24) | (vesc_revieve_packet.payload[28] << 16) | (vesc_revieve_packet.payload[29] << 8) | vesc_revieve_packet.payload[30])*10;
    c926:	4b36      	ldr	r3, [pc, #216]	; (ca00 <process_recieved_packet+0xee4>)
    c928:	7f9b      	ldrb	r3, [r3, #30]
    c92a:	061a      	lsls	r2, r3, #24
    c92c:	4b34      	ldr	r3, [pc, #208]	; (ca00 <process_recieved_packet+0xee4>)
    c92e:	7fdb      	ldrb	r3, [r3, #31]
    c930:	041b      	lsls	r3, r3, #16
    c932:	431a      	orrs	r2, r3
    c934:	4b32      	ldr	r3, [pc, #200]	; (ca00 <process_recieved_packet+0xee4>)
    c936:	2120      	movs	r1, #32
    c938:	5c5b      	ldrb	r3, [r3, r1]
    c93a:	021b      	lsls	r3, r3, #8
    c93c:	4313      	orrs	r3, r2
    c93e:	4a30      	ldr	r2, [pc, #192]	; (ca00 <process_recieved_packet+0xee4>)
    c940:	2121      	movs	r1, #33	; 0x21
    c942:	5c52      	ldrb	r2, [r2, r1]
    c944:	431a      	orrs	r2, r3
    c946:	0013      	movs	r3, r2
    c948:	009b      	lsls	r3, r3, #2
    c94a:	189b      	adds	r3, r3, r2
    c94c:	005b      	lsls	r3, r3, #1
    c94e:	001a      	movs	r2, r3
    c950:	4b2c      	ldr	r3, [pc, #176]	; (ca04 <process_recieved_packet+0xee8>)
    c952:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = ((vesc_revieve_packet.payload[31] << 24) | (vesc_revieve_packet.payload[32] << 16) | (vesc_revieve_packet.payload[33] << 8) | vesc_revieve_packet.payload[34])/100;
    c954:	4b2a      	ldr	r3, [pc, #168]	; (ca00 <process_recieved_packet+0xee4>)
    c956:	2222      	movs	r2, #34	; 0x22
    c958:	5c9b      	ldrb	r3, [r3, r2]
    c95a:	061a      	lsls	r2, r3, #24
    c95c:	4b28      	ldr	r3, [pc, #160]	; (ca00 <process_recieved_packet+0xee4>)
    c95e:	2123      	movs	r1, #35	; 0x23
    c960:	5c5b      	ldrb	r3, [r3, r1]
    c962:	041b      	lsls	r3, r3, #16
    c964:	431a      	orrs	r2, r3
    c966:	4b26      	ldr	r3, [pc, #152]	; (ca00 <process_recieved_packet+0xee4>)
    c968:	2124      	movs	r1, #36	; 0x24
    c96a:	5c5b      	ldrb	r3, [r3, r1]
    c96c:	021b      	lsls	r3, r3, #8
    c96e:	4313      	orrs	r3, r2
    c970:	4a23      	ldr	r2, [pc, #140]	; (ca00 <process_recieved_packet+0xee4>)
    c972:	2125      	movs	r1, #37	; 0x25
    c974:	5c52      	ldrb	r2, [r2, r1]
    c976:	431a      	orrs	r2, r3
    c978:	4b23      	ldr	r3, [pc, #140]	; (ca08 <process_recieved_packet+0xeec>)
    c97a:	2164      	movs	r1, #100	; 0x64
    c97c:	0010      	movs	r0, r2
    c97e:	4798      	blx	r3
    c980:	0003      	movs	r3, r0
    c982:	001a      	movs	r2, r3
    c984:	4b1f      	ldr	r3, [pc, #124]	; (ca04 <process_recieved_packet+0xee8>)
    c986:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = ((vesc_revieve_packet.payload[35] << 24) | (vesc_revieve_packet.payload[36] << 16) | (vesc_revieve_packet.payload[37] << 8) | vesc_revieve_packet.payload[38])/100;
    c988:	4b1d      	ldr	r3, [pc, #116]	; (ca00 <process_recieved_packet+0xee4>)
    c98a:	2226      	movs	r2, #38	; 0x26
    c98c:	5c9b      	ldrb	r3, [r3, r2]
    c98e:	061a      	lsls	r2, r3, #24
    c990:	4b1b      	ldr	r3, [pc, #108]	; (ca00 <process_recieved_packet+0xee4>)
    c992:	2127      	movs	r1, #39	; 0x27
    c994:	5c5b      	ldrb	r3, [r3, r1]
    c996:	041b      	lsls	r3, r3, #16
    c998:	431a      	orrs	r2, r3
    c99a:	4b19      	ldr	r3, [pc, #100]	; (ca00 <process_recieved_packet+0xee4>)
    c99c:	2128      	movs	r1, #40	; 0x28
    c99e:	5c5b      	ldrb	r3, [r3, r1]
    c9a0:	021b      	lsls	r3, r3, #8
    c9a2:	4313      	orrs	r3, r2
    c9a4:	4a16      	ldr	r2, [pc, #88]	; (ca00 <process_recieved_packet+0xee4>)
    c9a6:	2129      	movs	r1, #41	; 0x29
    c9a8:	5c52      	ldrb	r2, [r2, r1]
    c9aa:	431a      	orrs	r2, r3
    c9ac:	4b16      	ldr	r3, [pc, #88]	; (ca08 <process_recieved_packet+0xeec>)
    c9ae:	2164      	movs	r1, #100	; 0x64
    c9b0:	0010      	movs	r0, r2
    c9b2:	4798      	blx	r3
    c9b4:	0003      	movs	r3, r0
    c9b6:	001a      	movs	r2, r3
    c9b8:	4b12      	ldr	r3, [pc, #72]	; (ca04 <process_recieved_packet+0xee8>)
    c9ba:	625a      	str	r2, [r3, #36]	; 0x24
			latest_vesc_vals.tachometer_value = (vesc_revieve_packet.payload[39] << 24) | (vesc_revieve_packet.payload[40] << 16) | (vesc_revieve_packet.payload[41] << 8) | vesc_revieve_packet.payload[42];
    c9bc:	4b10      	ldr	r3, [pc, #64]	; (ca00 <process_recieved_packet+0xee4>)
    c9be:	222a      	movs	r2, #42	; 0x2a
    c9c0:	5c9b      	ldrb	r3, [r3, r2]
    c9c2:	061a      	lsls	r2, r3, #24
    c9c4:	4b0e      	ldr	r3, [pc, #56]	; (ca00 <process_recieved_packet+0xee4>)
    c9c6:	212b      	movs	r1, #43	; 0x2b
    c9c8:	5c5b      	ldrb	r3, [r3, r1]
    c9ca:	041b      	lsls	r3, r3, #16
    c9cc:	431a      	orrs	r2, r3
    c9ce:	4b0c      	ldr	r3, [pc, #48]	; (ca00 <process_recieved_packet+0xee4>)
    c9d0:	212c      	movs	r1, #44	; 0x2c
    c9d2:	5c5b      	ldrb	r3, [r3, r1]
    c9d4:	021b      	lsls	r3, r3, #8
    c9d6:	4313      	orrs	r3, r2
    c9d8:	4a09      	ldr	r2, [pc, #36]	; (ca00 <process_recieved_packet+0xee4>)
    c9da:	212d      	movs	r1, #45	; 0x2d
    c9dc:	5c52      	ldrb	r2, [r2, r1]
    c9de:	431a      	orrs	r2, r3
    c9e0:	4b08      	ldr	r3, [pc, #32]	; (ca04 <process_recieved_packet+0xee8>)
    c9e2:	629a      	str	r2, [r3, #40]	; 0x28
			latest_vesc_vals.fault = vesc_revieve_packet.payload[43];
    c9e4:	4b06      	ldr	r3, [pc, #24]	; (ca00 <process_recieved_packet+0xee4>)
    c9e6:	222e      	movs	r2, #46	; 0x2e
    c9e8:	5c9b      	ldrb	r3, [r3, r2]
    c9ea:	b259      	sxtb	r1, r3
    c9ec:	4b05      	ldr	r3, [pc, #20]	; (ca04 <process_recieved_packet+0xee8>)
    c9ee:	222c      	movs	r2, #44	; 0x2c
    c9f0:	5499      	strb	r1, [r3, r2]
}
    c9f2:	46c0      	nop			; (mov r8, r8)
    c9f4:	46bd      	mov	sp, r7
    c9f6:	b002      	add	sp, #8
    c9f8:	bd80      	pop	{r7, pc}
    c9fa:	46c0      	nop			; (mov r8, r8)
    c9fc:	20000341 	.word	0x20000341
    ca00:	20000ce0 	.word	0x20000ce0
    ca04:	20000958 	.word	0x20000958
    ca08:	000141dd 	.word	0x000141dd

0000ca0c <buffer_get_float32_auto>:

float buffer_get_float32_auto(uint8_t *buffer, int8_t index) {
    ca0c:	b590      	push	{r4, r7, lr}
    ca0e:	b089      	sub	sp, #36	; 0x24
    ca10:	af00      	add	r7, sp, #0
    ca12:	6078      	str	r0, [r7, #4]
    ca14:	000a      	movs	r2, r1
    ca16:	1cfb      	adds	r3, r7, #3
    ca18:	701a      	strb	r2, [r3, #0]
	uint32_t res = ((uint32_t) buffer[index]) << 24 | ((uint32_t) buffer[index+1]) << 16 | ((uint32_t) buffer[index+2]) << 8 | ((uint32_t) buffer[index+3]);
    ca1a:	1cfb      	adds	r3, r7, #3
    ca1c:	781b      	ldrb	r3, [r3, #0]
    ca1e:	b25b      	sxtb	r3, r3
    ca20:	687a      	ldr	r2, [r7, #4]
    ca22:	18d3      	adds	r3, r2, r3
    ca24:	781b      	ldrb	r3, [r3, #0]
    ca26:	061a      	lsls	r2, r3, #24
    ca28:	1cfb      	adds	r3, r7, #3
    ca2a:	781b      	ldrb	r3, [r3, #0]
    ca2c:	b25b      	sxtb	r3, r3
    ca2e:	3301      	adds	r3, #1
    ca30:	6879      	ldr	r1, [r7, #4]
    ca32:	18cb      	adds	r3, r1, r3
    ca34:	781b      	ldrb	r3, [r3, #0]
    ca36:	041b      	lsls	r3, r3, #16
    ca38:	431a      	orrs	r2, r3
    ca3a:	1cfb      	adds	r3, r7, #3
    ca3c:	781b      	ldrb	r3, [r3, #0]
    ca3e:	b25b      	sxtb	r3, r3
    ca40:	3302      	adds	r3, #2
    ca42:	6879      	ldr	r1, [r7, #4]
    ca44:	18cb      	adds	r3, r1, r3
    ca46:	781b      	ldrb	r3, [r3, #0]
    ca48:	021b      	lsls	r3, r3, #8
    ca4a:	4313      	orrs	r3, r2
    ca4c:	1cfa      	adds	r2, r7, #3
    ca4e:	7812      	ldrb	r2, [r2, #0]
    ca50:	b252      	sxtb	r2, r2
    ca52:	3203      	adds	r2, #3
    ca54:	6879      	ldr	r1, [r7, #4]
    ca56:	188a      	adds	r2, r1, r2
    ca58:	7812      	ldrb	r2, [r2, #0]
    ca5a:	4313      	orrs	r3, r2
    ca5c:	617b      	str	r3, [r7, #20]

	int e = (res >> 23) & 0xFF;
    ca5e:	697b      	ldr	r3, [r7, #20]
    ca60:	0ddb      	lsrs	r3, r3, #23
    ca62:	001a      	movs	r2, r3
    ca64:	23ff      	movs	r3, #255	; 0xff
    ca66:	4013      	ands	r3, r2
    ca68:	61fb      	str	r3, [r7, #28]
	uint32_t sig_i = res & 0x7FFFFF;
    ca6a:	697b      	ldr	r3, [r7, #20]
    ca6c:	025b      	lsls	r3, r3, #9
    ca6e:	0a5b      	lsrs	r3, r3, #9
    ca70:	613b      	str	r3, [r7, #16]
	bool neg = res & (1U << 31);
    ca72:	697b      	ldr	r3, [r7, #20]
    ca74:	0fdb      	lsrs	r3, r3, #31
    ca76:	07da      	lsls	r2, r3, #31
    ca78:	230f      	movs	r3, #15
    ca7a:	18fb      	adds	r3, r7, r3
    ca7c:	1e51      	subs	r1, r2, #1
    ca7e:	418a      	sbcs	r2, r1
    ca80:	701a      	strb	r2, [r3, #0]

	float sig = 0.0;
    ca82:	2300      	movs	r3, #0
    ca84:	61bb      	str	r3, [r7, #24]
	if (e != 0 || sig_i != 0) {
    ca86:	69fb      	ldr	r3, [r7, #28]
    ca88:	2b00      	cmp	r3, #0
    ca8a:	d102      	bne.n	ca92 <buffer_get_float32_auto+0x86>
    ca8c:	693b      	ldr	r3, [r7, #16]
    ca8e:	2b00      	cmp	r3, #0
    ca90:	d01f      	beq.n	cad2 <buffer_get_float32_auto+0xc6>
		sig = (float)sig_i / (8388608.0 * 2.0) + 0.5;
    ca92:	4b1a      	ldr	r3, [pc, #104]	; (cafc <buffer_get_float32_auto+0xf0>)
    ca94:	6938      	ldr	r0, [r7, #16]
    ca96:	4798      	blx	r3
    ca98:	1c02      	adds	r2, r0, #0
    ca9a:	4b19      	ldr	r3, [pc, #100]	; (cb00 <buffer_get_float32_auto+0xf4>)
    ca9c:	1c10      	adds	r0, r2, #0
    ca9e:	4798      	blx	r3
    caa0:	4c18      	ldr	r4, [pc, #96]	; (cb04 <buffer_get_float32_auto+0xf8>)
    caa2:	2200      	movs	r2, #0
    caa4:	4b18      	ldr	r3, [pc, #96]	; (cb08 <buffer_get_float32_auto+0xfc>)
    caa6:	47a0      	blx	r4
    caa8:	0003      	movs	r3, r0
    caaa:	000c      	movs	r4, r1
    caac:	0018      	movs	r0, r3
    caae:	0021      	movs	r1, r4
    cab0:	4c16      	ldr	r4, [pc, #88]	; (cb0c <buffer_get_float32_auto+0x100>)
    cab2:	2200      	movs	r2, #0
    cab4:	4b16      	ldr	r3, [pc, #88]	; (cb10 <buffer_get_float32_auto+0x104>)
    cab6:	47a0      	blx	r4
    cab8:	0003      	movs	r3, r0
    caba:	000c      	movs	r4, r1
    cabc:	0019      	movs	r1, r3
    cabe:	0022      	movs	r2, r4
    cac0:	4b14      	ldr	r3, [pc, #80]	; (cb14 <buffer_get_float32_auto+0x108>)
    cac2:	0008      	movs	r0, r1
    cac4:	0011      	movs	r1, r2
    cac6:	4798      	blx	r3
    cac8:	1c03      	adds	r3, r0, #0
    caca:	61bb      	str	r3, [r7, #24]
		e -= 126;
    cacc:	69fb      	ldr	r3, [r7, #28]
    cace:	3b7e      	subs	r3, #126	; 0x7e
    cad0:	61fb      	str	r3, [r7, #28]
	}

	if (neg) {
    cad2:	230f      	movs	r3, #15
    cad4:	18fb      	adds	r3, r7, r3
    cad6:	781b      	ldrb	r3, [r3, #0]
    cad8:	2b00      	cmp	r3, #0
    cada:	d004      	beq.n	cae6 <buffer_get_float32_auto+0xda>
		sig = -sig;
    cadc:	69bb      	ldr	r3, [r7, #24]
    cade:	2280      	movs	r2, #128	; 0x80
    cae0:	0612      	lsls	r2, r2, #24
    cae2:	4053      	eors	r3, r2
    cae4:	61bb      	str	r3, [r7, #24]
	}
	
	return ldexpf(sig, e);
    cae6:	69fa      	ldr	r2, [r7, #28]
    cae8:	69bb      	ldr	r3, [r7, #24]
    caea:	0011      	movs	r1, r2
    caec:	1c18      	adds	r0, r3, #0
    caee:	4b0a      	ldr	r3, [pc, #40]	; (cb18 <buffer_get_float32_auto+0x10c>)
    caf0:	4798      	blx	r3
    caf2:	1c03      	adds	r3, r0, #0
}
    caf4:	1c18      	adds	r0, r3, #0
    caf6:	46bd      	mov	sp, r7
    caf8:	b009      	add	sp, #36	; 0x24
    cafa:	bd90      	pop	{r4, r7, pc}
    cafc:	000152c1 	.word	0x000152c1
    cb00:	00016e5d 	.word	0x00016e5d
    cb04:	0001596d 	.word	0x0001596d
    cb08:	41700000 	.word	0x41700000
    cb0c:	0001534d 	.word	0x0001534d
    cb10:	3fe00000 	.word	0x3fe00000
    cb14:	00016f01 	.word	0x00016f01
    cb18:	00013f99 	.word	0x00013f99

0000cb1c <vesc_get_fw_version>:


void vesc_get_fw_version(){
    cb1c:	b590      	push	{r4, r7, lr}
    cb1e:	4c2d      	ldr	r4, [pc, #180]	; (cbd4 <vesc_get_fw_version+0xb8>)
    cb20:	44a5      	add	sp, r4
    cb22:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cb24:	4b2c      	ldr	r3, [pc, #176]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cb26:	2282      	movs	r2, #130	; 0x82
    cb28:	0092      	lsls	r2, r2, #2
    cb2a:	4694      	mov	ip, r2
    cb2c:	44bc      	add	ip, r7
    cb2e:	4463      	add	r3, ip
    cb30:	2202      	movs	r2, #2
    cb32:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cb34:	4b28      	ldr	r3, [pc, #160]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cb36:	2282      	movs	r2, #130	; 0x82
    cb38:	0092      	lsls	r2, r2, #2
    cb3a:	4694      	mov	ip, r2
    cb3c:	44bc      	add	ip, r7
    cb3e:	4463      	add	r3, ip
    cb40:	2201      	movs	r2, #1
    cb42:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_FW_VERSION;
    cb44:	4b25      	ldr	r3, [pc, #148]	; (cbdc <vesc_get_fw_version+0xc0>)
    cb46:	781a      	ldrb	r2, [r3, #0]
    cb48:	4b23      	ldr	r3, [pc, #140]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cb4a:	2182      	movs	r1, #130	; 0x82
    cb4c:	0089      	lsls	r1, r1, #2
    cb4e:	468c      	mov	ip, r1
    cb50:	44bc      	add	ip, r7
    cb52:	4463      	add	r3, ip
    cb54:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cb56:	4b22      	ldr	r3, [pc, #136]	; (cbe0 <vesc_get_fw_version+0xc4>)
    cb58:	18fc      	adds	r4, r7, r3
    cb5a:	003b      	movs	r3, r7
    cb5c:	3303      	adds	r3, #3
    cb5e:	2101      	movs	r1, #1
    cb60:	0018      	movs	r0, r3
    cb62:	4b20      	ldr	r3, [pc, #128]	; (cbe4 <vesc_get_fw_version+0xc8>)
    cb64:	4798      	blx	r3
    cb66:	0003      	movs	r3, r0
    cb68:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cb6a:	4b1d      	ldr	r3, [pc, #116]	; (cbe0 <vesc_get_fw_version+0xc4>)
    cb6c:	18fb      	adds	r3, r7, r3
    cb6e:	881b      	ldrh	r3, [r3, #0]
    cb70:	0a1b      	lsrs	r3, r3, #8
    cb72:	b29b      	uxth	r3, r3
    cb74:	b2d9      	uxtb	r1, r3
    cb76:	4b18      	ldr	r3, [pc, #96]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cb78:	2282      	movs	r2, #130	; 0x82
    cb7a:	0092      	lsls	r2, r2, #2
    cb7c:	4694      	mov	ip, r2
    cb7e:	44bc      	add	ip, r7
    cb80:	4463      	add	r3, ip
    cb82:	4a19      	ldr	r2, [pc, #100]	; (cbe8 <vesc_get_fw_version+0xcc>)
    cb84:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cb86:	4b16      	ldr	r3, [pc, #88]	; (cbe0 <vesc_get_fw_version+0xc4>)
    cb88:	18fb      	adds	r3, r7, r3
    cb8a:	881b      	ldrh	r3, [r3, #0]
    cb8c:	b2d9      	uxtb	r1, r3
    cb8e:	4b12      	ldr	r3, [pc, #72]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cb90:	2282      	movs	r2, #130	; 0x82
    cb92:	0092      	lsls	r2, r2, #2
    cb94:	18ba      	adds	r2, r7, r2
    cb96:	18d2      	adds	r2, r2, r3
    cb98:	2381      	movs	r3, #129	; 0x81
    cb9a:	009b      	lsls	r3, r3, #2
    cb9c:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cb9e:	4b0e      	ldr	r3, [pc, #56]	; (cbd8 <vesc_get_fw_version+0xbc>)
    cba0:	2282      	movs	r2, #130	; 0x82
    cba2:	0092      	lsls	r2, r2, #2
    cba4:	18ba      	adds	r2, r7, r2
    cba6:	18d4      	adds	r4, r2, r3
    cba8:	466b      	mov	r3, sp
    cbaa:	0018      	movs	r0, r3
    cbac:	0021      	movs	r1, r4
    cbae:	3110      	adds	r1, #16
    cbb0:	23fb      	movs	r3, #251	; 0xfb
    cbb2:	005b      	lsls	r3, r3, #1
    cbb4:	001a      	movs	r2, r3
    cbb6:	4b0d      	ldr	r3, [pc, #52]	; (cbec <vesc_get_fw_version+0xd0>)
    cbb8:	4798      	blx	r3
    cbba:	6820      	ldr	r0, [r4, #0]
    cbbc:	6861      	ldr	r1, [r4, #4]
    cbbe:	68a2      	ldr	r2, [r4, #8]
    cbc0:	68e3      	ldr	r3, [r4, #12]
    cbc2:	4c0b      	ldr	r4, [pc, #44]	; (cbf0 <vesc_get_fw_version+0xd4>)
    cbc4:	47a0      	blx	r4
}
    cbc6:	46c0      	nop			; (mov r8, r8)
    cbc8:	46bd      	mov	sp, r7
    cbca:	2383      	movs	r3, #131	; 0x83
    cbcc:	009b      	lsls	r3, r3, #2
    cbce:	449d      	add	sp, r3
    cbd0:	bd90      	pop	{r4, r7, pc}
    cbd2:	46c0      	nop			; (mov r8, r8)
    cbd4:	fffffbfc 	.word	0xfffffbfc
    cbd8:	fffffdf8 	.word	0xfffffdf8
    cbdc:	2000033a 	.word	0x2000033a
    cbe0:	00000206 	.word	0x00000206
    cbe4:	0000b86d 	.word	0x0000b86d
    cbe8:	00000203 	.word	0x00000203
    cbec:	000170a5 	.word	0x000170a5
    cbf0:	0000b9c1 	.word	0x0000b9c1

0000cbf4 <vesc_get_vals>:

void vesc_get_vals(){
    cbf4:	b590      	push	{r4, r7, lr}
    cbf6:	4c6a      	ldr	r4, [pc, #424]	; (cda0 <vesc_get_vals+0x1ac>)
    cbf8:	44a5      	add	sp, r4
    cbfa:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;
	
	send_pack.start = 0x02;
    cbfc:	4b69      	ldr	r3, [pc, #420]	; (cda4 <vesc_get_vals+0x1b0>)
    cbfe:	2284      	movs	r2, #132	; 0x84
    cc00:	0092      	lsls	r2, r2, #2
    cc02:	4694      	mov	ip, r2
    cc04:	44bc      	add	ip, r7
    cc06:	4463      	add	r3, ip
    cc08:	2202      	movs	r2, #2
    cc0a:	701a      	strb	r2, [r3, #0]
	if(latest_vesc_vals.FW_VERSION_MINOR >= 48 && latest_vesc_vals.FW_VERSION_MINOR < 100){
    cc0c:	4b66      	ldr	r3, [pc, #408]	; (cda8 <vesc_get_vals+0x1b4>)
    cc0e:	2235      	movs	r2, #53	; 0x35
    cc10:	5c9b      	ldrb	r3, [r3, r2]
    cc12:	2b2f      	cmp	r3, #47	; 0x2f
    cc14:	d972      	bls.n	ccfc <vesc_get_vals+0x108>
    cc16:	4b64      	ldr	r3, [pc, #400]	; (cda8 <vesc_get_vals+0x1b4>)
    cc18:	2235      	movs	r2, #53	; 0x35
    cc1a:	5c9b      	ldrb	r3, [r3, r2]
    cc1c:	2b63      	cmp	r3, #99	; 0x63
    cc1e:	d86d      	bhi.n	ccfc <vesc_get_vals+0x108>
		send_pack.len[0] = 0x05;
    cc20:	4b60      	ldr	r3, [pc, #384]	; (cda4 <vesc_get_vals+0x1b0>)
    cc22:	2284      	movs	r2, #132	; 0x84
    cc24:	0092      	lsls	r2, r2, #2
    cc26:	4694      	mov	ip, r2
    cc28:	44bc      	add	ip, r7
    cc2a:	4463      	add	r3, ip
    cc2c:	2205      	movs	r2, #5
    cc2e:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_VALUES_SELECTIVE;
    cc30:	4b5e      	ldr	r3, [pc, #376]	; (cdac <vesc_get_vals+0x1b8>)
    cc32:	781a      	ldrb	r2, [r3, #0]
    cc34:	4b5b      	ldr	r3, [pc, #364]	; (cda4 <vesc_get_vals+0x1b0>)
    cc36:	2184      	movs	r1, #132	; 0x84
    cc38:	0089      	lsls	r1, r1, #2
    cc3a:	468c      	mov	ip, r1
    cc3c:	44bc      	add	ip, r7
    cc3e:	4463      	add	r3, ip
    cc40:	70da      	strb	r2, [r3, #3]
		int32_t mask = (uint32_t)0b0001011111111001101;
    cc42:	4b5b      	ldr	r3, [pc, #364]	; (cdb0 <vesc_get_vals+0x1bc>)
    cc44:	2283      	movs	r2, #131	; 0x83
    cc46:	0092      	lsls	r2, r2, #2
    cc48:	18ba      	adds	r2, r7, r2
    cc4a:	6013      	str	r3, [r2, #0]
		send_pack.payload[1] = (mask>>24)&0xFF;
    cc4c:	2383      	movs	r3, #131	; 0x83
    cc4e:	009b      	lsls	r3, r3, #2
    cc50:	18fb      	adds	r3, r7, r3
    cc52:	681b      	ldr	r3, [r3, #0]
    cc54:	0e1b      	lsrs	r3, r3, #24
    cc56:	b2da      	uxtb	r2, r3
    cc58:	4b52      	ldr	r3, [pc, #328]	; (cda4 <vesc_get_vals+0x1b0>)
    cc5a:	2184      	movs	r1, #132	; 0x84
    cc5c:	0089      	lsls	r1, r1, #2
    cc5e:	468c      	mov	ip, r1
    cc60:	44bc      	add	ip, r7
    cc62:	4463      	add	r3, ip
    cc64:	711a      	strb	r2, [r3, #4]
		send_pack.payload[2] = (mask>>16)&0xFF;
    cc66:	2383      	movs	r3, #131	; 0x83
    cc68:	009b      	lsls	r3, r3, #2
    cc6a:	18fb      	adds	r3, r7, r3
    cc6c:	681b      	ldr	r3, [r3, #0]
    cc6e:	141b      	asrs	r3, r3, #16
    cc70:	b2da      	uxtb	r2, r3
    cc72:	4b4c      	ldr	r3, [pc, #304]	; (cda4 <vesc_get_vals+0x1b0>)
    cc74:	2184      	movs	r1, #132	; 0x84
    cc76:	0089      	lsls	r1, r1, #2
    cc78:	468c      	mov	ip, r1
    cc7a:	44bc      	add	ip, r7
    cc7c:	4463      	add	r3, ip
    cc7e:	715a      	strb	r2, [r3, #5]
		send_pack.payload[3] = (mask>>8)&0xFF;
    cc80:	2383      	movs	r3, #131	; 0x83
    cc82:	009b      	lsls	r3, r3, #2
    cc84:	18fb      	adds	r3, r7, r3
    cc86:	681b      	ldr	r3, [r3, #0]
    cc88:	121b      	asrs	r3, r3, #8
    cc8a:	b2da      	uxtb	r2, r3
    cc8c:	4b45      	ldr	r3, [pc, #276]	; (cda4 <vesc_get_vals+0x1b0>)
    cc8e:	2184      	movs	r1, #132	; 0x84
    cc90:	0089      	lsls	r1, r1, #2
    cc92:	468c      	mov	ip, r1
    cc94:	44bc      	add	ip, r7
    cc96:	4463      	add	r3, ip
    cc98:	719a      	strb	r2, [r3, #6]
		send_pack.payload[4] = (mask&0xFF);
    cc9a:	2383      	movs	r3, #131	; 0x83
    cc9c:	009b      	lsls	r3, r3, #2
    cc9e:	18fb      	adds	r3, r7, r3
    cca0:	681b      	ldr	r3, [r3, #0]
    cca2:	b2da      	uxtb	r2, r3
    cca4:	4b3f      	ldr	r3, [pc, #252]	; (cda4 <vesc_get_vals+0x1b0>)
    cca6:	2184      	movs	r1, #132	; 0x84
    cca8:	0089      	lsls	r1, r1, #2
    ccaa:	468c      	mov	ip, r1
    ccac:	44bc      	add	ip, r7
    ccae:	4463      	add	r3, ip
    ccb0:	71da      	strb	r2, [r3, #7]
		uint16_t crc = crc16(send_pack.payload, 5);
    ccb2:	4b40      	ldr	r3, [pc, #256]	; (cdb4 <vesc_get_vals+0x1c0>)
    ccb4:	18fc      	adds	r4, r7, r3
    ccb6:	003b      	movs	r3, r7
    ccb8:	3303      	adds	r3, #3
    ccba:	2105      	movs	r1, #5
    ccbc:	0018      	movs	r0, r3
    ccbe:	4b3e      	ldr	r3, [pc, #248]	; (cdb8 <vesc_get_vals+0x1c4>)
    ccc0:	4798      	blx	r3
    ccc2:	0003      	movs	r3, r0
    ccc4:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    ccc6:	4b3b      	ldr	r3, [pc, #236]	; (cdb4 <vesc_get_vals+0x1c0>)
    ccc8:	18fb      	adds	r3, r7, r3
    ccca:	881b      	ldrh	r3, [r3, #0]
    cccc:	0a1b      	lsrs	r3, r3, #8
    ccce:	b29b      	uxth	r3, r3
    ccd0:	b2d9      	uxtb	r1, r3
    ccd2:	4b34      	ldr	r3, [pc, #208]	; (cda4 <vesc_get_vals+0x1b0>)
    ccd4:	2284      	movs	r2, #132	; 0x84
    ccd6:	0092      	lsls	r2, r2, #2
    ccd8:	4694      	mov	ip, r2
    ccda:	44bc      	add	ip, r7
    ccdc:	4463      	add	r3, ip
    ccde:	4a37      	ldr	r2, [pc, #220]	; (cdbc <vesc_get_vals+0x1c8>)
    cce0:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cce2:	4b34      	ldr	r3, [pc, #208]	; (cdb4 <vesc_get_vals+0x1c0>)
    cce4:	18fb      	adds	r3, r7, r3
    cce6:	881b      	ldrh	r3, [r3, #0]
    cce8:	b2d9      	uxtb	r1, r3
    ccea:	4b2e      	ldr	r3, [pc, #184]	; (cda4 <vesc_get_vals+0x1b0>)
    ccec:	2284      	movs	r2, #132	; 0x84
    ccee:	0092      	lsls	r2, r2, #2
    ccf0:	18ba      	adds	r2, r7, r2
    ccf2:	18d2      	adds	r2, r2, r3
    ccf4:	2381      	movs	r3, #129	; 0x81
    ccf6:	009b      	lsls	r3, r3, #2
    ccf8:	54d1      	strb	r1, [r2, r3]
	if(latest_vesc_vals.FW_VERSION_MINOR >= 48 && latest_vesc_vals.FW_VERSION_MINOR < 100){
    ccfa:	e037      	b.n	cd6c <vesc_get_vals+0x178>
	} else {
		send_pack.len[0] = 0x01;
    ccfc:	4b29      	ldr	r3, [pc, #164]	; (cda4 <vesc_get_vals+0x1b0>)
    ccfe:	2284      	movs	r2, #132	; 0x84
    cd00:	0092      	lsls	r2, r2, #2
    cd02:	4694      	mov	ip, r2
    cd04:	44bc      	add	ip, r7
    cd06:	4463      	add	r3, ip
    cd08:	2201      	movs	r2, #1
    cd0a:	705a      	strb	r2, [r3, #1]
		send_pack.payload[0] = COMM_GET_VALUES;
    cd0c:	4b2c      	ldr	r3, [pc, #176]	; (cdc0 <vesc_get_vals+0x1cc>)
    cd0e:	781a      	ldrb	r2, [r3, #0]
    cd10:	4b24      	ldr	r3, [pc, #144]	; (cda4 <vesc_get_vals+0x1b0>)
    cd12:	2184      	movs	r1, #132	; 0x84
    cd14:	0089      	lsls	r1, r1, #2
    cd16:	468c      	mov	ip, r1
    cd18:	44bc      	add	ip, r7
    cd1a:	4463      	add	r3, ip
    cd1c:	70da      	strb	r2, [r3, #3]
		uint16_t crc = crc16(send_pack.payload, 1);
    cd1e:	2382      	movs	r3, #130	; 0x82
    cd20:	009b      	lsls	r3, r3, #2
    cd22:	18fc      	adds	r4, r7, r3
    cd24:	003b      	movs	r3, r7
    cd26:	3303      	adds	r3, #3
    cd28:	2101      	movs	r1, #1
    cd2a:	0018      	movs	r0, r3
    cd2c:	4b22      	ldr	r3, [pc, #136]	; (cdb8 <vesc_get_vals+0x1c4>)
    cd2e:	4798      	blx	r3
    cd30:	0003      	movs	r3, r0
    cd32:	8023      	strh	r3, [r4, #0]
		send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cd34:	2382      	movs	r3, #130	; 0x82
    cd36:	009b      	lsls	r3, r3, #2
    cd38:	18fb      	adds	r3, r7, r3
    cd3a:	881b      	ldrh	r3, [r3, #0]
    cd3c:	0a1b      	lsrs	r3, r3, #8
    cd3e:	b29b      	uxth	r3, r3
    cd40:	b2d9      	uxtb	r1, r3
    cd42:	4b18      	ldr	r3, [pc, #96]	; (cda4 <vesc_get_vals+0x1b0>)
    cd44:	2284      	movs	r2, #132	; 0x84
    cd46:	0092      	lsls	r2, r2, #2
    cd48:	4694      	mov	ip, r2
    cd4a:	44bc      	add	ip, r7
    cd4c:	4463      	add	r3, ip
    cd4e:	4a1b      	ldr	r2, [pc, #108]	; (cdbc <vesc_get_vals+0x1c8>)
    cd50:	5499      	strb	r1, [r3, r2]
		send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cd52:	2382      	movs	r3, #130	; 0x82
    cd54:	009b      	lsls	r3, r3, #2
    cd56:	18fb      	adds	r3, r7, r3
    cd58:	881b      	ldrh	r3, [r3, #0]
    cd5a:	b2d9      	uxtb	r1, r3
    cd5c:	4b11      	ldr	r3, [pc, #68]	; (cda4 <vesc_get_vals+0x1b0>)
    cd5e:	2284      	movs	r2, #132	; 0x84
    cd60:	0092      	lsls	r2, r2, #2
    cd62:	18ba      	adds	r2, r7, r2
    cd64:	18d2      	adds	r2, r2, r3
    cd66:	2381      	movs	r3, #129	; 0x81
    cd68:	009b      	lsls	r3, r3, #2
    cd6a:	54d1      	strb	r1, [r2, r3]
	}

	send_packet(send_pack);
    cd6c:	4b0d      	ldr	r3, [pc, #52]	; (cda4 <vesc_get_vals+0x1b0>)
    cd6e:	2284      	movs	r2, #132	; 0x84
    cd70:	0092      	lsls	r2, r2, #2
    cd72:	18ba      	adds	r2, r7, r2
    cd74:	18d4      	adds	r4, r2, r3
    cd76:	466b      	mov	r3, sp
    cd78:	0018      	movs	r0, r3
    cd7a:	0021      	movs	r1, r4
    cd7c:	3110      	adds	r1, #16
    cd7e:	23fb      	movs	r3, #251	; 0xfb
    cd80:	005b      	lsls	r3, r3, #1
    cd82:	001a      	movs	r2, r3
    cd84:	4b0f      	ldr	r3, [pc, #60]	; (cdc4 <vesc_get_vals+0x1d0>)
    cd86:	4798      	blx	r3
    cd88:	6820      	ldr	r0, [r4, #0]
    cd8a:	6861      	ldr	r1, [r4, #4]
    cd8c:	68a2      	ldr	r2, [r4, #8]
    cd8e:	68e3      	ldr	r3, [r4, #12]
    cd90:	4c0d      	ldr	r4, [pc, #52]	; (cdc8 <vesc_get_vals+0x1d4>)
    cd92:	47a0      	blx	r4
}
    cd94:	46c0      	nop			; (mov r8, r8)
    cd96:	46bd      	mov	sp, r7
    cd98:	2385      	movs	r3, #133	; 0x85
    cd9a:	009b      	lsls	r3, r3, #2
    cd9c:	449d      	add	sp, r3
    cd9e:	bd90      	pop	{r4, r7, pc}
    cda0:	fffffbf4 	.word	0xfffffbf4
    cda4:	fffffdf0 	.word	0xfffffdf0
    cda8:	20000958 	.word	0x20000958
    cdac:	20000341 	.word	0x20000341
    cdb0:	0000bfcd 	.word	0x0000bfcd
    cdb4:	0000020a 	.word	0x0000020a
    cdb8:	0000b86d 	.word	0x0000b86d
    cdbc:	00000203 	.word	0x00000203
    cdc0:	2000033b 	.word	0x2000033b
    cdc4:	000170a5 	.word	0x000170a5
    cdc8:	0000b9c1 	.word	0x0000b9c1

0000cdcc <vesc_get_mcconf>:

void vesc_get_mcconf(){
    cdcc:	b590      	push	{r4, r7, lr}
    cdce:	4c2d      	ldr	r4, [pc, #180]	; (ce84 <vesc_get_mcconf+0xb8>)
    cdd0:	44a5      	add	sp, r4
    cdd2:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cdd4:	4b2c      	ldr	r3, [pc, #176]	; (ce88 <vesc_get_mcconf+0xbc>)
    cdd6:	2282      	movs	r2, #130	; 0x82
    cdd8:	0092      	lsls	r2, r2, #2
    cdda:	4694      	mov	ip, r2
    cddc:	44bc      	add	ip, r7
    cdde:	4463      	add	r3, ip
    cde0:	2202      	movs	r2, #2
    cde2:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cde4:	4b28      	ldr	r3, [pc, #160]	; (ce88 <vesc_get_mcconf+0xbc>)
    cde6:	2282      	movs	r2, #130	; 0x82
    cde8:	0092      	lsls	r2, r2, #2
    cdea:	4694      	mov	ip, r2
    cdec:	44bc      	add	ip, r7
    cdee:	4463      	add	r3, ip
    cdf0:	2201      	movs	r2, #1
    cdf2:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_MCCONF;
    cdf4:	4b25      	ldr	r3, [pc, #148]	; (ce8c <vesc_get_mcconf+0xc0>)
    cdf6:	781a      	ldrb	r2, [r3, #0]
    cdf8:	4b23      	ldr	r3, [pc, #140]	; (ce88 <vesc_get_mcconf+0xbc>)
    cdfa:	2182      	movs	r1, #130	; 0x82
    cdfc:	0089      	lsls	r1, r1, #2
    cdfe:	468c      	mov	ip, r1
    ce00:	44bc      	add	ip, r7
    ce02:	4463      	add	r3, ip
    ce04:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    ce06:	4b22      	ldr	r3, [pc, #136]	; (ce90 <vesc_get_mcconf+0xc4>)
    ce08:	18fc      	adds	r4, r7, r3
    ce0a:	003b      	movs	r3, r7
    ce0c:	3303      	adds	r3, #3
    ce0e:	2101      	movs	r1, #1
    ce10:	0018      	movs	r0, r3
    ce12:	4b20      	ldr	r3, [pc, #128]	; (ce94 <vesc_get_mcconf+0xc8>)
    ce14:	4798      	blx	r3
    ce16:	0003      	movs	r3, r0
    ce18:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    ce1a:	4b1d      	ldr	r3, [pc, #116]	; (ce90 <vesc_get_mcconf+0xc4>)
    ce1c:	18fb      	adds	r3, r7, r3
    ce1e:	881b      	ldrh	r3, [r3, #0]
    ce20:	0a1b      	lsrs	r3, r3, #8
    ce22:	b29b      	uxth	r3, r3
    ce24:	b2d9      	uxtb	r1, r3
    ce26:	4b18      	ldr	r3, [pc, #96]	; (ce88 <vesc_get_mcconf+0xbc>)
    ce28:	2282      	movs	r2, #130	; 0x82
    ce2a:	0092      	lsls	r2, r2, #2
    ce2c:	4694      	mov	ip, r2
    ce2e:	44bc      	add	ip, r7
    ce30:	4463      	add	r3, ip
    ce32:	4a19      	ldr	r2, [pc, #100]	; (ce98 <vesc_get_mcconf+0xcc>)
    ce34:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    ce36:	4b16      	ldr	r3, [pc, #88]	; (ce90 <vesc_get_mcconf+0xc4>)
    ce38:	18fb      	adds	r3, r7, r3
    ce3a:	881b      	ldrh	r3, [r3, #0]
    ce3c:	b2d9      	uxtb	r1, r3
    ce3e:	4b12      	ldr	r3, [pc, #72]	; (ce88 <vesc_get_mcconf+0xbc>)
    ce40:	2282      	movs	r2, #130	; 0x82
    ce42:	0092      	lsls	r2, r2, #2
    ce44:	18ba      	adds	r2, r7, r2
    ce46:	18d2      	adds	r2, r2, r3
    ce48:	2381      	movs	r3, #129	; 0x81
    ce4a:	009b      	lsls	r3, r3, #2
    ce4c:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    ce4e:	4b0e      	ldr	r3, [pc, #56]	; (ce88 <vesc_get_mcconf+0xbc>)
    ce50:	2282      	movs	r2, #130	; 0x82
    ce52:	0092      	lsls	r2, r2, #2
    ce54:	18ba      	adds	r2, r7, r2
    ce56:	18d4      	adds	r4, r2, r3
    ce58:	466b      	mov	r3, sp
    ce5a:	0018      	movs	r0, r3
    ce5c:	0021      	movs	r1, r4
    ce5e:	3110      	adds	r1, #16
    ce60:	23fb      	movs	r3, #251	; 0xfb
    ce62:	005b      	lsls	r3, r3, #1
    ce64:	001a      	movs	r2, r3
    ce66:	4b0d      	ldr	r3, [pc, #52]	; (ce9c <vesc_get_mcconf+0xd0>)
    ce68:	4798      	blx	r3
    ce6a:	6820      	ldr	r0, [r4, #0]
    ce6c:	6861      	ldr	r1, [r4, #4]
    ce6e:	68a2      	ldr	r2, [r4, #8]
    ce70:	68e3      	ldr	r3, [r4, #12]
    ce72:	4c0b      	ldr	r4, [pc, #44]	; (cea0 <vesc_get_mcconf+0xd4>)
    ce74:	47a0      	blx	r4
}
    ce76:	46c0      	nop			; (mov r8, r8)
    ce78:	46bd      	mov	sp, r7
    ce7a:	2383      	movs	r3, #131	; 0x83
    ce7c:	009b      	lsls	r3, r3, #2
    ce7e:	449d      	add	sp, r3
    ce80:	bd90      	pop	{r4, r7, pc}
    ce82:	46c0      	nop			; (mov r8, r8)
    ce84:	fffffbfc 	.word	0xfffffbfc
    ce88:	fffffdf8 	.word	0xfffffdf8
    ce8c:	2000033c 	.word	0x2000033c
    ce90:	00000206 	.word	0x00000206
    ce94:	0000b86d 	.word	0x0000b86d
    ce98:	00000203 	.word	0x00000203
    ce9c:	000170a5 	.word	0x000170a5
    cea0:	0000b9c1 	.word	0x0000b9c1

0000cea4 <vesc_get_pwm>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_get_pwm(){
    cea4:	b590      	push	{r4, r7, lr}
    cea6:	4c2d      	ldr	r4, [pc, #180]	; (cf5c <vesc_get_pwm+0xb8>)
    cea8:	44a5      	add	sp, r4
    ceaa:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    ceac:	4b2c      	ldr	r3, [pc, #176]	; (cf60 <vesc_get_pwm+0xbc>)
    ceae:	2282      	movs	r2, #130	; 0x82
    ceb0:	0092      	lsls	r2, r2, #2
    ceb2:	4694      	mov	ip, r2
    ceb4:	44bc      	add	ip, r7
    ceb6:	4463      	add	r3, ip
    ceb8:	2202      	movs	r2, #2
    ceba:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cebc:	4b28      	ldr	r3, [pc, #160]	; (cf60 <vesc_get_pwm+0xbc>)
    cebe:	2282      	movs	r2, #130	; 0x82
    cec0:	0092      	lsls	r2, r2, #2
    cec2:	4694      	mov	ip, r2
    cec4:	44bc      	add	ip, r7
    cec6:	4463      	add	r3, ip
    cec8:	2201      	movs	r2, #1
    ceca:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_DECODED_PPM;
    cecc:	4b25      	ldr	r3, [pc, #148]	; (cf64 <vesc_get_pwm+0xc0>)
    cece:	781a      	ldrb	r2, [r3, #0]
    ced0:	4b23      	ldr	r3, [pc, #140]	; (cf60 <vesc_get_pwm+0xbc>)
    ced2:	2182      	movs	r1, #130	; 0x82
    ced4:	0089      	lsls	r1, r1, #2
    ced6:	468c      	mov	ip, r1
    ced8:	44bc      	add	ip, r7
    ceda:	4463      	add	r3, ip
    cedc:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cede:	4b22      	ldr	r3, [pc, #136]	; (cf68 <vesc_get_pwm+0xc4>)
    cee0:	18fc      	adds	r4, r7, r3
    cee2:	003b      	movs	r3, r7
    cee4:	3303      	adds	r3, #3
    cee6:	2101      	movs	r1, #1
    cee8:	0018      	movs	r0, r3
    ceea:	4b20      	ldr	r3, [pc, #128]	; (cf6c <vesc_get_pwm+0xc8>)
    ceec:	4798      	blx	r3
    ceee:	0003      	movs	r3, r0
    cef0:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cef2:	4b1d      	ldr	r3, [pc, #116]	; (cf68 <vesc_get_pwm+0xc4>)
    cef4:	18fb      	adds	r3, r7, r3
    cef6:	881b      	ldrh	r3, [r3, #0]
    cef8:	0a1b      	lsrs	r3, r3, #8
    cefa:	b29b      	uxth	r3, r3
    cefc:	b2d9      	uxtb	r1, r3
    cefe:	4b18      	ldr	r3, [pc, #96]	; (cf60 <vesc_get_pwm+0xbc>)
    cf00:	2282      	movs	r2, #130	; 0x82
    cf02:	0092      	lsls	r2, r2, #2
    cf04:	4694      	mov	ip, r2
    cf06:	44bc      	add	ip, r7
    cf08:	4463      	add	r3, ip
    cf0a:	4a19      	ldr	r2, [pc, #100]	; (cf70 <vesc_get_pwm+0xcc>)
    cf0c:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cf0e:	4b16      	ldr	r3, [pc, #88]	; (cf68 <vesc_get_pwm+0xc4>)
    cf10:	18fb      	adds	r3, r7, r3
    cf12:	881b      	ldrh	r3, [r3, #0]
    cf14:	b2d9      	uxtb	r1, r3
    cf16:	4b12      	ldr	r3, [pc, #72]	; (cf60 <vesc_get_pwm+0xbc>)
    cf18:	2282      	movs	r2, #130	; 0x82
    cf1a:	0092      	lsls	r2, r2, #2
    cf1c:	18ba      	adds	r2, r7, r2
    cf1e:	18d2      	adds	r2, r2, r3
    cf20:	2381      	movs	r3, #129	; 0x81
    cf22:	009b      	lsls	r3, r3, #2
    cf24:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cf26:	4b0e      	ldr	r3, [pc, #56]	; (cf60 <vesc_get_pwm+0xbc>)
    cf28:	2282      	movs	r2, #130	; 0x82
    cf2a:	0092      	lsls	r2, r2, #2
    cf2c:	18ba      	adds	r2, r7, r2
    cf2e:	18d4      	adds	r4, r2, r3
    cf30:	466b      	mov	r3, sp
    cf32:	0018      	movs	r0, r3
    cf34:	0021      	movs	r1, r4
    cf36:	3110      	adds	r1, #16
    cf38:	23fb      	movs	r3, #251	; 0xfb
    cf3a:	005b      	lsls	r3, r3, #1
    cf3c:	001a      	movs	r2, r3
    cf3e:	4b0d      	ldr	r3, [pc, #52]	; (cf74 <vesc_get_pwm+0xd0>)
    cf40:	4798      	blx	r3
    cf42:	6820      	ldr	r0, [r4, #0]
    cf44:	6861      	ldr	r1, [r4, #4]
    cf46:	68a2      	ldr	r2, [r4, #8]
    cf48:	68e3      	ldr	r3, [r4, #12]
    cf4a:	4c0b      	ldr	r4, [pc, #44]	; (cf78 <vesc_get_pwm+0xd4>)
    cf4c:	47a0      	blx	r4
}
    cf4e:	46c0      	nop			; (mov r8, r8)
    cf50:	46bd      	mov	sp, r7
    cf52:	2383      	movs	r3, #131	; 0x83
    cf54:	009b      	lsls	r3, r3, #2
    cf56:	449d      	add	sp, r3
    cf58:	bd90      	pop	{r4, r7, pc}
    cf5a:	46c0      	nop			; (mov r8, r8)
    cf5c:	fffffbfc 	.word	0xfffffbfc
    cf60:	fffffdf8 	.word	0xfffffdf8
    cf64:	2000033e 	.word	0x2000033e
    cf68:	00000206 	.word	0x00000206
    cf6c:	0000b86d 	.word	0x0000b86d
    cf70:	00000203 	.word	0x00000203
    cf74:	000170a5 	.word	0x000170a5
    cf78:	0000b9c1 	.word	0x0000b9c1

0000cf7c <vesc_get_chuck>:

void vesc_get_chuck(){
    cf7c:	b590      	push	{r4, r7, lr}
    cf7e:	4c2d      	ldr	r4, [pc, #180]	; (d034 <vesc_get_chuck+0xb8>)
    cf80:	44a5      	add	sp, r4
    cf82:	af7e      	add	r7, sp, #504	; 0x1f8
	struct uart_packet send_pack;

	send_pack.start = 0x02;
    cf84:	4b2c      	ldr	r3, [pc, #176]	; (d038 <vesc_get_chuck+0xbc>)
    cf86:	2282      	movs	r2, #130	; 0x82
    cf88:	0092      	lsls	r2, r2, #2
    cf8a:	4694      	mov	ip, r2
    cf8c:	44bc      	add	ip, r7
    cf8e:	4463      	add	r3, ip
    cf90:	2202      	movs	r2, #2
    cf92:	701a      	strb	r2, [r3, #0]
	send_pack.len[0] = 0x01;
    cf94:	4b28      	ldr	r3, [pc, #160]	; (d038 <vesc_get_chuck+0xbc>)
    cf96:	2282      	movs	r2, #130	; 0x82
    cf98:	0092      	lsls	r2, r2, #2
    cf9a:	4694      	mov	ip, r2
    cf9c:	44bc      	add	ip, r7
    cf9e:	4463      	add	r3, ip
    cfa0:	2201      	movs	r2, #1
    cfa2:	705a      	strb	r2, [r3, #1]
	send_pack.payload[0] = COMM_GET_DECODED_CHUK;
    cfa4:	4b25      	ldr	r3, [pc, #148]	; (d03c <vesc_get_chuck+0xc0>)
    cfa6:	781a      	ldrb	r2, [r3, #0]
    cfa8:	4b23      	ldr	r3, [pc, #140]	; (d038 <vesc_get_chuck+0xbc>)
    cfaa:	2182      	movs	r1, #130	; 0x82
    cfac:	0089      	lsls	r1, r1, #2
    cfae:	468c      	mov	ip, r1
    cfb0:	44bc      	add	ip, r7
    cfb2:	4463      	add	r3, ip
    cfb4:	70da      	strb	r2, [r3, #3]
	uint16_t crc = crc16(send_pack.payload, 1);
    cfb6:	4b22      	ldr	r3, [pc, #136]	; (d040 <vesc_get_chuck+0xc4>)
    cfb8:	18fc      	adds	r4, r7, r3
    cfba:	003b      	movs	r3, r7
    cfbc:	3303      	adds	r3, #3
    cfbe:	2101      	movs	r1, #1
    cfc0:	0018      	movs	r0, r3
    cfc2:	4b20      	ldr	r3, [pc, #128]	; (d044 <vesc_get_chuck+0xc8>)
    cfc4:	4798      	blx	r3
    cfc6:	0003      	movs	r3, r0
    cfc8:	8023      	strh	r3, [r4, #0]
	send_pack.crc[0] = (uint8_t)((crc&0xFF00)>>8);
    cfca:	4b1d      	ldr	r3, [pc, #116]	; (d040 <vesc_get_chuck+0xc4>)
    cfcc:	18fb      	adds	r3, r7, r3
    cfce:	881b      	ldrh	r3, [r3, #0]
    cfd0:	0a1b      	lsrs	r3, r3, #8
    cfd2:	b29b      	uxth	r3, r3
    cfd4:	b2d9      	uxtb	r1, r3
    cfd6:	4b18      	ldr	r3, [pc, #96]	; (d038 <vesc_get_chuck+0xbc>)
    cfd8:	2282      	movs	r2, #130	; 0x82
    cfda:	0092      	lsls	r2, r2, #2
    cfdc:	4694      	mov	ip, r2
    cfde:	44bc      	add	ip, r7
    cfe0:	4463      	add	r3, ip
    cfe2:	4a19      	ldr	r2, [pc, #100]	; (d048 <vesc_get_chuck+0xcc>)
    cfe4:	5499      	strb	r1, [r3, r2]
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);
    cfe6:	4b16      	ldr	r3, [pc, #88]	; (d040 <vesc_get_chuck+0xc4>)
    cfe8:	18fb      	adds	r3, r7, r3
    cfea:	881b      	ldrh	r3, [r3, #0]
    cfec:	b2d9      	uxtb	r1, r3
    cfee:	4b12      	ldr	r3, [pc, #72]	; (d038 <vesc_get_chuck+0xbc>)
    cff0:	2282      	movs	r2, #130	; 0x82
    cff2:	0092      	lsls	r2, r2, #2
    cff4:	18ba      	adds	r2, r7, r2
    cff6:	18d2      	adds	r2, r2, r3
    cff8:	2381      	movs	r3, #129	; 0x81
    cffa:	009b      	lsls	r3, r3, #2
    cffc:	54d1      	strb	r1, [r2, r3]

	send_packet(send_pack);
    cffe:	4b0e      	ldr	r3, [pc, #56]	; (d038 <vesc_get_chuck+0xbc>)
    d000:	2282      	movs	r2, #130	; 0x82
    d002:	0092      	lsls	r2, r2, #2
    d004:	18ba      	adds	r2, r7, r2
    d006:	18d4      	adds	r4, r2, r3
    d008:	466b      	mov	r3, sp
    d00a:	0018      	movs	r0, r3
    d00c:	0021      	movs	r1, r4
    d00e:	3110      	adds	r1, #16
    d010:	23fb      	movs	r3, #251	; 0xfb
    d012:	005b      	lsls	r3, r3, #1
    d014:	001a      	movs	r2, r3
    d016:	4b0d      	ldr	r3, [pc, #52]	; (d04c <vesc_get_chuck+0xd0>)
    d018:	4798      	blx	r3
    d01a:	6820      	ldr	r0, [r4, #0]
    d01c:	6861      	ldr	r1, [r4, #4]
    d01e:	68a2      	ldr	r2, [r4, #8]
    d020:	68e3      	ldr	r3, [r4, #12]
    d022:	4c0b      	ldr	r4, [pc, #44]	; (d050 <vesc_get_chuck+0xd4>)
    d024:	47a0      	blx	r4
}
    d026:	46c0      	nop			; (mov r8, r8)
    d028:	46bd      	mov	sp, r7
    d02a:	2383      	movs	r3, #131	; 0x83
    d02c:	009b      	lsls	r3, r3, #2
    d02e:	449d      	add	sp, r3
    d030:	bd90      	pop	{r4, r7, pc}
    d032:	46c0      	nop			; (mov r8, r8)
    d034:	fffffbfc 	.word	0xfffffbfc
    d038:	fffffdf8 	.word	0xfffffdf8
    d03c:	2000033f 	.word	0x2000033f
    d040:	00000206 	.word	0x00000206
    d044:	0000b86d 	.word	0x0000b86d
    d048:	00000203 	.word	0x00000203
    d04c:	000170a5 	.word	0x000170a5
    d050:	0000b9c1 	.word	0x0000b9c1

0000d054 <vesc_read_all>:
	send_pack.crc[1] = (uint8_t)(crc&0x00FF);

	send_packet(send_pack);
}

void vesc_read_all(){
    d054:	b580      	push	{r7, lr}
    d056:	af00      	add	r7, sp, #0
	static uint8_t read_index = 0;
	if((millis()-vesc_usart_time) > vesc_usart_timeout)
    d058:	4b50      	ldr	r3, [pc, #320]	; (d19c <vesc_read_all+0x148>)
    d05a:	4798      	blx	r3
    d05c:	0002      	movs	r2, r0
    d05e:	4b50      	ldr	r3, [pc, #320]	; (d1a0 <vesc_read_all+0x14c>)
    d060:	681b      	ldr	r3, [r3, #0]
    d062:	1ad2      	subs	r2, r2, r3
    d064:	4b4f      	ldr	r3, [pc, #316]	; (d1a4 <vesc_read_all+0x150>)
    d066:	681b      	ldr	r3, [r3, #0]
    d068:	429a      	cmp	r2, r3
    d06a:	d902      	bls.n	d072 <vesc_read_all+0x1e>
		HOLD_FOR_REPLY = false;
    d06c:	4b4e      	ldr	r3, [pc, #312]	; (d1a8 <vesc_read_all+0x154>)
    d06e:	2200      	movs	r2, #0
    d070:	701a      	strb	r2, [r3, #0]

	switch(read_index){
    d072:	4b4e      	ldr	r3, [pc, #312]	; (d1ac <vesc_read_all+0x158>)
    d074:	781b      	ldrb	r3, [r3, #0]
    d076:	2b01      	cmp	r3, #1
    d078:	d026      	beq.n	d0c8 <vesc_read_all+0x74>
    d07a:	dc02      	bgt.n	d082 <vesc_read_all+0x2e>
    d07c:	2b00      	cmp	r3, #0
    d07e:	d005      	beq.n	d08c <vesc_read_all+0x38>
    d080:	e07d      	b.n	d17e <vesc_read_all+0x12a>
    d082:	2b02      	cmp	r3, #2
    d084:	d03e      	beq.n	d104 <vesc_read_all+0xb0>
    d086:	2b03      	cmp	r3, #3
    d088:	d05a      	beq.n	d140 <vesc_read_all+0xec>
    d08a:	e078      	b.n	d17e <vesc_read_all+0x12a>
		case 0:
		if(!READ_VESC_PWM){
    d08c:	4b48      	ldr	r3, [pc, #288]	; (d1b0 <vesc_read_all+0x15c>)
    d08e:	781b      	ldrb	r3, [r3, #0]
    d090:	2201      	movs	r2, #1
    d092:	4053      	eors	r3, r2
    d094:	b2db      	uxtb	r3, r3
    d096:	2b00      	cmp	r3, #0
    d098:	d006      	beq.n	d0a8 <vesc_read_all+0x54>
			read_index++;
    d09a:	4b44      	ldr	r3, [pc, #272]	; (d1ac <vesc_read_all+0x158>)
    d09c:	781b      	ldrb	r3, [r3, #0]
    d09e:	3301      	adds	r3, #1
    d0a0:	b2da      	uxtb	r2, r3
    d0a2:	4b42      	ldr	r3, [pc, #264]	; (d1ac <vesc_read_all+0x158>)
    d0a4:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_pwm();
		}
		break;
    d0a6:	e063      	b.n	d170 <vesc_read_all+0x11c>
		} else if(!HOLD_FOR_REPLY){
    d0a8:	4b3f      	ldr	r3, [pc, #252]	; (d1a8 <vesc_read_all+0x154>)
    d0aa:	781b      	ldrb	r3, [r3, #0]
    d0ac:	2201      	movs	r2, #1
    d0ae:	4053      	eors	r3, r2
    d0b0:	b2db      	uxtb	r3, r3
    d0b2:	2b00      	cmp	r3, #0
    d0b4:	d05c      	beq.n	d170 <vesc_read_all+0x11c>
			read_index++;
    d0b6:	4b3d      	ldr	r3, [pc, #244]	; (d1ac <vesc_read_all+0x158>)
    d0b8:	781b      	ldrb	r3, [r3, #0]
    d0ba:	3301      	adds	r3, #1
    d0bc:	b2da      	uxtb	r2, r3
    d0be:	4b3b      	ldr	r3, [pc, #236]	; (d1ac <vesc_read_all+0x158>)
    d0c0:	701a      	strb	r2, [r3, #0]
			vesc_get_pwm();
    d0c2:	4b3c      	ldr	r3, [pc, #240]	; (d1b4 <vesc_read_all+0x160>)
    d0c4:	4798      	blx	r3
		break;
    d0c6:	e053      	b.n	d170 <vesc_read_all+0x11c>
		case 1:
		if(!READ_VESC_FW){
    d0c8:	4b3b      	ldr	r3, [pc, #236]	; (d1b8 <vesc_read_all+0x164>)
    d0ca:	781b      	ldrb	r3, [r3, #0]
    d0cc:	2201      	movs	r2, #1
    d0ce:	4053      	eors	r3, r2
    d0d0:	b2db      	uxtb	r3, r3
    d0d2:	2b00      	cmp	r3, #0
    d0d4:	d006      	beq.n	d0e4 <vesc_read_all+0x90>
			read_index++;
    d0d6:	4b35      	ldr	r3, [pc, #212]	; (d1ac <vesc_read_all+0x158>)
    d0d8:	781b      	ldrb	r3, [r3, #0]
    d0da:	3301      	adds	r3, #1
    d0dc:	b2da      	uxtb	r2, r3
    d0de:	4b33      	ldr	r3, [pc, #204]	; (d1ac <vesc_read_all+0x158>)
    d0e0:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_fw_version();
		}
		break;
    d0e2:	e047      	b.n	d174 <vesc_read_all+0x120>
		} else if(!HOLD_FOR_REPLY){
    d0e4:	4b30      	ldr	r3, [pc, #192]	; (d1a8 <vesc_read_all+0x154>)
    d0e6:	781b      	ldrb	r3, [r3, #0]
    d0e8:	2201      	movs	r2, #1
    d0ea:	4053      	eors	r3, r2
    d0ec:	b2db      	uxtb	r3, r3
    d0ee:	2b00      	cmp	r3, #0
    d0f0:	d040      	beq.n	d174 <vesc_read_all+0x120>
			read_index++;
    d0f2:	4b2e      	ldr	r3, [pc, #184]	; (d1ac <vesc_read_all+0x158>)
    d0f4:	781b      	ldrb	r3, [r3, #0]
    d0f6:	3301      	adds	r3, #1
    d0f8:	b2da      	uxtb	r2, r3
    d0fa:	4b2c      	ldr	r3, [pc, #176]	; (d1ac <vesc_read_all+0x158>)
    d0fc:	701a      	strb	r2, [r3, #0]
			vesc_get_fw_version();
    d0fe:	4b2f      	ldr	r3, [pc, #188]	; (d1bc <vesc_read_all+0x168>)
    d100:	4798      	blx	r3
		break;
    d102:	e037      	b.n	d174 <vesc_read_all+0x120>
		case 2:
		if(!READ_VESC_VALS){
    d104:	4b2e      	ldr	r3, [pc, #184]	; (d1c0 <vesc_read_all+0x16c>)
    d106:	781b      	ldrb	r3, [r3, #0]
    d108:	2201      	movs	r2, #1
    d10a:	4053      	eors	r3, r2
    d10c:	b2db      	uxtb	r3, r3
    d10e:	2b00      	cmp	r3, #0
    d110:	d006      	beq.n	d120 <vesc_read_all+0xcc>
			read_index++;
    d112:	4b26      	ldr	r3, [pc, #152]	; (d1ac <vesc_read_all+0x158>)
    d114:	781b      	ldrb	r3, [r3, #0]
    d116:	3301      	adds	r3, #1
    d118:	b2da      	uxtb	r2, r3
    d11a:	4b24      	ldr	r3, [pc, #144]	; (d1ac <vesc_read_all+0x158>)
    d11c:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index++;
			vesc_get_vals();
		}
		break;
    d11e:	e02b      	b.n	d178 <vesc_read_all+0x124>
		} else if(!HOLD_FOR_REPLY){
    d120:	4b21      	ldr	r3, [pc, #132]	; (d1a8 <vesc_read_all+0x154>)
    d122:	781b      	ldrb	r3, [r3, #0]
    d124:	2201      	movs	r2, #1
    d126:	4053      	eors	r3, r2
    d128:	b2db      	uxtb	r3, r3
    d12a:	2b00      	cmp	r3, #0
    d12c:	d024      	beq.n	d178 <vesc_read_all+0x124>
			read_index++;
    d12e:	4b1f      	ldr	r3, [pc, #124]	; (d1ac <vesc_read_all+0x158>)
    d130:	781b      	ldrb	r3, [r3, #0]
    d132:	3301      	adds	r3, #1
    d134:	b2da      	uxtb	r2, r3
    d136:	4b1d      	ldr	r3, [pc, #116]	; (d1ac <vesc_read_all+0x158>)
    d138:	701a      	strb	r2, [r3, #0]
			vesc_get_vals();
    d13a:	4b22      	ldr	r3, [pc, #136]	; (d1c4 <vesc_read_all+0x170>)
    d13c:	4798      	blx	r3
		break;
    d13e:	e01b      	b.n	d178 <vesc_read_all+0x124>
		case 3:
		if(!READ_VESC_CHUCK){
    d140:	4b21      	ldr	r3, [pc, #132]	; (d1c8 <vesc_read_all+0x174>)
    d142:	781b      	ldrb	r3, [r3, #0]
    d144:	2201      	movs	r2, #1
    d146:	4053      	eors	r3, r2
    d148:	b2db      	uxtb	r3, r3
    d14a:	2b00      	cmp	r3, #0
    d14c:	d003      	beq.n	d156 <vesc_read_all+0x102>
			read_index=0;
    d14e:	4b17      	ldr	r3, [pc, #92]	; (d1ac <vesc_read_all+0x158>)
    d150:	2200      	movs	r2, #0
    d152:	701a      	strb	r2, [r3, #0]
		} else if(!HOLD_FOR_REPLY){
			read_index=0;
			vesc_get_chuck();
		}
		break;
    d154:	e012      	b.n	d17c <vesc_read_all+0x128>
		} else if(!HOLD_FOR_REPLY){
    d156:	4b14      	ldr	r3, [pc, #80]	; (d1a8 <vesc_read_all+0x154>)
    d158:	781b      	ldrb	r3, [r3, #0]
    d15a:	2201      	movs	r2, #1
    d15c:	4053      	eors	r3, r2
    d15e:	b2db      	uxtb	r3, r3
    d160:	2b00      	cmp	r3, #0
    d162:	d00b      	beq.n	d17c <vesc_read_all+0x128>
			read_index=0;
    d164:	4b11      	ldr	r3, [pc, #68]	; (d1ac <vesc_read_all+0x158>)
    d166:	2200      	movs	r2, #0
    d168:	701a      	strb	r2, [r3, #0]
			vesc_get_chuck();
    d16a:	4b18      	ldr	r3, [pc, #96]	; (d1cc <vesc_read_all+0x178>)
    d16c:	4798      	blx	r3
		break;
    d16e:	e005      	b.n	d17c <vesc_read_all+0x128>
		break;
    d170:	46c0      	nop			; (mov r8, r8)
    d172:	e004      	b.n	d17e <vesc_read_all+0x12a>
		break;
    d174:	46c0      	nop			; (mov r8, r8)
    d176:	e002      	b.n	d17e <vesc_read_all+0x12a>
		break;
    d178:	46c0      	nop			; (mov r8, r8)
    d17a:	e000      	b.n	d17e <vesc_read_all+0x12a>
		break;
    d17c:	46c0      	nop			; (mov r8, r8)
	}
	
	READ_VESC_PWM = false;
    d17e:	4b0c      	ldr	r3, [pc, #48]	; (d1b0 <vesc_read_all+0x15c>)
    d180:	2200      	movs	r2, #0
    d182:	701a      	strb	r2, [r3, #0]
	READ_VESC_FW = false;
    d184:	4b0c      	ldr	r3, [pc, #48]	; (d1b8 <vesc_read_all+0x164>)
    d186:	2200      	movs	r2, #0
    d188:	701a      	strb	r2, [r3, #0]
	READ_VESC_VALS = false;
    d18a:	4b0d      	ldr	r3, [pc, #52]	; (d1c0 <vesc_read_all+0x16c>)
    d18c:	2200      	movs	r2, #0
    d18e:	701a      	strb	r2, [r3, #0]
	READ_VESC_CHUCK = false;
    d190:	4b0d      	ldr	r3, [pc, #52]	; (d1c8 <vesc_read_all+0x174>)
    d192:	2200      	movs	r2, #0
    d194:	701a      	strb	r2, [r3, #0]
}
    d196:	46c0      	nop			; (mov r8, r8)
    d198:	46bd      	mov	sp, r7
    d19a:	bd80      	pop	{r7, pc}
    d19c:	0000b109 	.word	0x0000b109
    d1a0:	20000364 	.word	0x20000364
    d1a4:	200000ac 	.word	0x200000ac
    d1a8:	20000368 	.word	0x20000368
    d1ac:	200003e9 	.word	0x200003e9
    d1b0:	20000369 	.word	0x20000369
    d1b4:	0000cea5 	.word	0x0000cea5
    d1b8:	2000036c 	.word	0x2000036c
    d1bc:	0000cb1d 	.word	0x0000cb1d
    d1c0:	2000036b 	.word	0x2000036b
    d1c4:	0000cbf5 	.word	0x0000cbf5
    d1c8:	2000036a 	.word	0x2000036a
    d1cc:	0000cf7d 	.word	0x0000cf7d

0000d1d0 <detect_vesc_firmware>:


void detect_vesc_firmware(){
    d1d0:	b580      	push	{r7, lr}
    d1d2:	af00      	add	r7, sp, #0
	vesc_get_fw_version();
    d1d4:	4bcf      	ldr	r3, [pc, #828]	; (d514 <detect_vesc_firmware+0x344>)
    d1d6:	4798      	blx	r3

	if(latest_vesc_vals.FW_VERSION_MAJOR != 0 || latest_vesc_vals.FW_VERSION_MINOR != 0)
    d1d8:	4bcf      	ldr	r3, [pc, #828]	; (d518 <detect_vesc_firmware+0x348>)
    d1da:	2234      	movs	r2, #52	; 0x34
    d1dc:	5c9b      	ldrb	r3, [r3, r2]
    d1de:	2b00      	cmp	r3, #0
    d1e0:	d105      	bne.n	d1ee <detect_vesc_firmware+0x1e>
    d1e2:	4bcd      	ldr	r3, [pc, #820]	; (d518 <detect_vesc_firmware+0x348>)
    d1e4:	2235      	movs	r2, #53	; 0x35
    d1e6:	5c9b      	ldrb	r3, [r3, r2]
    d1e8:	2b00      	cmp	r3, #0
    d1ea:	d100      	bne.n	d1ee <detect_vesc_firmware+0x1e>
    d1ec:	e271      	b.n	d6d2 <detect_vesc_firmware+0x502>
	{
		ESC_FW_READ = true;
    d1ee:	4bcb      	ldr	r3, [pc, #812]	; (d51c <detect_vesc_firmware+0x34c>)
    d1f0:	2201      	movs	r2, #1
    d1f2:	701a      	strb	r2, [r3, #0]

		// Define the location in which particular values can be found in COMM messages used by each FW
		if(latest_vesc_vals.FW_VERSION_MAJOR == 2 && latest_vesc_vals.FW_VERSION_MINOR <= 18){ // <= v2.18
    d1f4:	4bc8      	ldr	r3, [pc, #800]	; (d518 <detect_vesc_firmware+0x348>)
    d1f6:	2234      	movs	r2, #52	; 0x34
    d1f8:	5c9b      	ldrb	r3, [r3, r2]
    d1fa:	2b02      	cmp	r3, #2
    d1fc:	d000      	beq.n	d200 <detect_vesc_firmware+0x30>
    d1fe:	e080      	b.n	d302 <detect_vesc_firmware+0x132>
    d200:	4bc5      	ldr	r3, [pc, #788]	; (d518 <detect_vesc_firmware+0x348>)
    d202:	2235      	movs	r2, #53	; 0x35
    d204:	5c9b      	ldrb	r3, [r3, r2]
    d206:	2b12      	cmp	r3, #18
    d208:	d87b      	bhi.n	d302 <detect_vesc_firmware+0x132>
			esc_fw = FW_2v18;
    d20a:	4bc5      	ldr	r3, [pc, #788]	; (d520 <detect_vesc_firmware+0x350>)
    d20c:	2200      	movs	r2, #0
    d20e:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d210:	4bc4      	ldr	r3, [pc, #784]	; (d524 <detect_vesc_firmware+0x354>)
    d212:	2200      	movs	r2, #0
    d214:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d216:	4bc4      	ldr	r3, [pc, #784]	; (d528 <detect_vesc_firmware+0x358>)
    d218:	2204      	movs	r2, #4
    d21a:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 13;
    d21c:	4bc3      	ldr	r3, [pc, #780]	; (d52c <detect_vesc_firmware+0x35c>)
    d21e:	220d      	movs	r2, #13
    d220:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 29;
    d222:	4bc3      	ldr	r3, [pc, #780]	; (d530 <detect_vesc_firmware+0x360>)
    d224:	221d      	movs	r2, #29
    d226:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 30;
    d228:	4bc2      	ldr	r3, [pc, #776]	; (d534 <detect_vesc_firmware+0x364>)
    d22a:	221e      	movs	r2, #30
    d22c:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 32;
    d22e:	4bc2      	ldr	r3, [pc, #776]	; (d538 <detect_vesc_firmware+0x368>)
    d230:	2220      	movs	r2, #32
    d232:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 34;
    d234:	4bc1      	ldr	r3, [pc, #772]	; (d53c <detect_vesc_firmware+0x36c>)
    d236:	2222      	movs	r2, #34	; 0x22
    d238:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d23a:	4bc1      	ldr	r3, [pc, #772]	; (d540 <detect_vesc_firmware+0x370>)
    d23c:	22ff      	movs	r2, #255	; 0xff
    d23e:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d240:	4bc0      	ldr	r3, [pc, #768]	; (d544 <detect_vesc_firmware+0x374>)
    d242:	22ff      	movs	r2, #255	; 0xff
    d244:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d246:	4bc0      	ldr	r3, [pc, #768]	; (d548 <detect_vesc_firmware+0x378>)
    d248:	2201      	movs	r2, #1
    d24a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 15;
    d24c:	4bbf      	ldr	r3, [pc, #764]	; (d54c <detect_vesc_firmware+0x37c>)
    d24e:	220f      	movs	r2, #15
    d250:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 19;
    d252:	4bbf      	ldr	r3, [pc, #764]	; (d550 <detect_vesc_firmware+0x380>)
    d254:	2213      	movs	r2, #19
    d256:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 23;
    d258:	4bbe      	ldr	r3, [pc, #760]	; (d554 <detect_vesc_firmware+0x384>)
    d25a:	2217      	movs	r2, #23
    d25c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 25;
    d25e:	4bbe      	ldr	r3, [pc, #760]	; (d558 <detect_vesc_firmware+0x388>)
    d260:	2219      	movs	r2, #25
    d262:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 29;
    d264:	4bbd      	ldr	r3, [pc, #756]	; (d55c <detect_vesc_firmware+0x38c>)
    d266:	221d      	movs	r2, #29
    d268:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 31;
    d26a:	4bbd      	ldr	r3, [pc, #756]	; (d560 <detect_vesc_firmware+0x390>)
    d26c:	221f      	movs	r2, #31
    d26e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 35;
    d270:	4bbc      	ldr	r3, [pc, #752]	; (d564 <detect_vesc_firmware+0x394>)
    d272:	2223      	movs	r2, #35	; 0x23
    d274:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 39;
    d276:	4bbc      	ldr	r3, [pc, #752]	; (d568 <detect_vesc_firmware+0x398>)
    d278:	2227      	movs	r2, #39	; 0x27
    d27a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 43;
    d27c:	4bbb      	ldr	r3, [pc, #748]	; (d56c <detect_vesc_firmware+0x39c>)
    d27e:	222b      	movs	r2, #43	; 0x2b
    d280:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 47;
    d282:	4bbb      	ldr	r3, [pc, #748]	; (d570 <detect_vesc_firmware+0x3a0>)
    d284:	222f      	movs	r2, #47	; 0x2f
    d286:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 55;
    d288:	4bba      	ldr	r3, [pc, #744]	; (d574 <detect_vesc_firmware+0x3a4>)
    d28a:	2237      	movs	r2, #55	; 0x37
    d28c:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 5;
    d28e:	4bba      	ldr	r3, [pc, #744]	; (d578 <detect_vesc_firmware+0x3a8>)
    d290:	2205      	movs	r2, #5
    d292:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d294:	4bb9      	ldr	r3, [pc, #740]	; (d57c <detect_vesc_firmware+0x3ac>)
    d296:	2209      	movs	r2, #9
    d298:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d29a:	4bb9      	ldr	r3, [pc, #740]	; (d580 <detect_vesc_firmware+0x3b0>)
    d29c:	220d      	movs	r2, #13
    d29e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d2a0:	4bb8      	ldr	r3, [pc, #736]	; (d584 <detect_vesc_firmware+0x3b4>)
    d2a2:	2211      	movs	r2, #17
    d2a4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d2a6:	4bb8      	ldr	r3, [pc, #736]	; (d588 <detect_vesc_firmware+0x3b8>)
    d2a8:	2215      	movs	r2, #21
    d2aa:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d2ac:	4bb7      	ldr	r3, [pc, #732]	; (d58c <detect_vesc_firmware+0x3bc>)
    d2ae:	2219      	movs	r2, #25
    d2b0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d2b2:	4bb7      	ldr	r3, [pc, #732]	; (d590 <detect_vesc_firmware+0x3c0>)
    d2b4:	221d      	movs	r2, #29
    d2b6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 33;
    d2b8:	4bb6      	ldr	r3, [pc, #728]	; (d594 <detect_vesc_firmware+0x3c4>)
    d2ba:	2221      	movs	r2, #33	; 0x21
    d2bc:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 37;
    d2be:	4bb6      	ldr	r3, [pc, #728]	; (d598 <detect_vesc_firmware+0x3c8>)
    d2c0:	2225      	movs	r2, #37	; 0x25
    d2c2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 41;
    d2c4:	4bb5      	ldr	r3, [pc, #724]	; (d59c <detect_vesc_firmware+0x3cc>)
    d2c6:	2229      	movs	r2, #41	; 0x29
    d2c8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 45;
    d2ca:	4bb5      	ldr	r3, [pc, #724]	; (d5a0 <detect_vesc_firmware+0x3d0>)
    d2cc:	222d      	movs	r2, #45	; 0x2d
    d2ce:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 49;
    d2d0:	4bb4      	ldr	r3, [pc, #720]	; (d5a4 <detect_vesc_firmware+0x3d4>)
    d2d2:	2231      	movs	r2, #49	; 0x31
    d2d4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 53;
    d2d6:	4bb4      	ldr	r3, [pc, #720]	; (d5a8 <detect_vesc_firmware+0x3d8>)
    d2d8:	2235      	movs	r2, #53	; 0x35
    d2da:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 59;
    d2dc:	4bb3      	ldr	r3, [pc, #716]	; (d5ac <detect_vesc_firmware+0x3dc>)
    d2de:	223b      	movs	r2, #59	; 0x3b
    d2e0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 63;
    d2e2:	4bb3      	ldr	r3, [pc, #716]	; (d5b0 <detect_vesc_firmware+0x3e0>)
    d2e4:	223f      	movs	r2, #63	; 0x3f
    d2e6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 67;
    d2e8:	4bb2      	ldr	r3, [pc, #712]	; (d5b4 <detect_vesc_firmware+0x3e4>)
    d2ea:	2243      	movs	r2, #67	; 0x43
    d2ec:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 71;
    d2ee:	4bb2      	ldr	r3, [pc, #712]	; (d5b8 <detect_vesc_firmware+0x3e8>)
    d2f0:	2247      	movs	r2, #71	; 0x47
    d2f2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 75;
    d2f4:	4bb1      	ldr	r3, [pc, #708]	; (d5bc <detect_vesc_firmware+0x3ec>)
    d2f6:	224b      	movs	r2, #75	; 0x4b
    d2f8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 79;
    d2fa:	4bb1      	ldr	r3, [pc, #708]	; (d5c0 <detect_vesc_firmware+0x3f0>)
    d2fc:	224f      	movs	r2, #79	; 0x4f
    d2fe:	701a      	strb	r2, [r3, #0]
    d300:	e1e7      	b.n	d6d2 <detect_vesc_firmware+0x502>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR < 100){ // >= 3.0
    d302:	4b85      	ldr	r3, [pc, #532]	; (d518 <detect_vesc_firmware+0x348>)
    d304:	2234      	movs	r2, #52	; 0x34
    d306:	5c9b      	ldrb	r3, [r3, r2]
    d308:	2b03      	cmp	r3, #3
    d30a:	d000      	beq.n	d30e <detect_vesc_firmware+0x13e>
    d30c:	e080      	b.n	d410 <detect_vesc_firmware+0x240>
    d30e:	4b82      	ldr	r3, [pc, #520]	; (d518 <detect_vesc_firmware+0x348>)
    d310:	2235      	movs	r2, #53	; 0x35
    d312:	5c9b      	ldrb	r3, [r3, r2]
    d314:	2b63      	cmp	r3, #99	; 0x63
    d316:	d87b      	bhi.n	d410 <detect_vesc_firmware+0x240>
			esc_fw = FW_3v00;
    d318:	4b81      	ldr	r3, [pc, #516]	; (d520 <detect_vesc_firmware+0x350>)
    d31a:	2201      	movs	r2, #1
    d31c:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d31e:	4b81      	ldr	r3, [pc, #516]	; (d524 <detect_vesc_firmware+0x354>)
    d320:	2200      	movs	r2, #0
    d322:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d324:	4b80      	ldr	r3, [pc, #512]	; (d528 <detect_vesc_firmware+0x358>)
    d326:	2204      	movs	r2, #4
    d328:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d32a:	4b80      	ldr	r3, [pc, #512]	; (d52c <detect_vesc_firmware+0x35c>)
    d32c:	220e      	movs	r2, #14
    d32e:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d330:	4b7f      	ldr	r3, [pc, #508]	; (d530 <detect_vesc_firmware+0x360>)
    d332:	221e      	movs	r2, #30
    d334:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d336:	4b7f      	ldr	r3, [pc, #508]	; (d534 <detect_vesc_firmware+0x364>)
    d338:	221f      	movs	r2, #31
    d33a:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d33c:	4b7e      	ldr	r3, [pc, #504]	; (d538 <detect_vesc_firmware+0x368>)
    d33e:	2221      	movs	r2, #33	; 0x21
    d340:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d342:	4b7e      	ldr	r3, [pc, #504]	; (d53c <detect_vesc_firmware+0x36c>)
    d344:	2223      	movs	r2, #35	; 0x23
    d346:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 50;
    d348:	4b7d      	ldr	r3, [pc, #500]	; (d540 <detect_vesc_firmware+0x370>)
    d34a:	2232      	movs	r2, #50	; 0x32
    d34c:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 65;
    d34e:	4b7d      	ldr	r3, [pc, #500]	; (d544 <detect_vesc_firmware+0x374>)
    d350:	2241      	movs	r2, #65	; 0x41
    d352:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d354:	4b7c      	ldr	r3, [pc, #496]	; (d548 <detect_vesc_firmware+0x378>)
    d356:	2201      	movs	r2, #1
    d358:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 5;
    d35a:	4b7c      	ldr	r3, [pc, #496]	; (d54c <detect_vesc_firmware+0x37c>)
    d35c:	2205      	movs	r2, #5
    d35e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 9;
    d360:	4b7b      	ldr	r3, [pc, #492]	; (d550 <detect_vesc_firmware+0x380>)
    d362:	2209      	movs	r2, #9
    d364:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 21;
    d366:	4b7b      	ldr	r3, [pc, #492]	; (d554 <detect_vesc_firmware+0x384>)
    d368:	2215      	movs	r2, #21
    d36a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 23;
    d36c:	4b7a      	ldr	r3, [pc, #488]	; (d558 <detect_vesc_firmware+0x388>)
    d36e:	2217      	movs	r2, #23
    d370:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 27;
    d372:	4b7a      	ldr	r3, [pc, #488]	; (d55c <detect_vesc_firmware+0x38c>)
    d374:	221b      	movs	r2, #27
    d376:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 29;
    d378:	4b79      	ldr	r3, [pc, #484]	; (d560 <detect_vesc_firmware+0x390>)
    d37a:	221d      	movs	r2, #29
    d37c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 33;
    d37e:	4b79      	ldr	r3, [pc, #484]	; (d564 <detect_vesc_firmware+0x394>)
    d380:	2221      	movs	r2, #33	; 0x21
    d382:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 37;
    d384:	4b78      	ldr	r3, [pc, #480]	; (d568 <detect_vesc_firmware+0x398>)
    d386:	2225      	movs	r2, #37	; 0x25
    d388:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 41;
    d38a:	4b78      	ldr	r3, [pc, #480]	; (d56c <detect_vesc_firmware+0x39c>)
    d38c:	2229      	movs	r2, #41	; 0x29
    d38e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 45;
    d390:	4b77      	ldr	r3, [pc, #476]	; (d570 <detect_vesc_firmware+0x3a0>)
    d392:	222d      	movs	r2, #45	; 0x2d
    d394:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 53;
    d396:	4b77      	ldr	r3, [pc, #476]	; (d574 <detect_vesc_firmware+0x3a4>)
    d398:	2235      	movs	r2, #53	; 0x35
    d39a:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 5;
    d39c:	4b76      	ldr	r3, [pc, #472]	; (d578 <detect_vesc_firmware+0x3a8>)
    d39e:	2205      	movs	r2, #5
    d3a0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d3a2:	4b76      	ldr	r3, [pc, #472]	; (d57c <detect_vesc_firmware+0x3ac>)
    d3a4:	2209      	movs	r2, #9
    d3a6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d3a8:	4b75      	ldr	r3, [pc, #468]	; (d580 <detect_vesc_firmware+0x3b0>)
    d3aa:	220d      	movs	r2, #13
    d3ac:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d3ae:	4b75      	ldr	r3, [pc, #468]	; (d584 <detect_vesc_firmware+0x3b4>)
    d3b0:	2211      	movs	r2, #17
    d3b2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d3b4:	4b74      	ldr	r3, [pc, #464]	; (d588 <detect_vesc_firmware+0x3b8>)
    d3b6:	2215      	movs	r2, #21
    d3b8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d3ba:	4b74      	ldr	r3, [pc, #464]	; (d58c <detect_vesc_firmware+0x3bc>)
    d3bc:	2219      	movs	r2, #25
    d3be:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d3c0:	4b73      	ldr	r3, [pc, #460]	; (d590 <detect_vesc_firmware+0x3c0>)
    d3c2:	221d      	movs	r2, #29
    d3c4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 37;
    d3c6:	4b73      	ldr	r3, [pc, #460]	; (d594 <detect_vesc_firmware+0x3c4>)
    d3c8:	2225      	movs	r2, #37	; 0x25
    d3ca:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 41;
    d3cc:	4b72      	ldr	r3, [pc, #456]	; (d598 <detect_vesc_firmware+0x3c8>)
    d3ce:	2229      	movs	r2, #41	; 0x29
    d3d0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 45;
    d3d2:	4b72      	ldr	r3, [pc, #456]	; (d59c <detect_vesc_firmware+0x3cc>)
    d3d4:	222d      	movs	r2, #45	; 0x2d
    d3d6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 49;
    d3d8:	4b71      	ldr	r3, [pc, #452]	; (d5a0 <detect_vesc_firmware+0x3d0>)
    d3da:	2231      	movs	r2, #49	; 0x31
    d3dc:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 53;
    d3de:	4b71      	ldr	r3, [pc, #452]	; (d5a4 <detect_vesc_firmware+0x3d4>)
    d3e0:	2235      	movs	r2, #53	; 0x35
    d3e2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 57;
    d3e4:	4b70      	ldr	r3, [pc, #448]	; (d5a8 <detect_vesc_firmware+0x3d8>)
    d3e6:	2239      	movs	r2, #57	; 0x39
    d3e8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 62;
    d3ea:	4b70      	ldr	r3, [pc, #448]	; (d5ac <detect_vesc_firmware+0x3dc>)
    d3ec:	223e      	movs	r2, #62	; 0x3e
    d3ee:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 66;
    d3f0:	4b6f      	ldr	r3, [pc, #444]	; (d5b0 <detect_vesc_firmware+0x3e0>)
    d3f2:	2242      	movs	r2, #66	; 0x42
    d3f4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 70;
    d3f6:	4b6f      	ldr	r3, [pc, #444]	; (d5b4 <detect_vesc_firmware+0x3e4>)
    d3f8:	2246      	movs	r2, #70	; 0x46
    d3fa:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
    d3fc:	4b6e      	ldr	r3, [pc, #440]	; (d5b8 <detect_vesc_firmware+0x3e8>)
    d3fe:	224a      	movs	r2, #74	; 0x4a
    d400:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 82;
    d402:	4b6e      	ldr	r3, [pc, #440]	; (d5bc <detect_vesc_firmware+0x3ec>)
    d404:	2252      	movs	r2, #82	; 0x52
    d406:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 86;
    d408:	4b6d      	ldr	r3, [pc, #436]	; (d5c0 <detect_vesc_firmware+0x3f0>)
    d40a:	2256      	movs	r2, #86	; 0x56
    d40c:	701a      	strb	r2, [r3, #0]
    d40e:	e160      	b.n	d6d2 <detect_vesc_firmware+0x502>
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 23){ // Unity
    d410:	4b41      	ldr	r3, [pc, #260]	; (d518 <detect_vesc_firmware+0x348>)
    d412:	2234      	movs	r2, #52	; 0x34
    d414:	5c9b      	ldrb	r3, [r3, r2]
    d416:	2b17      	cmp	r3, #23
    d418:	d000      	beq.n	d41c <detect_vesc_firmware+0x24c>
    d41a:	e0d3      	b.n	d5c4 <detect_vesc_firmware+0x3f4>
			esc_fw = FW_UNITY;
    d41c:	4b40      	ldr	r3, [pc, #256]	; (d520 <detect_vesc_firmware+0x350>)
    d41e:	2202      	movs	r2, #2
    d420:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d422:	4b40      	ldr	r3, [pc, #256]	; (d524 <detect_vesc_firmware+0x354>)
    d424:	2200      	movs	r2, #0
    d426:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4; // May use COMM_GET_UNITY_VALUES = 38
    d428:	4b3f      	ldr	r3, [pc, #252]	; (d528 <detect_vesc_firmware+0x358>)
    d42a:	2204      	movs	r2, #4
    d42c:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d42e:	4b3f      	ldr	r3, [pc, #252]	; (d52c <detect_vesc_firmware+0x35c>)
    d430:	220e      	movs	r2, #14
    d432:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d434:	4b3e      	ldr	r3, [pc, #248]	; (d530 <detect_vesc_firmware+0x360>)
    d436:	221e      	movs	r2, #30
    d438:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d43a:	4b3e      	ldr	r3, [pc, #248]	; (d534 <detect_vesc_firmware+0x364>)
    d43c:	221f      	movs	r2, #31
    d43e:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d440:	4b3d      	ldr	r3, [pc, #244]	; (d538 <detect_vesc_firmware+0x368>)
    d442:	2221      	movs	r2, #33	; 0x21
    d444:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d446:	4b3d      	ldr	r3, [pc, #244]	; (d53c <detect_vesc_firmware+0x36c>)
    d448:	2223      	movs	r2, #35	; 0x23
    d44a:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d44c:	4b3c      	ldr	r3, [pc, #240]	; (d540 <detect_vesc_firmware+0x370>)
    d44e:	22ff      	movs	r2, #255	; 0xff
    d450:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d452:	4b3c      	ldr	r3, [pc, #240]	; (d544 <detect_vesc_firmware+0x374>)
    d454:	22ff      	movs	r2, #255	; 0xff
    d456:	701a      	strb	r2, [r3, #0]

			GET_VALUES_FET_TEMP = 1;
    d458:	4b3b      	ldr	r3, [pc, #236]	; (d548 <detect_vesc_firmware+0x378>)
    d45a:	2201      	movs	r2, #1
    d45c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 9;
    d45e:	4b3b      	ldr	r3, [pc, #236]	; (d54c <detect_vesc_firmware+0x37c>)
    d460:	2209      	movs	r2, #9
    d462:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 17;
    d464:	4b3a      	ldr	r3, [pc, #232]	; (d550 <detect_vesc_firmware+0x380>)
    d466:	2211      	movs	r2, #17
    d468:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 37;
    d46a:	4b3a      	ldr	r3, [pc, #232]	; (d554 <detect_vesc_firmware+0x384>)
    d46c:	2225      	movs	r2, #37	; 0x25
    d46e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 41;
    d470:	4b39      	ldr	r3, [pc, #228]	; (d558 <detect_vesc_firmware+0x388>)
    d472:	2229      	movs	r2, #41	; 0x29
    d474:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 49;
    d476:	4b39      	ldr	r3, [pc, #228]	; (d55c <detect_vesc_firmware+0x38c>)
    d478:	2231      	movs	r2, #49	; 0x31
    d47a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 51;
    d47c:	4b38      	ldr	r3, [pc, #224]	; (d560 <detect_vesc_firmware+0x390>)
    d47e:	2233      	movs	r2, #51	; 0x33
    d480:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 55;
    d482:	4b38      	ldr	r3, [pc, #224]	; (d564 <detect_vesc_firmware+0x394>)
    d484:	2237      	movs	r2, #55	; 0x37
    d486:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 59;
    d488:	4b37      	ldr	r3, [pc, #220]	; (d568 <detect_vesc_firmware+0x398>)
    d48a:	223b      	movs	r2, #59	; 0x3b
    d48c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 63;
    d48e:	4b37      	ldr	r3, [pc, #220]	; (d56c <detect_vesc_firmware+0x39c>)
    d490:	223f      	movs	r2, #63	; 0x3f
    d492:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 67;
    d494:	4b36      	ldr	r3, [pc, #216]	; (d570 <detect_vesc_firmware+0x3a0>)
    d496:	2243      	movs	r2, #67	; 0x43
    d498:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 83;
    d49a:	4b36      	ldr	r3, [pc, #216]	; (d574 <detect_vesc_firmware+0x3a4>)
    d49c:	2253      	movs	r2, #83	; 0x53
    d49e:	701a      	strb	r2, [r3, #0]

			GET_MCCONF_MTR_CURR_MAX = 9;
    d4a0:	4b35      	ldr	r3, [pc, #212]	; (d578 <detect_vesc_firmware+0x3a8>)
    d4a2:	2209      	movs	r2, #9
    d4a4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 13;
    d4a6:	4b35      	ldr	r3, [pc, #212]	; (d57c <detect_vesc_firmware+0x3ac>)
    d4a8:	220d      	movs	r2, #13
    d4aa:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 17;
    d4ac:	4b34      	ldr	r3, [pc, #208]	; (d580 <detect_vesc_firmware+0x3b0>)
    d4ae:	2211      	movs	r2, #17
    d4b0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 21;
    d4b2:	4b34      	ldr	r3, [pc, #208]	; (d584 <detect_vesc_firmware+0x3b4>)
    d4b4:	2215      	movs	r2, #21
    d4b6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 25;
    d4b8:	4b33      	ldr	r3, [pc, #204]	; (d588 <detect_vesc_firmware+0x3b8>)
    d4ba:	2219      	movs	r2, #25
    d4bc:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 29;
    d4be:	4b33      	ldr	r3, [pc, #204]	; (d58c <detect_vesc_firmware+0x3bc>)
    d4c0:	221d      	movs	r2, #29
    d4c2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 33;
    d4c4:	4b32      	ldr	r3, [pc, #200]	; (d590 <detect_vesc_firmware+0x3c0>)
    d4c6:	2221      	movs	r2, #33	; 0x21
    d4c8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 41;
    d4ca:	4b32      	ldr	r3, [pc, #200]	; (d594 <detect_vesc_firmware+0x3c4>)
    d4cc:	2229      	movs	r2, #41	; 0x29
    d4ce:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 45;
    d4d0:	4b31      	ldr	r3, [pc, #196]	; (d598 <detect_vesc_firmware+0x3c8>)
    d4d2:	222d      	movs	r2, #45	; 0x2d
    d4d4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 49;
    d4d6:	4b31      	ldr	r3, [pc, #196]	; (d59c <detect_vesc_firmware+0x3cc>)
    d4d8:	2231      	movs	r2, #49	; 0x31
    d4da:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 53;
    d4dc:	4b30      	ldr	r3, [pc, #192]	; (d5a0 <detect_vesc_firmware+0x3d0>)
    d4de:	2235      	movs	r2, #53	; 0x35
    d4e0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 57;
    d4e2:	4b30      	ldr	r3, [pc, #192]	; (d5a4 <detect_vesc_firmware+0x3d4>)
    d4e4:	2239      	movs	r2, #57	; 0x39
    d4e6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 61;
    d4e8:	4b2f      	ldr	r3, [pc, #188]	; (d5a8 <detect_vesc_firmware+0x3d8>)
    d4ea:	223d      	movs	r2, #61	; 0x3d
    d4ec:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 66;
    d4ee:	4b2f      	ldr	r3, [pc, #188]	; (d5ac <detect_vesc_firmware+0x3dc>)
    d4f0:	2242      	movs	r2, #66	; 0x42
    d4f2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 70;
    d4f4:	4b2e      	ldr	r3, [pc, #184]	; (d5b0 <detect_vesc_firmware+0x3e0>)
    d4f6:	2246      	movs	r2, #70	; 0x46
    d4f8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 74;
    d4fa:	4b2e      	ldr	r3, [pc, #184]	; (d5b4 <detect_vesc_firmware+0x3e4>)
    d4fc:	224a      	movs	r2, #74	; 0x4a
    d4fe:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 78;
    d500:	4b2d      	ldr	r3, [pc, #180]	; (d5b8 <detect_vesc_firmware+0x3e8>)
    d502:	224e      	movs	r2, #78	; 0x4e
    d504:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 86;
    d506:	4b2d      	ldr	r3, [pc, #180]	; (d5bc <detect_vesc_firmware+0x3ec>)
    d508:	2256      	movs	r2, #86	; 0x56
    d50a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 90;
    d50c:	4b2c      	ldr	r3, [pc, #176]	; (d5c0 <detect_vesc_firmware+0x3f0>)
    d50e:	225a      	movs	r2, #90	; 0x5a
    d510:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
			GET_MCCONF_DUTY_MIN = 82;
			GET_MCCONF_DUTY_MAX = 86;
		}
	}
}
    d512:	e0de      	b.n	d6d2 <detect_vesc_firmware+0x502>
    d514:	0000cb1d 	.word	0x0000cb1d
    d518:	20000958 	.word	0x20000958
    d51c:	2000030f 	.word	0x2000030f
    d520:	2000001a 	.word	0x2000001a
    d524:	2000033a 	.word	0x2000033a
    d528:	2000033b 	.word	0x2000033b
    d52c:	2000033c 	.word	0x2000033c
    d530:	2000033d 	.word	0x2000033d
    d534:	2000033e 	.word	0x2000033e
    d538:	2000033f 	.word	0x2000033f
    d53c:	20000340 	.word	0x20000340
    d540:	20000341 	.word	0x20000341
    d544:	20000342 	.word	0x20000342
    d548:	20000343 	.word	0x20000343
    d54c:	20000344 	.word	0x20000344
    d550:	20000345 	.word	0x20000345
    d554:	20000346 	.word	0x20000346
    d558:	20000347 	.word	0x20000347
    d55c:	20000348 	.word	0x20000348
    d560:	20000349 	.word	0x20000349
    d564:	2000034a 	.word	0x2000034a
    d568:	2000034b 	.word	0x2000034b
    d56c:	2000034c 	.word	0x2000034c
    d570:	2000034d 	.word	0x2000034d
    d574:	2000034e 	.word	0x2000034e
    d578:	2000034f 	.word	0x2000034f
    d57c:	20000350 	.word	0x20000350
    d580:	20000351 	.word	0x20000351
    d584:	20000352 	.word	0x20000352
    d588:	20000353 	.word	0x20000353
    d58c:	20000354 	.word	0x20000354
    d590:	20000355 	.word	0x20000355
    d594:	20000356 	.word	0x20000356
    d598:	20000357 	.word	0x20000357
    d59c:	20000358 	.word	0x20000358
    d5a0:	20000359 	.word	0x20000359
    d5a4:	2000035a 	.word	0x2000035a
    d5a8:	2000035b 	.word	0x2000035b
    d5ac:	2000035c 	.word	0x2000035c
    d5b0:	2000035d 	.word	0x2000035d
    d5b4:	2000035e 	.word	0x2000035e
    d5b8:	2000035f 	.word	0x2000035f
    d5bc:	20000360 	.word	0x20000360
    d5c0:	20000361 	.word	0x20000361
		} else if(latest_vesc_vals.FW_VERSION_MAJOR == 3 && latest_vesc_vals.FW_VERSION_MINOR >= 100){ // Ackmaniac
    d5c4:	4b44      	ldr	r3, [pc, #272]	; (d6d8 <detect_vesc_firmware+0x508>)
    d5c6:	2234      	movs	r2, #52	; 0x34
    d5c8:	5c9b      	ldrb	r3, [r3, r2]
    d5ca:	2b03      	cmp	r3, #3
    d5cc:	d000      	beq.n	d5d0 <detect_vesc_firmware+0x400>
    d5ce:	e080      	b.n	d6d2 <detect_vesc_firmware+0x502>
    d5d0:	4b41      	ldr	r3, [pc, #260]	; (d6d8 <detect_vesc_firmware+0x508>)
    d5d2:	2235      	movs	r2, #53	; 0x35
    d5d4:	5c9b      	ldrb	r3, [r3, r2]
    d5d6:	2b63      	cmp	r3, #99	; 0x63
    d5d8:	d97b      	bls.n	d6d2 <detect_vesc_firmware+0x502>
			esc_fw = FW_ACKMANIAC;
    d5da:	4b40      	ldr	r3, [pc, #256]	; (d6dc <detect_vesc_firmware+0x50c>)
    d5dc:	2203      	movs	r2, #3
    d5de:	701a      	strb	r2, [r3, #0]
			COMM_FW_VERSION = 0;
    d5e0:	4b3f      	ldr	r3, [pc, #252]	; (d6e0 <detect_vesc_firmware+0x510>)
    d5e2:	2200      	movs	r2, #0
    d5e4:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES = 4;
    d5e6:	4b3f      	ldr	r3, [pc, #252]	; (d6e4 <detect_vesc_firmware+0x514>)
    d5e8:	2204      	movs	r2, #4
    d5ea:	701a      	strb	r2, [r3, #0]
			COMM_GET_MCCONF = 14;
    d5ec:	4b3e      	ldr	r3, [pc, #248]	; (d6e8 <detect_vesc_firmware+0x518>)
    d5ee:	220e      	movs	r2, #14
    d5f0:	701a      	strb	r2, [r3, #0]
			COMM_ALIVE = 30;
    d5f2:	4b3e      	ldr	r3, [pc, #248]	; (d6ec <detect_vesc_firmware+0x51c>)
    d5f4:	221e      	movs	r2, #30
    d5f6:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_PPM = 31;
    d5f8:	4b3d      	ldr	r3, [pc, #244]	; (d6f0 <detect_vesc_firmware+0x520>)
    d5fa:	221f      	movs	r2, #31
    d5fc:	701a      	strb	r2, [r3, #0]
			COMM_GET_DECODED_CHUK = 33;
    d5fe:	4b3d      	ldr	r3, [pc, #244]	; (d6f4 <detect_vesc_firmware+0x524>)
    d600:	2221      	movs	r2, #33	; 0x21
    d602:	701a      	strb	r2, [r3, #0]
			COMM_SET_CHUCK_DATA = 35;
    d604:	4b3c      	ldr	r3, [pc, #240]	; (d6f8 <detect_vesc_firmware+0x528>)
    d606:	2223      	movs	r2, #35	; 0x23
    d608:	701a      	strb	r2, [r3, #0]
			COMM_GET_VALUES_SELECTIVE = 255;
    d60a:	4b3c      	ldr	r3, [pc, #240]	; (d6fc <detect_vesc_firmware+0x52c>)
    d60c:	22ff      	movs	r2, #255	; 0xff
    d60e:	701a      	strb	r2, [r3, #0]
			COMM_GET_IMU_DATA = 255;
    d610:	4b3b      	ldr	r3, [pc, #236]	; (d700 <detect_vesc_firmware+0x530>)
    d612:	22ff      	movs	r2, #255	; 0xff
    d614:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FET_TEMP = 1;
    d616:	4b3b      	ldr	r3, [pc, #236]	; (d704 <detect_vesc_firmware+0x534>)
    d618:	2201      	movs	r2, #1
    d61a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_MTR_CURR = 5;
    d61c:	4b3a      	ldr	r3, [pc, #232]	; (d708 <detect_vesc_firmware+0x538>)
    d61e:	2205      	movs	r2, #5
    d620:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_CURR = 9;
    d622:	4b3a      	ldr	r3, [pc, #232]	; (d70c <detect_vesc_firmware+0x53c>)
    d624:	2209      	movs	r2, #9
    d626:	701a      	strb	r2, [r3, #0]
			GET_VALUES_DUTY = 21;
    d628:	4b39      	ldr	r3, [pc, #228]	; (d710 <detect_vesc_firmware+0x540>)
    d62a:	2215      	movs	r2, #21
    d62c:	701a      	strb	r2, [r3, #0]
			GET_VALUES_RPM = 23;
    d62e:	4b39      	ldr	r3, [pc, #228]	; (d714 <detect_vesc_firmware+0x544>)
    d630:	2217      	movs	r2, #23
    d632:	701a      	strb	r2, [r3, #0]
			GET_VALUES_IN_VOLT = 27;
    d634:	4b38      	ldr	r3, [pc, #224]	; (d718 <detect_vesc_firmware+0x548>)
    d636:	221b      	movs	r2, #27
    d638:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_USED = 29;
    d63a:	4b38      	ldr	r3, [pc, #224]	; (d71c <detect_vesc_firmware+0x54c>)
    d63c:	221d      	movs	r2, #29
    d63e:	701a      	strb	r2, [r3, #0]
			GET_VALUES_AH_CHRG = 33;
    d640:	4b37      	ldr	r3, [pc, #220]	; (d720 <detect_vesc_firmware+0x550>)
    d642:	2221      	movs	r2, #33	; 0x21
    d644:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_USED = 37;
    d646:	4b37      	ldr	r3, [pc, #220]	; (d724 <detect_vesc_firmware+0x554>)
    d648:	2225      	movs	r2, #37	; 0x25
    d64a:	701a      	strb	r2, [r3, #0]
			GET_VALUES_WH_CHRG = 41;
    d64c:	4b36      	ldr	r3, [pc, #216]	; (d728 <detect_vesc_firmware+0x558>)
    d64e:	2229      	movs	r2, #41	; 0x29
    d650:	701a      	strb	r2, [r3, #0]
			GET_VALUES_TACH = 45;
    d652:	4b36      	ldr	r3, [pc, #216]	; (d72c <detect_vesc_firmware+0x55c>)
    d654:	222d      	movs	r2, #45	; 0x2d
    d656:	701a      	strb	r2, [r3, #0]
			GET_VALUES_FAULT = 53;
    d658:	4b35      	ldr	r3, [pc, #212]	; (d730 <detect_vesc_firmware+0x560>)
    d65a:	2235      	movs	r2, #53	; 0x35
    d65c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MAX = 5;
    d65e:	4b35      	ldr	r3, [pc, #212]	; (d734 <detect_vesc_firmware+0x564>)
    d660:	2205      	movs	r2, #5
    d662:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_MTR_CURR_MIN = 9;
    d664:	4b34      	ldr	r3, [pc, #208]	; (d738 <detect_vesc_firmware+0x568>)
    d666:	2209      	movs	r2, #9
    d668:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MAX = 13;
    d66a:	4b34      	ldr	r3, [pc, #208]	; (d73c <detect_vesc_firmware+0x56c>)
    d66c:	220d      	movs	r2, #13
    d66e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_IN_CURR_MIN = 17;
    d670:	4b33      	ldr	r3, [pc, #204]	; (d740 <detect_vesc_firmware+0x570>)
    d672:	2211      	movs	r2, #17
    d674:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ABS_CURR_MAX = 21;
    d676:	4b33      	ldr	r3, [pc, #204]	; (d744 <detect_vesc_firmware+0x574>)
    d678:	2215      	movs	r2, #21
    d67a:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MIN = 25;
    d67c:	4b32      	ldr	r3, [pc, #200]	; (d748 <detect_vesc_firmware+0x578>)
    d67e:	2219      	movs	r2, #25
    d680:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_MAX = 29;
    d682:	4b32      	ldr	r3, [pc, #200]	; (d74c <detect_vesc_firmware+0x57c>)
    d684:	221d      	movs	r2, #29
    d686:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_MAX = 37;
    d688:	4b31      	ldr	r3, [pc, #196]	; (d750 <detect_vesc_firmware+0x580>)
    d68a:	2225      	movs	r2, #37	; 0x25
    d68c:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_ERPM_FBRAKE_CC_MAX = 41;
    d68e:	4b31      	ldr	r3, [pc, #196]	; (d754 <detect_vesc_firmware+0x584>)
    d690:	2229      	movs	r2, #41	; 0x29
    d692:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MIN = 45;
    d694:	4b30      	ldr	r3, [pc, #192]	; (d758 <detect_vesc_firmware+0x588>)
    d696:	222d      	movs	r2, #45	; 0x2d
    d698:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_VIN_MAX = 49;
    d69a:	4b30      	ldr	r3, [pc, #192]	; (d75c <detect_vesc_firmware+0x58c>)
    d69c:	2231      	movs	r2, #49	; 0x31
    d69e:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_STRT = 53;
    d6a0:	4b2f      	ldr	r3, [pc, #188]	; (d760 <detect_vesc_firmware+0x590>)
    d6a2:	2235      	movs	r2, #53	; 0x35
    d6a4:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_BAT_CUT_END = 57;
    d6a6:	4b2f      	ldr	r3, [pc, #188]	; (d764 <detect_vesc_firmware+0x594>)
    d6a8:	2239      	movs	r2, #57	; 0x39
    d6aa:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_STRT = 62;
    d6ac:	4b2e      	ldr	r3, [pc, #184]	; (d768 <detect_vesc_firmware+0x598>)
    d6ae:	223e      	movs	r2, #62	; 0x3e
    d6b0:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_FET_END = 66;
    d6b2:	4b2e      	ldr	r3, [pc, #184]	; (d76c <detect_vesc_firmware+0x59c>)
    d6b4:	2242      	movs	r2, #66	; 0x42
    d6b6:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_STRT = 70;
    d6b8:	4b2d      	ldr	r3, [pc, #180]	; (d770 <detect_vesc_firmware+0x5a0>)
    d6ba:	2246      	movs	r2, #70	; 0x46
    d6bc:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_TMP_MTR_END = 74;
    d6be:	4b2d      	ldr	r3, [pc, #180]	; (d774 <detect_vesc_firmware+0x5a4>)
    d6c0:	224a      	movs	r2, #74	; 0x4a
    d6c2:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MIN = 82;
    d6c4:	4b2c      	ldr	r3, [pc, #176]	; (d778 <detect_vesc_firmware+0x5a8>)
    d6c6:	2252      	movs	r2, #82	; 0x52
    d6c8:	701a      	strb	r2, [r3, #0]
			GET_MCCONF_DUTY_MAX = 86;
    d6ca:	4b2c      	ldr	r3, [pc, #176]	; (d77c <detect_vesc_firmware+0x5ac>)
    d6cc:	2256      	movs	r2, #86	; 0x56
    d6ce:	701a      	strb	r2, [r3, #0]
}
    d6d0:	e7ff      	b.n	d6d2 <detect_vesc_firmware+0x502>
    d6d2:	46c0      	nop			; (mov r8, r8)
    d6d4:	46bd      	mov	sp, r7
    d6d6:	bd80      	pop	{r7, pc}
    d6d8:	20000958 	.word	0x20000958
    d6dc:	2000001a 	.word	0x2000001a
    d6e0:	2000033a 	.word	0x2000033a
    d6e4:	2000033b 	.word	0x2000033b
    d6e8:	2000033c 	.word	0x2000033c
    d6ec:	2000033d 	.word	0x2000033d
    d6f0:	2000033e 	.word	0x2000033e
    d6f4:	2000033f 	.word	0x2000033f
    d6f8:	20000340 	.word	0x20000340
    d6fc:	20000341 	.word	0x20000341
    d700:	20000342 	.word	0x20000342
    d704:	20000343 	.word	0x20000343
    d708:	20000344 	.word	0x20000344
    d70c:	20000345 	.word	0x20000345
    d710:	20000346 	.word	0x20000346
    d714:	20000347 	.word	0x20000347
    d718:	20000348 	.word	0x20000348
    d71c:	20000349 	.word	0x20000349
    d720:	2000034a 	.word	0x2000034a
    d724:	2000034b 	.word	0x2000034b
    d728:	2000034c 	.word	0x2000034c
    d72c:	2000034d 	.word	0x2000034d
    d730:	2000034e 	.word	0x2000034e
    d734:	2000034f 	.word	0x2000034f
    d738:	20000350 	.word	0x20000350
    d73c:	20000351 	.word	0x20000351
    d740:	20000352 	.word	0x20000352
    d744:	20000353 	.word	0x20000353
    d748:	20000354 	.word	0x20000354
    d74c:	20000355 	.word	0x20000355
    d750:	20000356 	.word	0x20000356
    d754:	20000357 	.word	0x20000357
    d758:	20000358 	.word	0x20000358
    d75c:	20000359 	.word	0x20000359
    d760:	2000035a 	.word	0x2000035a
    d764:	2000035b 	.word	0x2000035b
    d768:	2000035c 	.word	0x2000035c
    d76c:	2000035d 	.word	0x2000035d
    d770:	2000035e 	.word	0x2000035e
    d774:	2000035f 	.word	0x2000035f
    d778:	20000360 	.word	0x20000360
    d77c:	20000361 	.word	0x20000361

0000d780 <CHECK_BUFFER>:

inline bool CHECK_BUFFER(uint8_t *buf){
    d780:	b580      	push	{r7, lr}
    d782:	b082      	sub	sp, #8
    d784:	af00      	add	r7, sp, #0
    d786:	6078      	str	r0, [r7, #4]
	return (((buf[0] == 0x2) && (buf[buf[1]+4] == 0x3)) || ((buf[0] == 0x3) && (buf[((buf[1]<<8)|buf[2])+5] == 0x3)));
    d788:	687b      	ldr	r3, [r7, #4]
    d78a:	781b      	ldrb	r3, [r3, #0]
    d78c:	2b02      	cmp	r3, #2
    d78e:	d108      	bne.n	d7a2 <CHECK_BUFFER+0x22>
    d790:	687b      	ldr	r3, [r7, #4]
    d792:	3301      	adds	r3, #1
    d794:	781b      	ldrb	r3, [r3, #0]
    d796:	3304      	adds	r3, #4
    d798:	687a      	ldr	r2, [r7, #4]
    d79a:	18d3      	adds	r3, r2, r3
    d79c:	781b      	ldrb	r3, [r3, #0]
    d79e:	2b03      	cmp	r3, #3
    d7a0:	d011      	beq.n	d7c6 <CHECK_BUFFER+0x46>
    d7a2:	687b      	ldr	r3, [r7, #4]
    d7a4:	781b      	ldrb	r3, [r3, #0]
    d7a6:	2b03      	cmp	r3, #3
    d7a8:	d10f      	bne.n	d7ca <CHECK_BUFFER+0x4a>
    d7aa:	687b      	ldr	r3, [r7, #4]
    d7ac:	3301      	adds	r3, #1
    d7ae:	781b      	ldrb	r3, [r3, #0]
    d7b0:	021b      	lsls	r3, r3, #8
    d7b2:	687a      	ldr	r2, [r7, #4]
    d7b4:	3202      	adds	r2, #2
    d7b6:	7812      	ldrb	r2, [r2, #0]
    d7b8:	4313      	orrs	r3, r2
    d7ba:	3305      	adds	r3, #5
    d7bc:	687a      	ldr	r2, [r7, #4]
    d7be:	18d3      	adds	r3, r2, r3
    d7c0:	781b      	ldrb	r3, [r3, #0]
    d7c2:	2b03      	cmp	r3, #3
    d7c4:	d101      	bne.n	d7ca <CHECK_BUFFER+0x4a>
    d7c6:	2301      	movs	r3, #1
    d7c8:	e000      	b.n	d7cc <CHECK_BUFFER+0x4c>
    d7ca:	2300      	movs	r3, #0
    d7cc:	1c1a      	adds	r2, r3, #0
    d7ce:	2301      	movs	r3, #1
    d7d0:	4013      	ands	r3, r2
    d7d2:	b2db      	uxtb	r3, r3
}
    d7d4:	0018      	movs	r0, r3
    d7d6:	46bd      	mov	sp, r7
    d7d8:	b002      	add	sp, #8
    d7da:	bd80      	pop	{r7, pc}

0000d7dc <read_vesc_packet>:

void read_vesc_packet(void){
    d7dc:	b590      	push	{r4, r7, lr}
    d7de:	b083      	sub	sp, #12
    d7e0:	af00      	add	r7, sp, #0
	if(CHECK_BUFFER(vesc_USART_read_buffer)){
    d7e2:	4b4b      	ldr	r3, [pc, #300]	; (d910 <read_vesc_packet+0x134>)
    d7e4:	0018      	movs	r0, r3
    d7e6:	4b4b      	ldr	r3, [pc, #300]	; (d914 <read_vesc_packet+0x138>)
    d7e8:	4798      	blx	r3
    d7ea:	1e03      	subs	r3, r0, #0
    d7ec:	d100      	bne.n	d7f0 <read_vesc_packet+0x14>
    d7ee:	e084      	b.n	d8fa <read_vesc_packet+0x11e>
		VESC_PACKET_RECIEVED = true;
    d7f0:	4b49      	ldr	r3, [pc, #292]	; (d918 <read_vesc_packet+0x13c>)
    d7f2:	2201      	movs	r2, #1
    d7f4:	701a      	strb	r2, [r3, #0]

		if(vesc_USART_read_buffer[0] == 0x2){
    d7f6:	4b46      	ldr	r3, [pc, #280]	; (d910 <read_vesc_packet+0x134>)
    d7f8:	781b      	ldrb	r3, [r3, #0]
    d7fa:	2b02      	cmp	r3, #2
    d7fc:	d11e      	bne.n	d83c <read_vesc_packet+0x60>
			packet_len = vesc_USART_read_buffer[1];
    d7fe:	4b44      	ldr	r3, [pc, #272]	; (d910 <read_vesc_packet+0x134>)
    d800:	785b      	ldrb	r3, [r3, #1]
    d802:	b29a      	uxth	r2, r3
    d804:	4b45      	ldr	r3, [pc, #276]	; (d91c <read_vesc_packet+0x140>)
    d806:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+2,packet_len);
    d808:	4945      	ldr	r1, [pc, #276]	; (d920 <read_vesc_packet+0x144>)
    d80a:	4b44      	ldr	r3, [pc, #272]	; (d91c <read_vesc_packet+0x140>)
    d80c:	881b      	ldrh	r3, [r3, #0]
    d80e:	001a      	movs	r2, r3
    d810:	4b44      	ldr	r3, [pc, #272]	; (d924 <read_vesc_packet+0x148>)
    d812:	0018      	movs	r0, r3
    d814:	4b44      	ldr	r3, [pc, #272]	; (d928 <read_vesc_packet+0x14c>)
    d816:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+2];
    d818:	4b40      	ldr	r3, [pc, #256]	; (d91c <read_vesc_packet+0x140>)
    d81a:	881b      	ldrh	r3, [r3, #0]
    d81c:	3302      	adds	r3, #2
    d81e:	4a3c      	ldr	r2, [pc, #240]	; (d910 <read_vesc_packet+0x134>)
    d820:	5cd1      	ldrb	r1, [r2, r3]
    d822:	4b42      	ldr	r3, [pc, #264]	; (d92c <read_vesc_packet+0x150>)
    d824:	4a42      	ldr	r2, [pc, #264]	; (d930 <read_vesc_packet+0x154>)
    d826:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+3];
    d828:	4b3c      	ldr	r3, [pc, #240]	; (d91c <read_vesc_packet+0x140>)
    d82a:	881b      	ldrh	r3, [r3, #0]
    d82c:	3303      	adds	r3, #3
    d82e:	4a38      	ldr	r2, [pc, #224]	; (d910 <read_vesc_packet+0x134>)
    d830:	5cd1      	ldrb	r1, [r2, r3]
    d832:	4a3e      	ldr	r2, [pc, #248]	; (d92c <read_vesc_packet+0x150>)
    d834:	2381      	movs	r3, #129	; 0x81
    d836:	009b      	lsls	r3, r3, #2
    d838:	54d1      	strb	r1, [r2, r3]
    d83a:	e024      	b.n	d886 <read_vesc_packet+0xaa>
		} else{
			packet_len = ((vesc_USART_read_buffer[1]<<8)|vesc_USART_read_buffer[2]);
    d83c:	4b34      	ldr	r3, [pc, #208]	; (d910 <read_vesc_packet+0x134>)
    d83e:	785b      	ldrb	r3, [r3, #1]
    d840:	021b      	lsls	r3, r3, #8
    d842:	b21a      	sxth	r2, r3
    d844:	4b32      	ldr	r3, [pc, #200]	; (d910 <read_vesc_packet+0x134>)
    d846:	789b      	ldrb	r3, [r3, #2]
    d848:	b21b      	sxth	r3, r3
    d84a:	4313      	orrs	r3, r2
    d84c:	b21b      	sxth	r3, r3
    d84e:	b29a      	uxth	r2, r3
    d850:	4b32      	ldr	r3, [pc, #200]	; (d91c <read_vesc_packet+0x140>)
    d852:	801a      	strh	r2, [r3, #0]
			memcpy(vesc_revieve_packet.payload,vesc_USART_read_buffer+3,packet_len);
    d854:	4937      	ldr	r1, [pc, #220]	; (d934 <read_vesc_packet+0x158>)
    d856:	4b31      	ldr	r3, [pc, #196]	; (d91c <read_vesc_packet+0x140>)
    d858:	881b      	ldrh	r3, [r3, #0]
    d85a:	001a      	movs	r2, r3
    d85c:	4b31      	ldr	r3, [pc, #196]	; (d924 <read_vesc_packet+0x148>)
    d85e:	0018      	movs	r0, r3
    d860:	4b31      	ldr	r3, [pc, #196]	; (d928 <read_vesc_packet+0x14c>)
    d862:	4798      	blx	r3
			vesc_revieve_packet.crc[0] = vesc_USART_read_buffer[packet_len+3];
    d864:	4b2d      	ldr	r3, [pc, #180]	; (d91c <read_vesc_packet+0x140>)
    d866:	881b      	ldrh	r3, [r3, #0]
    d868:	3303      	adds	r3, #3
    d86a:	4a29      	ldr	r2, [pc, #164]	; (d910 <read_vesc_packet+0x134>)
    d86c:	5cd1      	ldrb	r1, [r2, r3]
    d86e:	4b2f      	ldr	r3, [pc, #188]	; (d92c <read_vesc_packet+0x150>)
    d870:	4a2f      	ldr	r2, [pc, #188]	; (d930 <read_vesc_packet+0x154>)
    d872:	5499      	strb	r1, [r3, r2]
			vesc_revieve_packet.crc[1] = vesc_USART_read_buffer[packet_len+4];
    d874:	4b29      	ldr	r3, [pc, #164]	; (d91c <read_vesc_packet+0x140>)
    d876:	881b      	ldrh	r3, [r3, #0]
    d878:	3304      	adds	r3, #4
    d87a:	4a25      	ldr	r2, [pc, #148]	; (d910 <read_vesc_packet+0x134>)
    d87c:	5cd1      	ldrb	r1, [r2, r3]
    d87e:	4a2b      	ldr	r2, [pc, #172]	; (d92c <read_vesc_packet+0x150>)
    d880:	2381      	movs	r3, #129	; 0x81
    d882:	009b      	lsls	r3, r3, #2
    d884:	54d1      	strb	r1, [r2, r3]
		}
		
		// Check if the message was corrupted
		uint16_t crc_check = crc16(vesc_revieve_packet.payload, packet_len);
    d886:	4b25      	ldr	r3, [pc, #148]	; (d91c <read_vesc_packet+0x140>)
    d888:	881a      	ldrh	r2, [r3, #0]
    d88a:	1dbc      	adds	r4, r7, #6
    d88c:	4b25      	ldr	r3, [pc, #148]	; (d924 <read_vesc_packet+0x148>)
    d88e:	0011      	movs	r1, r2
    d890:	0018      	movs	r0, r3
    d892:	4b29      	ldr	r3, [pc, #164]	; (d938 <read_vesc_packet+0x15c>)
    d894:	4798      	blx	r3
    d896:	0003      	movs	r3, r0
    d898:	8023      	strh	r3, [r4, #0]
		if(crc_check != (uint16_t)((vesc_revieve_packet.crc[0]<<8)|vesc_revieve_packet.crc[1])){
    d89a:	4b24      	ldr	r3, [pc, #144]	; (d92c <read_vesc_packet+0x150>)
    d89c:	4a24      	ldr	r2, [pc, #144]	; (d930 <read_vesc_packet+0x154>)
    d89e:	5c9b      	ldrb	r3, [r3, r2]
    d8a0:	021b      	lsls	r3, r3, #8
    d8a2:	b21a      	sxth	r2, r3
    d8a4:	4921      	ldr	r1, [pc, #132]	; (d92c <read_vesc_packet+0x150>)
    d8a6:	2381      	movs	r3, #129	; 0x81
    d8a8:	009b      	lsls	r3, r3, #2
    d8aa:	5ccb      	ldrb	r3, [r1, r3]
    d8ac:	b21b      	sxth	r3, r3
    d8ae:	4313      	orrs	r3, r2
    d8b0:	b21b      	sxth	r3, r3
    d8b2:	b29b      	uxth	r3, r3
    d8b4:	1dba      	adds	r2, r7, #6
    d8b6:	8812      	ldrh	r2, [r2, #0]
    d8b8:	429a      	cmp	r2, r3
    d8ba:	d005      	beq.n	d8c8 <read_vesc_packet+0xec>
			ERROR_LEDs(0);
    d8bc:	2000      	movs	r0, #0
    d8be:	4b1f      	ldr	r3, [pc, #124]	; (d93c <read_vesc_packet+0x160>)
    d8c0:	4798      	blx	r3
			VESC_PACKET_RECIEVED = false; // dont handle the packet if it was
    d8c2:	4b15      	ldr	r3, [pc, #84]	; (d918 <read_vesc_packet+0x13c>)
    d8c4:	2200      	movs	r2, #0
    d8c6:	701a      	strb	r2, [r3, #0]
		}
		
		vesc_usart_time = millis();
    d8c8:	4b1d      	ldr	r3, [pc, #116]	; (d940 <read_vesc_packet+0x164>)
    d8ca:	4798      	blx	r3
    d8cc:	0002      	movs	r2, r0
    d8ce:	4b1d      	ldr	r3, [pc, #116]	; (d944 <read_vesc_packet+0x168>)
    d8d0:	601a      	str	r2, [r3, #0]
		HOLD_FOR_REPLY = false;
    d8d2:	4b1d      	ldr	r3, [pc, #116]	; (d948 <read_vesc_packet+0x16c>)
    d8d4:	2200      	movs	r2, #0
    d8d6:	701a      	strb	r2, [r3, #0]
		
		memset(vesc_USART_read_buffer,0,MAX_PAYLOAD_LEN+6);
    d8d8:	4a1c      	ldr	r2, [pc, #112]	; (d94c <read_vesc_packet+0x170>)
    d8da:	4b0d      	ldr	r3, [pc, #52]	; (d910 <read_vesc_packet+0x134>)
    d8dc:	2100      	movs	r1, #0
    d8de:	0018      	movs	r0, r3
    d8e0:	4b1b      	ldr	r3, [pc, #108]	; (d950 <read_vesc_packet+0x174>)
    d8e2:	4798      	blx	r3
		//Stop listening to the ESC UART
		usart_abort_job(&vesc_usart, USART_TRANSCEIVER_RX);
    d8e4:	4b1b      	ldr	r3, [pc, #108]	; (d954 <read_vesc_packet+0x178>)
    d8e6:	2100      	movs	r1, #0
    d8e8:	0018      	movs	r0, r3
    d8ea:	4b1b      	ldr	r3, [pc, #108]	; (d958 <read_vesc_packet+0x17c>)
    d8ec:	4798      	blx	r3
		// Start listening to the ESC UART
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
    d8ee:	4a17      	ldr	r2, [pc, #92]	; (d94c <read_vesc_packet+0x170>)
    d8f0:	4907      	ldr	r1, [pc, #28]	; (d910 <read_vesc_packet+0x134>)
    d8f2:	4b18      	ldr	r3, [pc, #96]	; (d954 <read_vesc_packet+0x178>)
    d8f4:	0018      	movs	r0, r3
    d8f6:	4b19      	ldr	r3, [pc, #100]	; (d95c <read_vesc_packet+0x180>)
    d8f8:	4798      	blx	r3
	}

	if(VESC_PACKET_RECIEVED){
    d8fa:	4b07      	ldr	r3, [pc, #28]	; (d918 <read_vesc_packet+0x13c>)
    d8fc:	781b      	ldrb	r3, [r3, #0]
    d8fe:	2b00      	cmp	r3, #0
    d900:	d001      	beq.n	d906 <read_vesc_packet+0x12a>
		process_recieved_packet();
    d902:	4b17      	ldr	r3, [pc, #92]	; (d960 <read_vesc_packet+0x184>)
    d904:	4798      	blx	r3
	}
}
    d906:	46c0      	nop			; (mov r8, r8)
    d908:	46bd      	mov	sp, r7
    d90a:	b003      	add	sp, #12
    d90c:	bd90      	pop	{r4, r7, pc}
    d90e:	46c0      	nop			; (mov r8, r8)
    d910:	20000a78 	.word	0x20000a78
    d914:	0000d781 	.word	0x0000d781
    d918:	2000036d 	.word	0x2000036d
    d91c:	20000370 	.word	0x20000370
    d920:	20000a7a 	.word	0x20000a7a
    d924:	20000ce3 	.word	0x20000ce3
    d928:	000170a5 	.word	0x000170a5
    d92c:	20000ce0 	.word	0x20000ce0
    d930:	00000203 	.word	0x00000203
    d934:	20000a7b 	.word	0x20000a7b
    d938:	0000b86d 	.word	0x0000b86d
    d93c:	0000b631 	.word	0x0000b631
    d940:	0000b109 	.word	0x0000b109
    d944:	20000364 	.word	0x20000364
    d948:	20000368 	.word	0x20000368
    d94c:	00000206 	.word	0x00000206
    d950:	000170b7 	.word	0x000170b7
    d954:	20000718 	.word	0x20000718
    d958:	000066b9 	.word	0x000066b9
    d95c:	00006671 	.word	0x00006671
    d960:	0000bb1d 	.word	0x0000bb1d

0000d964 <config_eic_channel>:

/* Sense: 
 * None, Rise, Fall, Both, High, Low
 * 0x0	 0x1   0x2	 0x3   0x4   0x5
 */
void config_eic_channel(int ch, int sense, bool filt) {
    d964:	b5b0      	push	{r4, r5, r7, lr}
    d966:	b084      	sub	sp, #16
    d968:	af00      	add	r7, sp, #0
    d96a:	60f8      	str	r0, [r7, #12]
    d96c:	60b9      	str	r1, [r7, #8]
    d96e:	1dfb      	adds	r3, r7, #7
    d970:	701a      	strb	r2, [r3, #0]
	// Config channel
	EIC->CONFIG[ch/8].reg &= ~(0xF << 4*(ch%8));
    d972:	4c32      	ldr	r4, [pc, #200]	; (da3c <config_eic_channel+0xd8>)
    d974:	68fb      	ldr	r3, [r7, #12]
    d976:	2b00      	cmp	r3, #0
    d978:	da00      	bge.n	d97c <config_eic_channel+0x18>
    d97a:	3307      	adds	r3, #7
    d97c:	10db      	asrs	r3, r3, #3
    d97e:	001a      	movs	r2, r3
    d980:	492e      	ldr	r1, [pc, #184]	; (da3c <config_eic_channel+0xd8>)
    d982:	1d93      	adds	r3, r2, #6
    d984:	009b      	lsls	r3, r3, #2
    d986:	5859      	ldr	r1, [r3, r1]
    d988:	68fb      	ldr	r3, [r7, #12]
    d98a:	482d      	ldr	r0, [pc, #180]	; (da40 <config_eic_channel+0xdc>)
    d98c:	4003      	ands	r3, r0
    d98e:	d504      	bpl.n	d99a <config_eic_channel+0x36>
    d990:	3b01      	subs	r3, #1
    d992:	2008      	movs	r0, #8
    d994:	4240      	negs	r0, r0
    d996:	4303      	orrs	r3, r0
    d998:	3301      	adds	r3, #1
    d99a:	009b      	lsls	r3, r3, #2
    d99c:	200f      	movs	r0, #15
    d99e:	4098      	lsls	r0, r3
    d9a0:	0003      	movs	r3, r0
    d9a2:	43db      	mvns	r3, r3
    d9a4:	4019      	ands	r1, r3
    d9a6:	1d93      	adds	r3, r2, #6
    d9a8:	009b      	lsls	r3, r3, #2
    d9aa:	5119      	str	r1, [r3, r4]
	EIC->CONFIG[ch/8].reg |= (0xF & ((filt? 0x8 : 0) | (0x7 & sense))) << 4*(ch%8);
    d9ac:	4d23      	ldr	r5, [pc, #140]	; (da3c <config_eic_channel+0xd8>)
    d9ae:	68fb      	ldr	r3, [r7, #12]
    d9b0:	2b00      	cmp	r3, #0
    d9b2:	da00      	bge.n	d9b6 <config_eic_channel+0x52>
    d9b4:	3307      	adds	r3, #7
    d9b6:	10db      	asrs	r3, r3, #3
    d9b8:	001a      	movs	r2, r3
    d9ba:	4920      	ldr	r1, [pc, #128]	; (da3c <config_eic_channel+0xd8>)
    d9bc:	1d93      	adds	r3, r2, #6
    d9be:	009b      	lsls	r3, r3, #2
    d9c0:	5859      	ldr	r1, [r3, r1]
    d9c2:	1dfb      	adds	r3, r7, #7
    d9c4:	781b      	ldrb	r3, [r3, #0]
    d9c6:	2b00      	cmp	r3, #0
    d9c8:	d001      	beq.n	d9ce <config_eic_channel+0x6a>
    d9ca:	2308      	movs	r3, #8
    d9cc:	e000      	b.n	d9d0 <config_eic_channel+0x6c>
    d9ce:	2300      	movs	r3, #0
    d9d0:	68b8      	ldr	r0, [r7, #8]
    d9d2:	2407      	movs	r4, #7
    d9d4:	4020      	ands	r0, r4
    d9d6:	4303      	orrs	r3, r0
    d9d8:	200f      	movs	r0, #15
    d9da:	4018      	ands	r0, r3
    d9dc:	68fb      	ldr	r3, [r7, #12]
    d9de:	4c18      	ldr	r4, [pc, #96]	; (da40 <config_eic_channel+0xdc>)
    d9e0:	4023      	ands	r3, r4
    d9e2:	d504      	bpl.n	d9ee <config_eic_channel+0x8a>
    d9e4:	3b01      	subs	r3, #1
    d9e6:	2408      	movs	r4, #8
    d9e8:	4264      	negs	r4, r4
    d9ea:	4323      	orrs	r3, r4
    d9ec:	3301      	adds	r3, #1
    d9ee:	009b      	lsls	r3, r3, #2
    d9f0:	4098      	lsls	r0, r3
    d9f2:	0003      	movs	r3, r0
    d9f4:	4319      	orrs	r1, r3
    d9f6:	1d93      	adds	r3, r2, #6
    d9f8:	009b      	lsls	r3, r3, #2
    d9fa:	5159      	str	r1, [r3, r5]
	// No wake-up
	EIC->WAKEUP.reg &= ~(1 << ch);	
    d9fc:	4b0f      	ldr	r3, [pc, #60]	; (da3c <config_eic_channel+0xd8>)
    d9fe:	4a0f      	ldr	r2, [pc, #60]	; (da3c <config_eic_channel+0xd8>)
    da00:	6952      	ldr	r2, [r2, #20]
    da02:	2001      	movs	r0, #1
    da04:	68f9      	ldr	r1, [r7, #12]
    da06:	4088      	lsls	r0, r1
    da08:	0001      	movs	r1, r0
    da0a:	43c9      	mvns	r1, r1
    da0c:	400a      	ands	r2, r1
    da0e:	615a      	str	r2, [r3, #20]
	// No interrupt
	EIC->INTENCLR.reg |= 1<<ch;
    da10:	4b0a      	ldr	r3, [pc, #40]	; (da3c <config_eic_channel+0xd8>)
    da12:	4a0a      	ldr	r2, [pc, #40]	; (da3c <config_eic_channel+0xd8>)
    da14:	6892      	ldr	r2, [r2, #8]
    da16:	2001      	movs	r0, #1
    da18:	68f9      	ldr	r1, [r7, #12]
    da1a:	4088      	lsls	r0, r1
    da1c:	0001      	movs	r1, r0
    da1e:	430a      	orrs	r2, r1
    da20:	609a      	str	r2, [r3, #8]
	// Generate Event 
	EIC->EVCTRL.reg |= 1<<ch;
    da22:	4b06      	ldr	r3, [pc, #24]	; (da3c <config_eic_channel+0xd8>)
    da24:	4a05      	ldr	r2, [pc, #20]	; (da3c <config_eic_channel+0xd8>)
    da26:	6852      	ldr	r2, [r2, #4]
    da28:	2001      	movs	r0, #1
    da2a:	68f9      	ldr	r1, [r7, #12]
    da2c:	4088      	lsls	r0, r1
    da2e:	0001      	movs	r1, r0
    da30:	430a      	orrs	r2, r1
    da32:	605a      	str	r2, [r3, #4]
}
    da34:	46c0      	nop			; (mov r8, r8)
    da36:	46bd      	mov	sp, r7
    da38:	b004      	add	sp, #16
    da3a:	bdb0      	pop	{r4, r5, r7, pc}
    da3c:	40001800 	.word	0x40001800
    da40:	80000007 	.word	0x80000007

0000da44 <config_eic>:

void config_eic() {
    da44:	b580      	push	{r7, lr}
    da46:	af00      	add	r7, sp, #0
PM->APBAMASK.reg |= PM_APBAMASK_EIC;
    da48:	4b17      	ldr	r3, [pc, #92]	; (daa8 <config_eic+0x64>)
    da4a:	4a17      	ldr	r2, [pc, #92]	; (daa8 <config_eic+0x64>)
    da4c:	6992      	ldr	r2, [r2, #24]
    da4e:	2140      	movs	r1, #64	; 0x40
    da50:	430a      	orrs	r2, r1
    da52:	619a      	str	r2, [r3, #24]
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EIC_GCLK_ID) |
    da54:	4b15      	ldr	r3, [pc, #84]	; (daac <config_eic+0x68>)
    da56:	4a16      	ldr	r2, [pc, #88]	; (dab0 <config_eic+0x6c>)
    da58:	805a      	strh	r2, [r3, #2]
GCLK_CLKCTRL_CLKEN |
GCLK_CLKCTRL_GEN(0);
EIC->CTRL.reg = EIC_CTRL_SWRST;
    da5a:	4b16      	ldr	r3, [pc, #88]	; (dab4 <config_eic+0x70>)
    da5c:	2201      	movs	r2, #1
    da5e:	701a      	strb	r2, [r3, #0]
while(EIC->CTRL.bit.SWRST && EIC->STATUS.bit.SYNCBUSY);
    da60:	46c0      	nop			; (mov r8, r8)
    da62:	4b14      	ldr	r3, [pc, #80]	; (dab4 <config_eic+0x70>)
    da64:	781b      	ldrb	r3, [r3, #0]
    da66:	07db      	lsls	r3, r3, #31
    da68:	0fdb      	lsrs	r3, r3, #31
    da6a:	b2db      	uxtb	r3, r3
    da6c:	2b00      	cmp	r3, #0
    da6e:	d006      	beq.n	da7e <config_eic+0x3a>
    da70:	4b10      	ldr	r3, [pc, #64]	; (dab4 <config_eic+0x70>)
    da72:	785b      	ldrb	r3, [r3, #1]
    da74:	061b      	lsls	r3, r3, #24
    da76:	0fdb      	lsrs	r3, r3, #31
    da78:	b2db      	uxtb	r3, r3
    da7a:	2b00      	cmp	r3, #0
    da7c:	d1f1      	bne.n	da62 <config_eic+0x1e>
config_eic_channel(2, 4, false);
    da7e:	2200      	movs	r2, #0
    da80:	2104      	movs	r1, #4
    da82:	2002      	movs	r0, #2
    da84:	4b0c      	ldr	r3, [pc, #48]	; (dab8 <config_eic+0x74>)
    da86:	4798      	blx	r3

EIC->CTRL.bit.ENABLE = 1;
    da88:	4a0a      	ldr	r2, [pc, #40]	; (dab4 <config_eic+0x70>)
    da8a:	7813      	ldrb	r3, [r2, #0]
    da8c:	2102      	movs	r1, #2
    da8e:	430b      	orrs	r3, r1
    da90:	7013      	strb	r3, [r2, #0]
while(EIC->STATUS.bit.SYNCBUSY);
    da92:	46c0      	nop			; (mov r8, r8)
    da94:	4b07      	ldr	r3, [pc, #28]	; (dab4 <config_eic+0x70>)
    da96:	785b      	ldrb	r3, [r3, #1]
    da98:	061b      	lsls	r3, r3, #24
    da9a:	0fdb      	lsrs	r3, r3, #31
    da9c:	b2db      	uxtb	r3, r3
    da9e:	2b00      	cmp	r3, #0
    daa0:	d1f8      	bne.n	da94 <config_eic+0x50>
}
    daa2:	46c0      	nop			; (mov r8, r8)
    daa4:	46bd      	mov	sp, r7
    daa6:	bd80      	pop	{r7, pc}
    daa8:	40000400 	.word	0x40000400
    daac:	40000c00 	.word	0x40000c00
    dab0:	00004005 	.word	0x00004005
    dab4:	40001800 	.word	0x40001800
    dab8:	0000d965 	.word	0x0000d965

0000dabc <config_evsys>:

void config_evsys() {
    dabc:	b580      	push	{r7, lr}
    dabe:	af00      	add	r7, sp, #0
	PM->APBCMASK.reg |= PM_APBCMASK_EVSYS;
    dac0:	4b17      	ldr	r3, [pc, #92]	; (db20 <config_evsys+0x64>)
    dac2:	4a17      	ldr	r2, [pc, #92]	; (db20 <config_evsys+0x64>)
    dac4:	6a12      	ldr	r2, [r2, #32]
    dac6:	2102      	movs	r1, #2
    dac8:	430a      	orrs	r2, r1
    daca:	621a      	str	r2, [r3, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(EVSYS_GCLK_ID_0) |
    dacc:	4b15      	ldr	r3, [pc, #84]	; (db24 <config_evsys+0x68>)
    dace:	4a16      	ldr	r2, [pc, #88]	; (db28 <config_evsys+0x6c>)
    dad0:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_CLKEN |
	GCLK_CLKCTRL_GEN(0);
	while(GCLK->STATUS.bit.SYNCBUSY);
    dad2:	46c0      	nop			; (mov r8, r8)
    dad4:	4b13      	ldr	r3, [pc, #76]	; (db24 <config_evsys+0x68>)
    dad6:	785b      	ldrb	r3, [r3, #1]
    dad8:	061b      	lsls	r3, r3, #24
    dada:	0fdb      	lsrs	r3, r3, #31
    dadc:	b2db      	uxtb	r3, r3
    dade:	2b00      	cmp	r3, #0
    dae0:	d1f8      	bne.n	dad4 <config_evsys+0x18>

	EVSYS->CTRL.bit.SWRST = 1;
    dae2:	4a12      	ldr	r2, [pc, #72]	; (db2c <config_evsys+0x70>)
    dae4:	7813      	ldrb	r3, [r2, #0]
    dae6:	2101      	movs	r1, #1
    dae8:	430b      	orrs	r3, r1
    daea:	7013      	strb	r3, [r2, #0]
	while(EVSYS->CTRL.bit.SWRST);
    daec:	46c0      	nop			; (mov r8, r8)
    daee:	4b0f      	ldr	r3, [pc, #60]	; (db2c <config_evsys+0x70>)
    daf0:	781b      	ldrb	r3, [r3, #0]
    daf2:	07db      	lsls	r3, r3, #31
    daf4:	0fdb      	lsrs	r3, r3, #31
    daf6:	b2db      	uxtb	r3, r3
    daf8:	2b00      	cmp	r3, #0
    dafa:	d1f8      	bne.n	daee <config_evsys+0x32>

	// Event receiver
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(1) | // Set channel n-1
    dafc:	4b0b      	ldr	r3, [pc, #44]	; (db2c <config_evsys+0x70>)
    dafe:	220c      	movs	r2, #12
    db00:	32ff      	adds	r2, #255	; 0xff
    db02:	811a      	strh	r2, [r3, #8]
	EVSYS_USER_USER(EVSYS_ID_USER_TCC1_EV_1); // Match/Capture 1 on TCC1
	// Event channel
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0) | // Set channel n
    db04:	4b09      	ldr	r3, [pc, #36]	; (db2c <config_evsys+0x70>)
    db06:	4a0a      	ldr	r2, [pc, #40]	; (db30 <config_evsys+0x74>)
    db08:	605a      	str	r2, [r3, #4]
	EVSYS_CHANNEL_PATH_ASYNCHRONOUS |
	EVSYS_CHANNEL_EVGEN(EVSYS_ID_GEN_EIC_EXTINT_2) |
	EVSYS_CHANNEL_EDGSEL_BOTH_EDGES; // Detect both edges
	// Wait channel to be ready
	while(!EVSYS->CHSTATUS.bit.USRRDY0);
    db0a:	46c0      	nop			; (mov r8, r8)
    db0c:	4b07      	ldr	r3, [pc, #28]	; (db2c <config_evsys+0x70>)
    db0e:	68db      	ldr	r3, [r3, #12]
    db10:	07db      	lsls	r3, r3, #31
    db12:	0fdb      	lsrs	r3, r3, #31
    db14:	b2db      	uxtb	r3, r3
    db16:	2b00      	cmp	r3, #0
    db18:	d0f8      	beq.n	db0c <config_evsys+0x50>
	// EVSYS is always enabled
}
    db1a:	46c0      	nop			; (mov r8, r8)
    db1c:	46bd      	mov	sp, r7
    db1e:	bd80      	pop	{r7, pc}
    db20:	40000400 	.word	0x40000400
    db24:	40000c00 	.word	0x40000c00
    db28:	00004007 	.word	0x00004007
    db2c:	42000400 	.word	0x42000400
    db30:	0e0e0000 	.word	0x0e0e0000

0000db34 <gpio_in>:

void gpio_in(int port, int pin)	{
    db34:	b590      	push	{r4, r7, lr}
    db36:	b083      	sub	sp, #12
    db38:	af00      	add	r7, sp, #0
    db3a:	6078      	str	r0, [r7, #4]
    db3c:	6039      	str	r1, [r7, #0]
	PORT->Group[port].DIRCLR.reg = (1 << pin);
    db3e:	4a13      	ldr	r2, [pc, #76]	; (db8c <gpio_in+0x58>)
    db40:	2101      	movs	r1, #1
    db42:	683b      	ldr	r3, [r7, #0]
    db44:	4099      	lsls	r1, r3
    db46:	000b      	movs	r3, r1
    db48:	0019      	movs	r1, r3
    db4a:	687b      	ldr	r3, [r7, #4]
    db4c:	01db      	lsls	r3, r3, #7
    db4e:	18d3      	adds	r3, r2, r3
    db50:	3304      	adds	r3, #4
    db52:	6019      	str	r1, [r3, #0]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_INEN;
    db54:	480d      	ldr	r0, [pc, #52]	; (db8c <gpio_in+0x58>)
    db56:	4a0d      	ldr	r2, [pc, #52]	; (db8c <gpio_in+0x58>)
    db58:	687b      	ldr	r3, [r7, #4]
    db5a:	2140      	movs	r1, #64	; 0x40
    db5c:	01db      	lsls	r3, r3, #7
    db5e:	18d2      	adds	r2, r2, r3
    db60:	683b      	ldr	r3, [r7, #0]
    db62:	18d3      	adds	r3, r2, r3
    db64:	185b      	adds	r3, r3, r1
    db66:	781b      	ldrb	r3, [r3, #0]
    db68:	b2db      	uxtb	r3, r3
    db6a:	2202      	movs	r2, #2
    db6c:	4313      	orrs	r3, r2
    db6e:	b2dc      	uxtb	r4, r3
    db70:	687b      	ldr	r3, [r7, #4]
    db72:	2140      	movs	r1, #64	; 0x40
    db74:	01db      	lsls	r3, r3, #7
    db76:	18c2      	adds	r2, r0, r3
    db78:	683b      	ldr	r3, [r7, #0]
    db7a:	18d3      	adds	r3, r2, r3
    db7c:	185b      	adds	r3, r3, r1
    db7e:	1c22      	adds	r2, r4, #0
    db80:	701a      	strb	r2, [r3, #0]
}
    db82:	46c0      	nop			; (mov r8, r8)
    db84:	46bd      	mov	sp, r7
    db86:	b003      	add	sp, #12
    db88:	bd90      	pop	{r4, r7, pc}
    db8a:	46c0      	nop			; (mov r8, r8)
    db8c:	41004400 	.word	0x41004400

0000db90 <gpio_pmuxen>:

void gpio_pmuxen(int port, int pin, int mux) {
    db90:	b590      	push	{r4, r7, lr}
    db92:	b085      	sub	sp, #20
    db94:	af00      	add	r7, sp, #0
    db96:	60f8      	str	r0, [r7, #12]
    db98:	60b9      	str	r1, [r7, #8]
    db9a:	607a      	str	r2, [r7, #4]
	PORT->Group[port].PINCFG[pin].reg |= PORT_PINCFG_PMUXEN;
    db9c:	4827      	ldr	r0, [pc, #156]	; (dc3c <gpio_pmuxen+0xac>)
    db9e:	4a27      	ldr	r2, [pc, #156]	; (dc3c <gpio_pmuxen+0xac>)
    dba0:	68fb      	ldr	r3, [r7, #12]
    dba2:	2140      	movs	r1, #64	; 0x40
    dba4:	01db      	lsls	r3, r3, #7
    dba6:	18d2      	adds	r2, r2, r3
    dba8:	68bb      	ldr	r3, [r7, #8]
    dbaa:	18d3      	adds	r3, r2, r3
    dbac:	185b      	adds	r3, r3, r1
    dbae:	781b      	ldrb	r3, [r3, #0]
    dbb0:	b2db      	uxtb	r3, r3
    dbb2:	2201      	movs	r2, #1
    dbb4:	4313      	orrs	r3, r2
    dbb6:	b2dc      	uxtb	r4, r3
    dbb8:	68fb      	ldr	r3, [r7, #12]
    dbba:	2140      	movs	r1, #64	; 0x40
    dbbc:	01db      	lsls	r3, r3, #7
    dbbe:	18c2      	adds	r2, r0, r3
    dbc0:	68bb      	ldr	r3, [r7, #8]
    dbc2:	18d3      	adds	r3, r2, r3
    dbc4:	185b      	adds	r3, r3, r1
    dbc6:	1c22      	adds	r2, r4, #0
    dbc8:	701a      	strb	r2, [r3, #0]
	if (pin & 1)
    dbca:	68bb      	ldr	r3, [r7, #8]
    dbcc:	2201      	movs	r2, #1
    dbce:	4013      	ands	r3, r2
    dbd0:	d017      	beq.n	dc02 <gpio_pmuxen+0x72>
	PORT->Group[port].PMUX[pin>>1].bit.PMUXO = mux;
    dbd2:	4c1a      	ldr	r4, [pc, #104]	; (dc3c <gpio_pmuxen+0xac>)
    dbd4:	68bb      	ldr	r3, [r7, #8]
    dbd6:	105b      	asrs	r3, r3, #1
    dbd8:	687a      	ldr	r2, [r7, #4]
    dbda:	b2d2      	uxtb	r2, r2
    dbdc:	1c11      	adds	r1, r2, #0
    dbde:	220f      	movs	r2, #15
    dbe0:	400a      	ands	r2, r1
    dbe2:	b2d1      	uxtb	r1, r2
    dbe4:	68fa      	ldr	r2, [r7, #12]
    dbe6:	2030      	movs	r0, #48	; 0x30
    dbe8:	01d2      	lsls	r2, r2, #7
    dbea:	18a2      	adds	r2, r4, r2
    dbec:	18d3      	adds	r3, r2, r3
    dbee:	181a      	adds	r2, r3, r0
    dbf0:	7813      	ldrb	r3, [r2, #0]
    dbf2:	0108      	lsls	r0, r1, #4
    dbf4:	210f      	movs	r1, #15
    dbf6:	400b      	ands	r3, r1
    dbf8:	1c19      	adds	r1, r3, #0
    dbfa:	1c03      	adds	r3, r0, #0
    dbfc:	430b      	orrs	r3, r1
    dbfe:	7013      	strb	r3, [r2, #0]
	else
	PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
}
    dc00:	e017      	b.n	dc32 <gpio_pmuxen+0xa2>
	PORT->Group[port].PMUX[pin>>1].bit.PMUXE = mux;
    dc02:	4c0e      	ldr	r4, [pc, #56]	; (dc3c <gpio_pmuxen+0xac>)
    dc04:	68bb      	ldr	r3, [r7, #8]
    dc06:	105b      	asrs	r3, r3, #1
    dc08:	687a      	ldr	r2, [r7, #4]
    dc0a:	b2d2      	uxtb	r2, r2
    dc0c:	1c11      	adds	r1, r2, #0
    dc0e:	220f      	movs	r2, #15
    dc10:	400a      	ands	r2, r1
    dc12:	b2d1      	uxtb	r1, r2
    dc14:	68fa      	ldr	r2, [r7, #12]
    dc16:	2030      	movs	r0, #48	; 0x30
    dc18:	01d2      	lsls	r2, r2, #7
    dc1a:	18a2      	adds	r2, r4, r2
    dc1c:	18d3      	adds	r3, r2, r3
    dc1e:	181a      	adds	r2, r3, r0
    dc20:	7813      	ldrb	r3, [r2, #0]
    dc22:	200f      	movs	r0, #15
    dc24:	4008      	ands	r0, r1
    dc26:	210f      	movs	r1, #15
    dc28:	438b      	bics	r3, r1
    dc2a:	1c19      	adds	r1, r3, #0
    dc2c:	1c03      	adds	r3, r0, #0
    dc2e:	430b      	orrs	r3, r1
    dc30:	7013      	strb	r3, [r2, #0]
}
    dc32:	46c0      	nop			; (mov r8, r8)
    dc34:	46bd      	mov	sp, r7
    dc36:	b005      	add	sp, #20
    dc38:	bd90      	pop	{r4, r7, pc}
    dc3a:	46c0      	nop			; (mov r8, r8)
    dc3c:	41004400 	.word	0x41004400

0000dc40 <config_gpio>:

void config_gpio() {
    dc40:	b580      	push	{r7, lr}
    dc42:	af00      	add	r7, sp, #0
	gpio_in(1, 2);
    dc44:	2102      	movs	r1, #2
    dc46:	2001      	movs	r0, #1
    dc48:	4b05      	ldr	r3, [pc, #20]	; (dc60 <config_gpio+0x20>)
    dc4a:	4798      	blx	r3
	gpio_pmuxen(1, 2, PINMUX_PB02A_EIC_EXTINT2);
    dc4c:	2388      	movs	r3, #136	; 0x88
    dc4e:	039b      	lsls	r3, r3, #14
    dc50:	001a      	movs	r2, r3
    dc52:	2102      	movs	r1, #2
    dc54:	2001      	movs	r0, #1
    dc56:	4b03      	ldr	r3, [pc, #12]	; (dc64 <config_gpio+0x24>)
    dc58:	4798      	blx	r3
}
    dc5a:	46c0      	nop			; (mov r8, r8)
    dc5c:	46bd      	mov	sp, r7
    dc5e:	bd80      	pop	{r7, pc}
    dc60:	0000db35 	.word	0x0000db35
    dc64:	0000db91 	.word	0x0000db91

0000dc68 <get_pulse_width>:

//uint16_t light_sens = 0; // for PWM debugging
inline int get_pulse_width() {
    dc68:	b580      	push	{r7, lr}
    dc6a:	af00      	add	r7, sp, #0
	return TCC1->CC[0].bit.CC;
    dc6c:	4b03      	ldr	r3, [pc, #12]	; (dc7c <get_pulse_width+0x14>)
    dc6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    dc70:	021b      	lsls	r3, r3, #8
    dc72:	0a1b      	lsrs	r3, r3, #8
}
    dc74:	0018      	movs	r0, r3
    dc76:	46bd      	mov	sp, r7
    dc78:	bd80      	pop	{r7, pc}
    dc7a:	46c0      	nop			; (mov r8, r8)
    dc7c:	42002400 	.word	0x42002400

0000dc80 <HandleUserInput>:

int pulse_width_last = 0;
int pulse_width = 0;
void HandleUserInput()
{
    dc80:	b590      	push	{r4, r7, lr}
    dc82:	b083      	sub	sp, #12
    dc84:	af00      	add	r7, sp, #0
	///////////////   Use the appropriate throttle input   ///////////////
	//////////////////////////////////////////////////////////////////////
	switch(remote_type){
    dc86:	4bcf      	ldr	r3, [pc, #828]	; (dfc4 <HandleUserInput+0x344>)
    dc88:	781b      	ldrb	r3, [r3, #0]
    dc8a:	2b04      	cmp	r3, #4
    dc8c:	d858      	bhi.n	dd40 <HandleUserInput+0xc0>
    dc8e:	009a      	lsls	r2, r3, #2
    dc90:	4bcd      	ldr	r3, [pc, #820]	; (dfc8 <HandleUserInput+0x348>)
    dc92:	18d3      	adds	r3, r2, r3
    dc94:	681b      	ldr	r3, [r3, #0]
    dc96:	469f      	mov	pc, r3
		case REMOTE_PPM:
		case REMOTE_UART_PPM:{
			READ_VESC_PWM = true;
    dc98:	4bcc      	ldr	r3, [pc, #816]	; (dfcc <HandleUserInput+0x34c>)
    dc9a:	2201      	movs	r2, #1
    dc9c:	701a      	strb	r2, [r3, #0]
			float temp = (((float)latest_vesc_vals.pwm_val + 595000.0)*(255.0/1495000.0));
    dc9e:	4bcc      	ldr	r3, [pc, #816]	; (dfd0 <HandleUserInput+0x350>)
    dca0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    dca2:	4bcc      	ldr	r3, [pc, #816]	; (dfd4 <HandleUserInput+0x354>)
    dca4:	0010      	movs	r0, r2
    dca6:	4798      	blx	r3
    dca8:	1c02      	adds	r2, r0, #0
    dcaa:	4bcb      	ldr	r3, [pc, #812]	; (dfd8 <HandleUserInput+0x358>)
    dcac:	1c10      	adds	r0, r2, #0
    dcae:	4798      	blx	r3
    dcb0:	4cca      	ldr	r4, [pc, #808]	; (dfdc <HandleUserInput+0x35c>)
    dcb2:	2200      	movs	r2, #0
    dcb4:	4bca      	ldr	r3, [pc, #808]	; (dfe0 <HandleUserInput+0x360>)
    dcb6:	47a0      	blx	r4
    dcb8:	0003      	movs	r3, r0
    dcba:	000c      	movs	r4, r1
    dcbc:	0018      	movs	r0, r3
    dcbe:	0021      	movs	r1, r4
    dcc0:	4cc8      	ldr	r4, [pc, #800]	; (dfe4 <HandleUserInput+0x364>)
    dcc2:	4ac9      	ldr	r2, [pc, #804]	; (dfe8 <HandleUserInput+0x368>)
    dcc4:	4bc9      	ldr	r3, [pc, #804]	; (dfec <HandleUserInput+0x36c>)
    dcc6:	47a0      	blx	r4
    dcc8:	0003      	movs	r3, r0
    dcca:	000c      	movs	r4, r1
    dccc:	0019      	movs	r1, r3
    dcce:	0022      	movs	r2, r4
    dcd0:	4bc7      	ldr	r3, [pc, #796]	; (dff0 <HandleUserInput+0x370>)
    dcd2:	0008      	movs	r0, r1
    dcd4:	0011      	movs	r1, r2
    dcd6:	4798      	blx	r3
    dcd8:	1c03      	adds	r3, r0, #0
    dcda:	607b      	str	r3, [r7, #4]
			//temp = -temp + 255;
			if(temp < 0)
    dcdc:	4bc5      	ldr	r3, [pc, #788]	; (dff4 <HandleUserInput+0x374>)
    dcde:	2100      	movs	r1, #0
    dce0:	6878      	ldr	r0, [r7, #4]
    dce2:	4798      	blx	r3
    dce4:	1e03      	subs	r3, r0, #0
    dce6:	d002      	beq.n	dcee <HandleUserInput+0x6e>
				temp = 0;
    dce8:	2300      	movs	r3, #0
    dcea:	607b      	str	r3, [r7, #4]
    dcec:	e007      	b.n	dcfe <HandleUserInput+0x7e>
			else if(temp > 255)
    dcee:	4bc2      	ldr	r3, [pc, #776]	; (dff8 <HandleUserInput+0x378>)
    dcf0:	49c2      	ldr	r1, [pc, #776]	; (dffc <HandleUserInput+0x37c>)
    dcf2:	6878      	ldr	r0, [r7, #4]
    dcf4:	4798      	blx	r3
    dcf6:	1e03      	subs	r3, r0, #0
    dcf8:	d001      	beq.n	dcfe <HandleUserInput+0x7e>
				temp = 255;
    dcfa:	4bc0      	ldr	r3, [pc, #768]	; (dffc <HandleUserInput+0x37c>)
    dcfc:	607b      	str	r3, [r7, #4]
			remote_y = (uint8_t)(temp);
    dcfe:	4bc0      	ldr	r3, [pc, #768]	; (e000 <HandleUserInput+0x380>)
    dd00:	6878      	ldr	r0, [r7, #4]
    dd02:	4798      	blx	r3
    dd04:	0003      	movs	r3, r0
    dd06:	b2da      	uxtb	r2, r3
    dd08:	4bbe      	ldr	r3, [pc, #760]	; (e004 <HandleUserInput+0x384>)
    dd0a:	701a      	strb	r2, [r3, #0]
			break;}
    dd0c:	e018      	b.n	dd40 <HandleUserInput+0xc0>
		case REMOTE_UART_SINGLE:
		case REMOTE_UART_DUAL:
			READ_VESC_CHUCK = true;
    dd0e:	4bbe      	ldr	r3, [pc, #760]	; (e008 <HandleUserInput+0x388>)
    dd10:	2201      	movs	r2, #1
    dd12:	701a      	strb	r2, [r3, #0]
			remote_y = rec_chuck_struct.js_y;
    dd14:	4bbd      	ldr	r3, [pc, #756]	; (e00c <HandleUserInput+0x38c>)
    dd16:	785b      	ldrb	r3, [r3, #1]
    dd18:	b25b      	sxtb	r3, r3
    dd1a:	b2da      	uxtb	r2, r3
    dd1c:	4bb9      	ldr	r3, [pc, #740]	; (e004 <HandleUserInput+0x384>)
    dd1e:	701a      	strb	r2, [r3, #0]
			if(remote_type == REMOTE_UART_DUAL)
    dd20:	4ba8      	ldr	r3, [pc, #672]	; (dfc4 <HandleUserInput+0x344>)
    dd22:	781b      	ldrb	r3, [r3, #0]
    dd24:	2b03      	cmp	r3, #3
    dd26:	d106      	bne.n	dd36 <HandleUserInput+0xb6>
				remote_x = rec_chuck_struct.js_x;
    dd28:	4bb8      	ldr	r3, [pc, #736]	; (e00c <HandleUserInput+0x38c>)
    dd2a:	781b      	ldrb	r3, [r3, #0]
    dd2c:	b25b      	sxtb	r3, r3
    dd2e:	b2da      	uxtb	r2, r3
    dd30:	4bb7      	ldr	r3, [pc, #732]	; (e010 <HandleUserInput+0x390>)
    dd32:	701a      	strb	r2, [r3, #0]
			else
				remote_x = 255/2;
			break;
    dd34:	e004      	b.n	dd40 <HandleUserInput+0xc0>
				remote_x = 255/2;
    dd36:	4bb6      	ldr	r3, [pc, #728]	; (e010 <HandleUserInput+0x390>)
    dd38:	227f      	movs	r2, #127	; 0x7f
    dd3a:	701a      	strb	r2, [r3, #0]
			break;
    dd3c:	e000      	b.n	dd40 <HandleUserInput+0xc0>
		case REMOTE_APP:
			//if(app_remote_check && REMOTE_TYPE < 2)
				//temp_y = AppRemoteY;
			//else
				//temp_y = VescRemoteY;
			break;
    dd3e:	46c0      	nop			; (mov r8, r8)
	}


	////////////////   Use the appropriate button input   ////////////////
	//////////////////////////////////////////////////////////////////////
	switch(button_type){
    dd40:	4bb4      	ldr	r3, [pc, #720]	; (e014 <HandleUserInput+0x394>)
    dd42:	781b      	ldrb	r3, [r3, #0]
    dd44:	2b07      	cmp	r3, #7
    dd46:	d84a      	bhi.n	ddde <HandleUserInput+0x15e>
    dd48:	009a      	lsls	r2, r3, #2
    dd4a:	4bb3      	ldr	r3, [pc, #716]	; (e018 <HandleUserInput+0x398>)
    dd4c:	18d3      	adds	r3, r2, r3
    dd4e:	681b      	ldr	r3, [r3, #0]
    dd50:	469f      	mov	pc, r3
		case BTN_MOMENTARY: 
		case BTN_LATCHED:
			remote_btn_state = port_pin_get_input_level(PPM_IN);
    dd52:	2022      	movs	r0, #34	; 0x22
    dd54:	4bb1      	ldr	r3, [pc, #708]	; (e01c <HandleUserInput+0x39c>)
    dd56:	4798      	blx	r3
    dd58:	0003      	movs	r3, r0
    dd5a:	001a      	movs	r2, r3
    dd5c:	4bb0      	ldr	r3, [pc, #704]	; (e020 <HandleUserInput+0x3a0>)
    dd5e:	701a      	strb	r2, [r3, #0]
			break;
    dd60:	e041      	b.n	dde6 <HandleUserInput+0x166>
		case BTN_LATCHED_PPM:{
			pulse_width = get_pulse_width();
    dd62:	4bb0      	ldr	r3, [pc, #704]	; (e024 <HandleUserInput+0x3a4>)
    dd64:	4798      	blx	r3
    dd66:	0002      	movs	r2, r0
    dd68:	4baf      	ldr	r3, [pc, #700]	; (e028 <HandleUserInput+0x3a8>)
    dd6a:	601a      	str	r2, [r3, #0]
			if(pulse_width > 9000)
    dd6c:	4bae      	ldr	r3, [pc, #696]	; (e028 <HandleUserInput+0x3a8>)
    dd6e:	681b      	ldr	r3, [r3, #0]
    dd70:	4aae      	ldr	r2, [pc, #696]	; (e02c <HandleUserInput+0x3ac>)
    dd72:	4293      	cmp	r3, r2
    dd74:	dd03      	ble.n	dd7e <HandleUserInput+0xfe>
				remote_btn_state = false;
    dd76:	4baa      	ldr	r3, [pc, #680]	; (e020 <HandleUserInput+0x3a0>)
    dd78:	2200      	movs	r2, #0
    dd7a:	701a      	strb	r2, [r3, #0]
    dd7c:	e002      	b.n	dd84 <HandleUserInput+0x104>
			else
				remote_btn_state = true;
    dd7e:	4ba8      	ldr	r3, [pc, #672]	; (e020 <HandleUserInput+0x3a0>)
    dd80:	2201      	movs	r2, #1
    dd82:	701a      	strb	r2, [r3, #0]
			pulse_width_last = pulse_width;
    dd84:	4ba8      	ldr	r3, [pc, #672]	; (e028 <HandleUserInput+0x3a8>)
    dd86:	681a      	ldr	r2, [r3, #0]
    dd88:	4ba9      	ldr	r3, [pc, #676]	; (e030 <HandleUserInput+0x3b0>)
    dd8a:	601a      	str	r2, [r3, #0]
			//light_sens = pulse_width; // for debugging pulse width reading
			}
			break;
    dd8c:	e02b      	b.n	dde6 <HandleUserInput+0x166>
		case BTN_UART_C:
			READ_VESC_CHUCK = true;
    dd8e:	4b9e      	ldr	r3, [pc, #632]	; (e008 <HandleUserInput+0x388>)
    dd90:	2201      	movs	r2, #1
    dd92:	701a      	strb	r2, [r3, #0]
			remote_btn_state = rec_chuck_struct.bt_c;
    dd94:	4b9d      	ldr	r3, [pc, #628]	; (e00c <HandleUserInput+0x38c>)
    dd96:	7a1b      	ldrb	r3, [r3, #8]
    dd98:	001a      	movs	r2, r3
    dd9a:	4ba1      	ldr	r3, [pc, #644]	; (e020 <HandleUserInput+0x3a0>)
    dd9c:	701a      	strb	r2, [r3, #0]
			break;	
    dd9e:	e022      	b.n	dde6 <HandleUserInput+0x166>
		case BTN_UART_Z:
			READ_VESC_CHUCK = true;
    dda0:	4b99      	ldr	r3, [pc, #612]	; (e008 <HandleUserInput+0x388>)
    dda2:	2201      	movs	r2, #1
    dda4:	701a      	strb	r2, [r3, #0]
			remote_btn_state = rec_chuck_struct.bt_z;
    dda6:	4b99      	ldr	r3, [pc, #612]	; (e00c <HandleUserInput+0x38c>)
    dda8:	7a5b      	ldrb	r3, [r3, #9]
    ddaa:	001a      	movs	r2, r3
    ddac:	4b9c      	ldr	r3, [pc, #624]	; (e020 <HandleUserInput+0x3a0>)
    ddae:	701a      	strb	r2, [r3, #0]
			break;
    ddb0:	e019      	b.n	dde6 <HandleUserInput+0x166>
		case BTN_THROTTLE_DWN:
			remote_btn_state = (remote_y < (127 - DWN_THRESH));
    ddb2:	4b94      	ldr	r3, [pc, #592]	; (e004 <HandleUserInput+0x384>)
    ddb4:	781a      	ldrb	r2, [r3, #0]
    ddb6:	2174      	movs	r1, #116	; 0x74
    ddb8:	2300      	movs	r3, #0
    ddba:	4291      	cmp	r1, r2
    ddbc:	415b      	adcs	r3, r3
    ddbe:	b2db      	uxtb	r3, r3
    ddc0:	001a      	movs	r2, r3
    ddc2:	4b97      	ldr	r3, [pc, #604]	; (e020 <HandleUserInput+0x3a0>)
    ddc4:	701a      	strb	r2, [r3, #0]
			break;
    ddc6:	e00e      	b.n	dde6 <HandleUserInput+0x166>
		case BTN_THROTTLE_UP:
			remote_btn_state = (remote_y > (127 + UP_THRESH));
    ddc8:	4b8e      	ldr	r3, [pc, #568]	; (e004 <HandleUserInput+0x384>)
    ddca:	781b      	ldrb	r3, [r3, #0]
    ddcc:	2289      	movs	r2, #137	; 0x89
    ddce:	429a      	cmp	r2, r3
    ddd0:	419b      	sbcs	r3, r3
    ddd2:	425b      	negs	r3, r3
    ddd4:	b2db      	uxtb	r3, r3
    ddd6:	001a      	movs	r2, r3
    ddd8:	4b91      	ldr	r3, [pc, #580]	; (e020 <HandleUserInput+0x3a0>)
    ddda:	701a      	strb	r2, [r3, #0]
			break;
    dddc:	e003      	b.n	dde6 <HandleUserInput+0x166>
		default:
			remote_btn_state = 0;
    ddde:	4b90      	ldr	r3, [pc, #576]	; (e020 <HandleUserInput+0x3a0>)
    dde0:	2200      	movs	r2, #0
    dde2:	701a      	strb	r2, [r3, #0]
			break;
    dde4:	46c0      	nop			; (mov r8, r8)
	}

	////   Determine the time the button was held down and released   ////
	//////////////////////////////////////////////////////////////////////
	if(button_type != BTN_LATCHED && button_type != BTN_LATCHED_PPM){
    dde6:	4b8b      	ldr	r3, [pc, #556]	; (e014 <HandleUserInput+0x394>)
    dde8:	781b      	ldrb	r3, [r3, #0]
    ddea:	2b02      	cmp	r3, #2
    ddec:	d063      	beq.n	deb6 <HandleUserInput+0x236>
    ddee:	4b89      	ldr	r3, [pc, #548]	; (e014 <HandleUserInput+0x394>)
    ddf0:	781b      	ldrb	r3, [r3, #0]
    ddf2:	2b03      	cmp	r3, #3
    ddf4:	d05f      	beq.n	deb6 <HandleUserInput+0x236>
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    ddf6:	4b8a      	ldr	r3, [pc, #552]	; (e020 <HandleUserInput+0x3a0>)
    ddf8:	781b      	ldrb	r3, [r3, #0]
    ddfa:	2b01      	cmp	r3, #1
    ddfc:	d10c      	bne.n	de18 <HandleUserInput+0x198>
    ddfe:	4b8d      	ldr	r3, [pc, #564]	; (e034 <HandleUserInput+0x3b4>)
    de00:	781b      	ldrb	r3, [r3, #0]
    de02:	2b00      	cmp	r3, #0
    de04:	d108      	bne.n	de18 <HandleUserInput+0x198>
			lButtonTime = millis(); // Mark the time of button state transition
    de06:	4b8c      	ldr	r3, [pc, #560]	; (e038 <HandleUserInput+0x3b8>)
    de08:	4798      	blx	r3
    de0a:	0002      	movs	r2, r0
    de0c:	4b8b      	ldr	r3, [pc, #556]	; (e03c <HandleUserInput+0x3bc>)
    de0e:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    de10:	4b8b      	ldr	r3, [pc, #556]	; (e040 <HandleUserInput+0x3c0>)
    de12:	2200      	movs	r2, #0
    de14:	601a      	str	r2, [r3, #0]
    de16:	e04d      	b.n	deb4 <HandleUserInput+0x234>
		} else if(remote_btn_state == 0 && lremote_btn_state == 1){
    de18:	4b81      	ldr	r3, [pc, #516]	; (e020 <HandleUserInput+0x3a0>)
    de1a:	781b      	ldrb	r3, [r3, #0]
    de1c:	2b00      	cmp	r3, #0
    de1e:	d118      	bne.n	de52 <HandleUserInput+0x1d2>
    de20:	4b84      	ldr	r3, [pc, #528]	; (e034 <HandleUserInput+0x3b4>)
    de22:	781b      	ldrb	r3, [r3, #0]
    de24:	2b01      	cmp	r3, #1
    de26:	d114      	bne.n	de52 <HandleUserInput+0x1d2>
			check_time(&lButtonTime);
    de28:	4b84      	ldr	r3, [pc, #528]	; (e03c <HandleUserInput+0x3bc>)
    de2a:	0018      	movs	r0, r3
    de2c:	4b85      	ldr	r3, [pc, #532]	; (e044 <HandleUserInput+0x3c4>)
    de2e:	4798      	blx	r3
			ButtonDownTime = millis() - lButtonTime;  // Track time button was pressed
    de30:	4b81      	ldr	r3, [pc, #516]	; (e038 <HandleUserInput+0x3b8>)
    de32:	4798      	blx	r3
    de34:	0002      	movs	r2, r0
    de36:	4b81      	ldr	r3, [pc, #516]	; (e03c <HandleUserInput+0x3bc>)
    de38:	681b      	ldr	r3, [r3, #0]
    de3a:	1ad2      	subs	r2, r2, r3
    de3c:	4b82      	ldr	r3, [pc, #520]	; (e048 <HandleUserInput+0x3c8>)
    de3e:	601a      	str	r2, [r3, #0]

			lButtonTime = millis();  // Mark the time of button state transition
    de40:	4b7d      	ldr	r3, [pc, #500]	; (e038 <HandleUserInput+0x3b8>)
    de42:	4798      	blx	r3
    de44:	0002      	movs	r2, r0
    de46:	4b7d      	ldr	r3, [pc, #500]	; (e03c <HandleUserInput+0x3bc>)
    de48:	601a      	str	r2, [r3, #0]
			ButtonHeldTime = 0;
    de4a:	4b80      	ldr	r3, [pc, #512]	; (e04c <HandleUserInput+0x3cc>)
    de4c:	2200      	movs	r2, #0
    de4e:	601a      	str	r2, [r3, #0]
    de50:	e030      	b.n	deb4 <HandleUserInput+0x234>
		} else if(remote_btn_state == 0 && lremote_btn_state == 0){
    de52:	4b73      	ldr	r3, [pc, #460]	; (e020 <HandleUserInput+0x3a0>)
    de54:	781b      	ldrb	r3, [r3, #0]
    de56:	2b00      	cmp	r3, #0
    de58:	d116      	bne.n	de88 <HandleUserInput+0x208>
    de5a:	4b76      	ldr	r3, [pc, #472]	; (e034 <HandleUserInput+0x3b4>)
    de5c:	781b      	ldrb	r3, [r3, #0]
    de5e:	2b00      	cmp	r3, #0
    de60:	d112      	bne.n	de88 <HandleUserInput+0x208>
			check_time(&lButtonTime);
    de62:	4b76      	ldr	r3, [pc, #472]	; (e03c <HandleUserInput+0x3bc>)
    de64:	0018      	movs	r0, r3
    de66:	4b77      	ldr	r3, [pc, #476]	; (e044 <HandleUserInput+0x3c4>)
    de68:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    de6a:	4b73      	ldr	r3, [pc, #460]	; (e038 <HandleUserInput+0x3b8>)
    de6c:	4798      	blx	r3
    de6e:	0002      	movs	r2, r0
    de70:	4b72      	ldr	r3, [pc, #456]	; (e03c <HandleUserInput+0x3bc>)
    de72:	681b      	ldr	r3, [r3, #0]
    de74:	1ad2      	subs	r2, r2, r3
    de76:	4b72      	ldr	r3, [pc, #456]	; (e040 <HandleUserInput+0x3c0>)
    de78:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
    de7a:	4b73      	ldr	r3, [pc, #460]	; (e048 <HandleUserInput+0x3c8>)
    de7c:	2200      	movs	r2, #0
    de7e:	601a      	str	r2, [r3, #0]
			TurnSignalOn = false;
    de80:	4b73      	ldr	r3, [pc, #460]	; (e050 <HandleUserInput+0x3d0>)
    de82:	2200      	movs	r2, #0
    de84:	701a      	strb	r2, [r3, #0]
    de86:	e015      	b.n	deb4 <HandleUserInput+0x234>
		} else if(remote_btn_state == 1 && lremote_btn_state == 1){
    de88:	4b65      	ldr	r3, [pc, #404]	; (e020 <HandleUserInput+0x3a0>)
    de8a:	781b      	ldrb	r3, [r3, #0]
    de8c:	2b01      	cmp	r3, #1
    de8e:	d000      	beq.n	de92 <HandleUserInput+0x212>
    de90:	e06c      	b.n	df6c <HandleUserInput+0x2ec>
    de92:	4b68      	ldr	r3, [pc, #416]	; (e034 <HandleUserInput+0x3b4>)
    de94:	781b      	ldrb	r3, [r3, #0]
    de96:	2b01      	cmp	r3, #1
    de98:	d168      	bne.n	df6c <HandleUserInput+0x2ec>
			check_time(&lButtonTime);
    de9a:	4b68      	ldr	r3, [pc, #416]	; (e03c <HandleUserInput+0x3bc>)
    de9c:	0018      	movs	r0, r3
    de9e:	4b69      	ldr	r3, [pc, #420]	; (e044 <HandleUserInput+0x3c4>)
    dea0:	4798      	blx	r3
			ButtonHeldTime = millis() - lButtonTime; // Track time button is not pressed
    dea2:	4b65      	ldr	r3, [pc, #404]	; (e038 <HandleUserInput+0x3b8>)
    dea4:	4798      	blx	r3
    dea6:	0002      	movs	r2, r0
    dea8:	4b64      	ldr	r3, [pc, #400]	; (e03c <HandleUserInput+0x3bc>)
    deaa:	681b      	ldr	r3, [r3, #0]
    deac:	1ad2      	subs	r2, r2, r3
    deae:	4b67      	ldr	r3, [pc, #412]	; (e04c <HandleUserInput+0x3cc>)
    deb0:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    deb2:	e05b      	b.n	df6c <HandleUserInput+0x2ec>
    deb4:	e05a      	b.n	df6c <HandleUserInput+0x2ec>
		}
	} else {
		ButtonHeldTime = 0;
    deb6:	4b65      	ldr	r3, [pc, #404]	; (e04c <HandleUserInput+0x3cc>)
    deb8:	2200      	movs	r2, #0
    deba:	601a      	str	r2, [r3, #0]
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    debc:	4b58      	ldr	r3, [pc, #352]	; (e020 <HandleUserInput+0x3a0>)
    debe:	781b      	ldrb	r3, [r3, #0]
    dec0:	2b01      	cmp	r3, #1
    dec2:	d10f      	bne.n	dee4 <HandleUserInput+0x264>
    dec4:	4b5b      	ldr	r3, [pc, #364]	; (e034 <HandleUserInput+0x3b4>)
    dec6:	781b      	ldrb	r3, [r3, #0]
    dec8:	2b00      	cmp	r3, #0
    deca:	d10b      	bne.n	dee4 <HandleUserInput+0x264>
			ButtonDownTime = 250;  // Track time button was pressed
    decc:	4b5e      	ldr	r3, [pc, #376]	; (e048 <HandleUserInput+0x3c8>)
    dece:	22fa      	movs	r2, #250	; 0xfa
    ded0:	601a      	str	r2, [r3, #0]
			lButtonTime = millis(); // Mark the time of button state transition
    ded2:	4b59      	ldr	r3, [pc, #356]	; (e038 <HandleUserInput+0x3b8>)
    ded4:	4798      	blx	r3
    ded6:	0002      	movs	r2, r0
    ded8:	4b58      	ldr	r3, [pc, #352]	; (e03c <HandleUserInput+0x3bc>)
    deda:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    dedc:	4b58      	ldr	r3, [pc, #352]	; (e040 <HandleUserInput+0x3c0>)
    dede:	2200      	movs	r2, #0
    dee0:	601a      	str	r2, [r3, #0]
    dee2:	e044      	b.n	df6e <HandleUserInput+0x2ee>
		} else if(remote_btn_state == 0 && lremote_btn_state == 1){
    dee4:	4b4e      	ldr	r3, [pc, #312]	; (e020 <HandleUserInput+0x3a0>)
    dee6:	781b      	ldrb	r3, [r3, #0]
    dee8:	2b00      	cmp	r3, #0
    deea:	d10f      	bne.n	df0c <HandleUserInput+0x28c>
    deec:	4b51      	ldr	r3, [pc, #324]	; (e034 <HandleUserInput+0x3b4>)
    deee:	781b      	ldrb	r3, [r3, #0]
    def0:	2b01      	cmp	r3, #1
    def2:	d10b      	bne.n	df0c <HandleUserInput+0x28c>
			ButtonDownTime = 250;  // Track time button was pressed
    def4:	4b54      	ldr	r3, [pc, #336]	; (e048 <HandleUserInput+0x3c8>)
    def6:	22fa      	movs	r2, #250	; 0xfa
    def8:	601a      	str	r2, [r3, #0]
			lButtonTime = millis();  // Mark the time of button state transition
    defa:	4b4f      	ldr	r3, [pc, #316]	; (e038 <HandleUserInput+0x3b8>)
    defc:	4798      	blx	r3
    defe:	0002      	movs	r2, r0
    df00:	4b4e      	ldr	r3, [pc, #312]	; (e03c <HandleUserInput+0x3bc>)
    df02:	601a      	str	r2, [r3, #0]
			ButtonUpTime = 0;
    df04:	4b4e      	ldr	r3, [pc, #312]	; (e040 <HandleUserInput+0x3c0>)
    df06:	2200      	movs	r2, #0
    df08:	601a      	str	r2, [r3, #0]
    df0a:	e030      	b.n	df6e <HandleUserInput+0x2ee>
		} else if(remote_btn_state == 0 && lremote_btn_state == 0){
    df0c:	4b44      	ldr	r3, [pc, #272]	; (e020 <HandleUserInput+0x3a0>)
    df0e:	781b      	ldrb	r3, [r3, #0]
    df10:	2b00      	cmp	r3, #0
    df12:	d113      	bne.n	df3c <HandleUserInput+0x2bc>
    df14:	4b47      	ldr	r3, [pc, #284]	; (e034 <HandleUserInput+0x3b4>)
    df16:	781b      	ldrb	r3, [r3, #0]
    df18:	2b00      	cmp	r3, #0
    df1a:	d10f      	bne.n	df3c <HandleUserInput+0x2bc>
			check_time(&lButtonTime);
    df1c:	4b47      	ldr	r3, [pc, #284]	; (e03c <HandleUserInput+0x3bc>)
    df1e:	0018      	movs	r0, r3
    df20:	4b48      	ldr	r3, [pc, #288]	; (e044 <HandleUserInput+0x3c4>)
    df22:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    df24:	4b44      	ldr	r3, [pc, #272]	; (e038 <HandleUserInput+0x3b8>)
    df26:	4798      	blx	r3
    df28:	0002      	movs	r2, r0
    df2a:	4b44      	ldr	r3, [pc, #272]	; (e03c <HandleUserInput+0x3bc>)
    df2c:	681b      	ldr	r3, [r3, #0]
    df2e:	1ad2      	subs	r2, r2, r3
    df30:	4b43      	ldr	r3, [pc, #268]	; (e040 <HandleUserInput+0x3c0>)
    df32:	601a      	str	r2, [r3, #0]

			ButtonDownTime = 0;
    df34:	4b44      	ldr	r3, [pc, #272]	; (e048 <HandleUserInput+0x3c8>)
    df36:	2200      	movs	r2, #0
    df38:	601a      	str	r2, [r3, #0]
    df3a:	e018      	b.n	df6e <HandleUserInput+0x2ee>
		} else if(remote_btn_state == 1 && lremote_btn_state == 1){
    df3c:	4b38      	ldr	r3, [pc, #224]	; (e020 <HandleUserInput+0x3a0>)
    df3e:	781b      	ldrb	r3, [r3, #0]
    df40:	2b01      	cmp	r3, #1
    df42:	d114      	bne.n	df6e <HandleUserInput+0x2ee>
    df44:	4b3b      	ldr	r3, [pc, #236]	; (e034 <HandleUserInput+0x3b4>)
    df46:	781b      	ldrb	r3, [r3, #0]
    df48:	2b01      	cmp	r3, #1
    df4a:	d110      	bne.n	df6e <HandleUserInput+0x2ee>
			check_time(&lButtonTime);
    df4c:	4b3b      	ldr	r3, [pc, #236]	; (e03c <HandleUserInput+0x3bc>)
    df4e:	0018      	movs	r0, r3
    df50:	4b3c      	ldr	r3, [pc, #240]	; (e044 <HandleUserInput+0x3c4>)
    df52:	4798      	blx	r3
			ButtonUpTime = millis() - lButtonTime; // Track time button is not pressed
    df54:	4b38      	ldr	r3, [pc, #224]	; (e038 <HandleUserInput+0x3b8>)
    df56:	4798      	blx	r3
    df58:	0002      	movs	r2, r0
    df5a:	4b38      	ldr	r3, [pc, #224]	; (e03c <HandleUserInput+0x3bc>)
    df5c:	681b      	ldr	r3, [r3, #0]
    df5e:	1ad2      	subs	r2, r2, r3
    df60:	4b37      	ldr	r3, [pc, #220]	; (e040 <HandleUserInput+0x3c0>)
    df62:	601a      	str	r2, [r3, #0]
			
			ButtonDownTime = 0;
    df64:	4b38      	ldr	r3, [pc, #224]	; (e048 <HandleUserInput+0x3c8>)
    df66:	2200      	movs	r2, #0
    df68:	601a      	str	r2, [r3, #0]
    df6a:	e000      	b.n	df6e <HandleUserInput+0x2ee>
		if(remote_btn_state == 1 && lremote_btn_state == 0){
    df6c:	46c0      	nop			; (mov r8, r8)
		}
	}

	////////   Determine the type of button press that occurred   ////////
	//////////////////////////////////////////////////////////////////////
	ButtonPressType = PRESS_NONE;
    df6e:	4b39      	ldr	r3, [pc, #228]	; (e054 <HandleUserInput+0x3d4>)
    df70:	2200      	movs	r2, #0
    df72:	701a      	strb	r2, [r3, #0]
	if(ButtonDownTime > 0 && ButtonDownTime < 500){ // Button Tap
    df74:	4b34      	ldr	r3, [pc, #208]	; (e048 <HandleUserInput+0x3c8>)
    df76:	681b      	ldr	r3, [r3, #0]
    df78:	2b00      	cmp	r3, #0
    df7a:	d00c      	beq.n	df96 <HandleUserInput+0x316>
    df7c:	4b32      	ldr	r3, [pc, #200]	; (e048 <HandleUserInput+0x3c8>)
    df7e:	681a      	ldr	r2, [r3, #0]
    df80:	23f4      	movs	r3, #244	; 0xf4
    df82:	33ff      	adds	r3, #255	; 0xff
    df84:	429a      	cmp	r2, r3
    df86:	d806      	bhi.n	df96 <HandleUserInput+0x316>
		tapIndex++;
    df88:	4b33      	ldr	r3, [pc, #204]	; (e058 <HandleUserInput+0x3d8>)
    df8a:	781b      	ldrb	r3, [r3, #0]
    df8c:	3301      	adds	r3, #1
    df8e:	b2da      	uxtb	r2, r3
    df90:	4b31      	ldr	r3, [pc, #196]	; (e058 <HandleUserInput+0x3d8>)
    df92:	701a      	strb	r2, [r3, #0]
    df94:	e073      	b.n	e07e <HandleUserInput+0x3fe>
	} else if(ButtonDownTime > 500 && ButtonDownTime < 1000 && !TurnSignalOn){ // Medium Press
    df96:	4b2c      	ldr	r3, [pc, #176]	; (e048 <HandleUserInput+0x3c8>)
    df98:	681a      	ldr	r2, [r3, #0]
    df9a:	23fa      	movs	r3, #250	; 0xfa
    df9c:	005b      	lsls	r3, r3, #1
    df9e:	429a      	cmp	r2, r3
    dfa0:	d95e      	bls.n	e060 <HandleUserInput+0x3e0>
    dfa2:	4b29      	ldr	r3, [pc, #164]	; (e048 <HandleUserInput+0x3c8>)
    dfa4:	681b      	ldr	r3, [r3, #0]
    dfa6:	4a2d      	ldr	r2, [pc, #180]	; (e05c <HandleUserInput+0x3dc>)
    dfa8:	4293      	cmp	r3, r2
    dfaa:	d859      	bhi.n	e060 <HandleUserInput+0x3e0>
    dfac:	4b28      	ldr	r3, [pc, #160]	; (e050 <HandleUserInput+0x3d0>)
    dfae:	781b      	ldrb	r3, [r3, #0]
    dfb0:	2201      	movs	r2, #1
    dfb2:	4053      	eors	r3, r2
    dfb4:	b2db      	uxtb	r3, r3
    dfb6:	2b00      	cmp	r3, #0
    dfb8:	d052      	beq.n	e060 <HandleUserInput+0x3e0>
		ButtonPressType = MEDIUM_PRESS;
    dfba:	4b26      	ldr	r3, [pc, #152]	; (e054 <HandleUserInput+0x3d4>)
    dfbc:	2206      	movs	r2, #6
    dfbe:	701a      	strb	r2, [r3, #0]
    dfc0:	e05d      	b.n	e07e <HandleUserInput+0x3fe>
    dfc2:	46c0      	nop			; (mov r8, r8)
    dfc4:	20000308 	.word	0x20000308
    dfc8:	000175f0 	.word	0x000175f0
    dfcc:	20000369 	.word	0x20000369
    dfd0:	20000958 	.word	0x20000958
    dfd4:	00015221 	.word	0x00015221
    dfd8:	00016e5d 	.word	0x00016e5d
    dfdc:	0001534d 	.word	0x0001534d
    dfe0:	41222870 	.word	0x41222870
    dfe4:	000161d5 	.word	0x000161d5
    dfe8:	ca397ea4 	.word	0xca397ea4
    dfec:	3f265b54 	.word	0x3f265b54
    dff0:	00016f01 	.word	0x00016f01
    dff4:	00014455 	.word	0x00014455
    dff8:	0001447d 	.word	0x0001447d
    dffc:	437f0000 	.word	0x437f0000
    e000:	000144f9 	.word	0x000144f9
    e004:	2000030a 	.word	0x2000030a
    e008:	2000036a 	.word	0x2000036a
    e00c:	20001054 	.word	0x20001054
    e010:	2000030b 	.word	0x2000030b
    e014:	20000309 	.word	0x20000309
    e018:	00017604 	.word	0x00017604
    e01c:	00008db1 	.word	0x00008db1
    e020:	2000030c 	.word	0x2000030c
    e024:	0000dc69 	.word	0x0000dc69
    e028:	200003a8 	.word	0x200003a8
    e02c:	00002328 	.word	0x00002328
    e030:	200003a4 	.word	0x200003a4
    e034:	2000030d 	.word	0x2000030d
    e038:	0000b109 	.word	0x0000b109
    e03c:	20000398 	.word	0x20000398
    e040:	20000394 	.word	0x20000394
    e044:	0000b139 	.word	0x0000b139
    e048:	20000390 	.word	0x20000390
    e04c:	2000038c 	.word	0x2000038c
    e050:	2000039c 	.word	0x2000039c
    e054:	20000388 	.word	0x20000388
    e058:	2000038a 	.word	0x2000038a
    e05c:	000003e7 	.word	0x000003e7
	} else if(ButtonDownTime >= 1000 && !TurnSignalOn){ // Long Press
    e060:	4bc5      	ldr	r3, [pc, #788]	; (e378 <HandleUserInput+0x6f8>)
    e062:	681b      	ldr	r3, [r3, #0]
    e064:	4ac5      	ldr	r2, [pc, #788]	; (e37c <HandleUserInput+0x6fc>)
    e066:	4293      	cmp	r3, r2
    e068:	d909      	bls.n	e07e <HandleUserInput+0x3fe>
    e06a:	4bc5      	ldr	r3, [pc, #788]	; (e380 <HandleUserInput+0x700>)
    e06c:	781b      	ldrb	r3, [r3, #0]
    e06e:	2201      	movs	r2, #1
    e070:	4053      	eors	r3, r2
    e072:	b2db      	uxtb	r3, r3
    e074:	2b00      	cmp	r3, #0
    e076:	d002      	beq.n	e07e <HandleUserInput+0x3fe>
		ButtonPressType = LONG_PRESS;
    e078:	4bc2      	ldr	r3, [pc, #776]	; (e384 <HandleUserInput+0x704>)
    e07a:	2207      	movs	r2, #7
    e07c:	701a      	strb	r2, [r3, #0]
	}
	if(tapIndex > 0 && ButtonUpTime > 200){
    e07e:	4bc2      	ldr	r3, [pc, #776]	; (e388 <HandleUserInput+0x708>)
    e080:	781b      	ldrb	r3, [r3, #0]
    e082:	2b00      	cmp	r3, #0
    e084:	d006      	beq.n	e094 <HandleUserInput+0x414>
    e086:	4bc1      	ldr	r3, [pc, #772]	; (e38c <HandleUserInput+0x70c>)
    e088:	681b      	ldr	r3, [r3, #0]
    e08a:	2bc8      	cmp	r3, #200	; 0xc8
    e08c:	d902      	bls.n	e094 <HandleUserInput+0x414>
		tapSequence = 1;
    e08e:	4bc0      	ldr	r3, [pc, #768]	; (e390 <HandleUserInput+0x710>)
    e090:	2201      	movs	r2, #1
    e092:	701a      	strb	r2, [r3, #0]
	}
	if(tapSequence){
    e094:	4bbe      	ldr	r3, [pc, #760]	; (e390 <HandleUserInput+0x710>)
    e096:	781b      	ldrb	r3, [r3, #0]
    e098:	2b00      	cmp	r3, #0
    e09a:	d03c      	beq.n	e116 <HandleUserInput+0x496>
		if(remote_type == REMOTE_UART_DUAL && VescRemoteX <= 110 && tapIndex == 1)
    e09c:	4bbd      	ldr	r3, [pc, #756]	; (e394 <HandleUserInput+0x714>)
    e09e:	781b      	ldrb	r3, [r3, #0]
    e0a0:	2b03      	cmp	r3, #3
    e0a2:	d10b      	bne.n	e0bc <HandleUserInput+0x43c>
    e0a4:	4bbc      	ldr	r3, [pc, #752]	; (e398 <HandleUserInput+0x718>)
    e0a6:	781b      	ldrb	r3, [r3, #0]
    e0a8:	2b6e      	cmp	r3, #110	; 0x6e
    e0aa:	d807      	bhi.n	e0bc <HandleUserInput+0x43c>
    e0ac:	4bb6      	ldr	r3, [pc, #728]	; (e388 <HandleUserInput+0x708>)
    e0ae:	781b      	ldrb	r3, [r3, #0]
    e0b0:	2b01      	cmp	r3, #1
    e0b2:	d103      	bne.n	e0bc <HandleUserInput+0x43c>
			ButtonPressType = LEFT_TAP;
    e0b4:	4bb3      	ldr	r3, [pc, #716]	; (e384 <HandleUserInput+0x704>)
    e0b6:	2204      	movs	r2, #4
    e0b8:	701a      	strb	r2, [r3, #0]
    e0ba:	e026      	b.n	e10a <HandleUserInput+0x48a>
		else if(remote_type == REMOTE_UART_DUAL && VescRemoteX >= 150 && tapIndex == 1)
    e0bc:	4bb5      	ldr	r3, [pc, #724]	; (e394 <HandleUserInput+0x714>)
    e0be:	781b      	ldrb	r3, [r3, #0]
    e0c0:	2b03      	cmp	r3, #3
    e0c2:	d10b      	bne.n	e0dc <HandleUserInput+0x45c>
    e0c4:	4bb4      	ldr	r3, [pc, #720]	; (e398 <HandleUserInput+0x718>)
    e0c6:	781b      	ldrb	r3, [r3, #0]
    e0c8:	2b95      	cmp	r3, #149	; 0x95
    e0ca:	d907      	bls.n	e0dc <HandleUserInput+0x45c>
    e0cc:	4bae      	ldr	r3, [pc, #696]	; (e388 <HandleUserInput+0x708>)
    e0ce:	781b      	ldrb	r3, [r3, #0]
    e0d0:	2b01      	cmp	r3, #1
    e0d2:	d103      	bne.n	e0dc <HandleUserInput+0x45c>
		ButtonPressType = RIGHT_TAP;
    e0d4:	4bab      	ldr	r3, [pc, #684]	; (e384 <HandleUserInput+0x704>)
    e0d6:	2205      	movs	r2, #5
    e0d8:	701a      	strb	r2, [r3, #0]
    e0da:	e016      	b.n	e10a <HandleUserInput+0x48a>
		else if(tapIndex == 1)
    e0dc:	4baa      	ldr	r3, [pc, #680]	; (e388 <HandleUserInput+0x708>)
    e0de:	781b      	ldrb	r3, [r3, #0]
    e0e0:	2b01      	cmp	r3, #1
    e0e2:	d103      	bne.n	e0ec <HandleUserInput+0x46c>
			ButtonPressType = SINGLE_TAP;
    e0e4:	4ba7      	ldr	r3, [pc, #668]	; (e384 <HandleUserInput+0x704>)
    e0e6:	2201      	movs	r2, #1
    e0e8:	701a      	strb	r2, [r3, #0]
    e0ea:	e00e      	b.n	e10a <HandleUserInput+0x48a>
		else if(tapIndex == 2)
    e0ec:	4ba6      	ldr	r3, [pc, #664]	; (e388 <HandleUserInput+0x708>)
    e0ee:	781b      	ldrb	r3, [r3, #0]
    e0f0:	2b02      	cmp	r3, #2
    e0f2:	d103      	bne.n	e0fc <HandleUserInput+0x47c>
			ButtonPressType = DOUBLE_TAP;
    e0f4:	4ba3      	ldr	r3, [pc, #652]	; (e384 <HandleUserInput+0x704>)
    e0f6:	2202      	movs	r2, #2
    e0f8:	701a      	strb	r2, [r3, #0]
    e0fa:	e006      	b.n	e10a <HandleUserInput+0x48a>
		else if(tapIndex == 3)
    e0fc:	4ba2      	ldr	r3, [pc, #648]	; (e388 <HandleUserInput+0x708>)
    e0fe:	781b      	ldrb	r3, [r3, #0]
    e100:	2b03      	cmp	r3, #3
    e102:	d102      	bne.n	e10a <HandleUserInput+0x48a>
			ButtonPressType = TRIPLE_TAP;
    e104:	4b9f      	ldr	r3, [pc, #636]	; (e384 <HandleUserInput+0x704>)
    e106:	2203      	movs	r2, #3
    e108:	701a      	strb	r2, [r3, #0]
		
		tapSequence = 0;
    e10a:	4ba1      	ldr	r3, [pc, #644]	; (e390 <HandleUserInput+0x710>)
    e10c:	2200      	movs	r2, #0
    e10e:	701a      	strb	r2, [r3, #0]
		tapIndex = 0;
    e110:	4b9d      	ldr	r3, [pc, #628]	; (e388 <HandleUserInput+0x708>)
    e112:	2200      	movs	r2, #0
    e114:	701a      	strb	r2, [r3, #0]
	}
	
	//////////////////////   Handle the aux output   /////////////////////
	//////////////////////////////////////////////////////////////////////
	if(AUX_ENABLED){
    e116:	4ba1      	ldr	r3, [pc, #644]	; (e39c <HandleUserInput+0x71c>)
    e118:	781b      	ldrb	r3, [r3, #0]
    e11a:	2b00      	cmp	r3, #0
    e11c:	d100      	bne.n	e120 <HandleUserInput+0x4a0>
    e11e:	e0a4      	b.n	e26a <HandleUserInput+0x5ea>
		if(!AppAuxButton){
    e120:	4b9f      	ldr	r3, [pc, #636]	; (e3a0 <HandleUserInput+0x720>)
    e122:	781b      	ldrb	r3, [r3, #0]
    e124:	2b00      	cmp	r3, #0
    e126:	d000      	beq.n	e12a <HandleUserInput+0x4aa>
    e128:	e070      	b.n	e20c <HandleUserInput+0x58c>
			switch(auxControlType){
    e12a:	4b9e      	ldr	r3, [pc, #632]	; (e3a4 <HandleUserInput+0x724>)
    e12c:	781b      	ldrb	r3, [r3, #0]
    e12e:	2b01      	cmp	r3, #1
    e130:	d014      	beq.n	e15c <HandleUserInput+0x4dc>
    e132:	dc02      	bgt.n	e13a <HandleUserInput+0x4ba>
    e134:	2b00      	cmp	r3, #0
    e136:	d003      	beq.n	e140 <HandleUserInput+0x4c0>
    e138:	e083      	b.n	e242 <HandleUserInput+0x5c2>
    e13a:	2b02      	cmp	r3, #2
    e13c:	d031      	beq.n	e1a2 <HandleUserInput+0x522>
				check_time(&AuxOnTime);
				if(AUX_OUTPUT == true && ((millis() - AuxOnTime) >= (auxTimedDuration * 100)))
				AUX_OUTPUT = false;
				break;
				case AUX_PATTERN:
				break;
    e13e:	e080      	b.n	e242 <HandleUserInput+0x5c2>
				if(ButtonHeldTime > 500){
    e140:	4b99      	ldr	r3, [pc, #612]	; (e3a8 <HandleUserInput+0x728>)
    e142:	681a      	ldr	r2, [r3, #0]
    e144:	23fa      	movs	r3, #250	; 0xfa
    e146:	005b      	lsls	r3, r3, #1
    e148:	429a      	cmp	r2, r3
    e14a:	d903      	bls.n	e154 <HandleUserInput+0x4d4>
					AUX_OUTPUT = true;
    e14c:	4b97      	ldr	r3, [pc, #604]	; (e3ac <HandleUserInput+0x72c>)
    e14e:	2201      	movs	r2, #1
    e150:	701a      	strb	r2, [r3, #0]
				break;
    e152:	e076      	b.n	e242 <HandleUserInput+0x5c2>
					AUX_OUTPUT = false;
    e154:	4b95      	ldr	r3, [pc, #596]	; (e3ac <HandleUserInput+0x72c>)
    e156:	2200      	movs	r2, #0
    e158:	701a      	strb	r2, [r3, #0]
				break;
    e15a:	e072      	b.n	e242 <HandleUserInput+0x5c2>
				if((remote_type != REMOTE_UART_DUAL && single_aux_control == ButtonPressType)
    e15c:	4b8d      	ldr	r3, [pc, #564]	; (e394 <HandleUserInput+0x714>)
    e15e:	781b      	ldrb	r3, [r3, #0]
    e160:	2b03      	cmp	r3, #3
    e162:	d005      	beq.n	e170 <HandleUserInput+0x4f0>
    e164:	4b92      	ldr	r3, [pc, #584]	; (e3b0 <HandleUserInput+0x730>)
    e166:	781a      	ldrb	r2, [r3, #0]
    e168:	4b86      	ldr	r3, [pc, #536]	; (e384 <HandleUserInput+0x704>)
    e16a:	781b      	ldrb	r3, [r3, #0]
    e16c:	429a      	cmp	r2, r3
    e16e:	d009      	beq.n	e184 <HandleUserInput+0x504>
				|| (remote_type == REMOTE_UART_DUAL && dual_aux_control == ButtonPressType)) {
    e170:	4b88      	ldr	r3, [pc, #544]	; (e394 <HandleUserInput+0x714>)
    e172:	781b      	ldrb	r3, [r3, #0]
    e174:	2b03      	cmp	r3, #3
    e176:	d161      	bne.n	e23c <HandleUserInput+0x5bc>
    e178:	4b8e      	ldr	r3, [pc, #568]	; (e3b4 <HandleUserInput+0x734>)
    e17a:	781a      	ldrb	r2, [r3, #0]
    e17c:	4b81      	ldr	r3, [pc, #516]	; (e384 <HandleUserInput+0x704>)
    e17e:	781b      	ldrb	r3, [r3, #0]
    e180:	429a      	cmp	r2, r3
    e182:	d15b      	bne.n	e23c <HandleUserInput+0x5bc>
					AUX_OUTPUT = !AUX_OUTPUT;
    e184:	4b89      	ldr	r3, [pc, #548]	; (e3ac <HandleUserInput+0x72c>)
    e186:	781b      	ldrb	r3, [r3, #0]
    e188:	1e5a      	subs	r2, r3, #1
    e18a:	4193      	sbcs	r3, r2
    e18c:	b2db      	uxtb	r3, r3
    e18e:	2201      	movs	r2, #1
    e190:	4053      	eors	r3, r2
    e192:	b2db      	uxtb	r3, r3
    e194:	1c1a      	adds	r2, r3, #0
    e196:	2301      	movs	r3, #1
    e198:	4013      	ands	r3, r2
    e19a:	b2da      	uxtb	r2, r3
    e19c:	4b83      	ldr	r3, [pc, #524]	; (e3ac <HandleUserInput+0x72c>)
    e19e:	701a      	strb	r2, [r3, #0]
				break;
    e1a0:	e04c      	b.n	e23c <HandleUserInput+0x5bc>
				if((remote_type != REMOTE_UART_DUAL && single_aux_control == ButtonPressType)
    e1a2:	4b7c      	ldr	r3, [pc, #496]	; (e394 <HandleUserInput+0x714>)
    e1a4:	781b      	ldrb	r3, [r3, #0]
    e1a6:	2b03      	cmp	r3, #3
    e1a8:	d005      	beq.n	e1b6 <HandleUserInput+0x536>
    e1aa:	4b81      	ldr	r3, [pc, #516]	; (e3b0 <HandleUserInput+0x730>)
    e1ac:	781a      	ldrb	r2, [r3, #0]
    e1ae:	4b75      	ldr	r3, [pc, #468]	; (e384 <HandleUserInput+0x704>)
    e1b0:	781b      	ldrb	r3, [r3, #0]
    e1b2:	429a      	cmp	r2, r3
    e1b4:	d009      	beq.n	e1ca <HandleUserInput+0x54a>
				|| (remote_type == REMOTE_UART_DUAL && dual_aux_control == ButtonPressType)) {
    e1b6:	4b77      	ldr	r3, [pc, #476]	; (e394 <HandleUserInput+0x714>)
    e1b8:	781b      	ldrb	r3, [r3, #0]
    e1ba:	2b03      	cmp	r3, #3
    e1bc:	d10d      	bne.n	e1da <HandleUserInput+0x55a>
    e1be:	4b7d      	ldr	r3, [pc, #500]	; (e3b4 <HandleUserInput+0x734>)
    e1c0:	781a      	ldrb	r2, [r3, #0]
    e1c2:	4b70      	ldr	r3, [pc, #448]	; (e384 <HandleUserInput+0x704>)
    e1c4:	781b      	ldrb	r3, [r3, #0]
    e1c6:	429a      	cmp	r2, r3
    e1c8:	d107      	bne.n	e1da <HandleUserInput+0x55a>
					AUX_OUTPUT = true;
    e1ca:	4b78      	ldr	r3, [pc, #480]	; (e3ac <HandleUserInput+0x72c>)
    e1cc:	2201      	movs	r2, #1
    e1ce:	701a      	strb	r2, [r3, #0]
					AuxOnTime = millis();
    e1d0:	4b79      	ldr	r3, [pc, #484]	; (e3b8 <HandleUserInput+0x738>)
    e1d2:	4798      	blx	r3
    e1d4:	0002      	movs	r2, r0
    e1d6:	4b79      	ldr	r3, [pc, #484]	; (e3bc <HandleUserInput+0x73c>)
    e1d8:	601a      	str	r2, [r3, #0]
				check_time(&AuxOnTime);
    e1da:	4b78      	ldr	r3, [pc, #480]	; (e3bc <HandleUserInput+0x73c>)
    e1dc:	0018      	movs	r0, r3
    e1de:	4b78      	ldr	r3, [pc, #480]	; (e3c0 <HandleUserInput+0x740>)
    e1e0:	4798      	blx	r3
				if(AUX_OUTPUT == true && ((millis() - AuxOnTime) >= (auxTimedDuration * 100)))
    e1e2:	4b72      	ldr	r3, [pc, #456]	; (e3ac <HandleUserInput+0x72c>)
    e1e4:	781b      	ldrb	r3, [r3, #0]
    e1e6:	2b00      	cmp	r3, #0
    e1e8:	d02a      	beq.n	e240 <HandleUserInput+0x5c0>
    e1ea:	4b73      	ldr	r3, [pc, #460]	; (e3b8 <HandleUserInput+0x738>)
    e1ec:	4798      	blx	r3
    e1ee:	0002      	movs	r2, r0
    e1f0:	4b72      	ldr	r3, [pc, #456]	; (e3bc <HandleUserInput+0x73c>)
    e1f2:	681b      	ldr	r3, [r3, #0]
    e1f4:	1ad3      	subs	r3, r2, r3
    e1f6:	4a73      	ldr	r2, [pc, #460]	; (e3c4 <HandleUserInput+0x744>)
    e1f8:	7812      	ldrb	r2, [r2, #0]
    e1fa:	0011      	movs	r1, r2
    e1fc:	2264      	movs	r2, #100	; 0x64
    e1fe:	434a      	muls	r2, r1
    e200:	4293      	cmp	r3, r2
    e202:	d31d      	bcc.n	e240 <HandleUserInput+0x5c0>
				AUX_OUTPUT = false;
    e204:	4b69      	ldr	r3, [pc, #420]	; (e3ac <HandleUserInput+0x72c>)
    e206:	2200      	movs	r2, #0
    e208:	701a      	strb	r2, [r3, #0]
				break;
    e20a:	e019      	b.n	e240 <HandleUserInput+0x5c0>
			}
		} else if(AppAuxButton == 1 && lAppAuxButton == 0) {
    e20c:	4b64      	ldr	r3, [pc, #400]	; (e3a0 <HandleUserInput+0x720>)
    e20e:	781b      	ldrb	r3, [r3, #0]
    e210:	2b01      	cmp	r3, #1
    e212:	d107      	bne.n	e224 <HandleUserInput+0x5a4>
    e214:	4b6c      	ldr	r3, [pc, #432]	; (e3c8 <HandleUserInput+0x748>)
    e216:	781b      	ldrb	r3, [r3, #0]
    e218:	2b00      	cmp	r3, #0
    e21a:	d103      	bne.n	e224 <HandleUserInput+0x5a4>
			AUX_OUTPUT = true;
    e21c:	4b63      	ldr	r3, [pc, #396]	; (e3ac <HandleUserInput+0x72c>)
    e21e:	2201      	movs	r2, #1
    e220:	701a      	strb	r2, [r3, #0]
    e222:	e00e      	b.n	e242 <HandleUserInput+0x5c2>
		} else if(AppAuxButton == 0 && lAppAuxButton == 1){
    e224:	4b5e      	ldr	r3, [pc, #376]	; (e3a0 <HandleUserInput+0x720>)
    e226:	781b      	ldrb	r3, [r3, #0]
    e228:	2b00      	cmp	r3, #0
    e22a:	d10a      	bne.n	e242 <HandleUserInput+0x5c2>
    e22c:	4b66      	ldr	r3, [pc, #408]	; (e3c8 <HandleUserInput+0x748>)
    e22e:	781b      	ldrb	r3, [r3, #0]
    e230:	2b01      	cmp	r3, #1
    e232:	d106      	bne.n	e242 <HandleUserInput+0x5c2>
			AUX_OUTPUT = false;
    e234:	4b5d      	ldr	r3, [pc, #372]	; (e3ac <HandleUserInput+0x72c>)
    e236:	2200      	movs	r2, #0
    e238:	701a      	strb	r2, [r3, #0]
    e23a:	e002      	b.n	e242 <HandleUserInput+0x5c2>
				break;
    e23c:	46c0      	nop			; (mov r8, r8)
    e23e:	e000      	b.n	e242 <HandleUserInput+0x5c2>
				break;
    e240:	46c0      	nop			; (mov r8, r8)
		}
		lAppAuxButton = AppAuxButton;
    e242:	4b57      	ldr	r3, [pc, #348]	; (e3a0 <HandleUserInput+0x720>)
    e244:	781a      	ldrb	r2, [r3, #0]
    e246:	4b60      	ldr	r3, [pc, #384]	; (e3c8 <HandleUserInput+0x748>)
    e248:	701a      	strb	r2, [r3, #0]

		setAux(!AUX_OUTPUT);
    e24a:	4b58      	ldr	r3, [pc, #352]	; (e3ac <HandleUserInput+0x72c>)
    e24c:	781b      	ldrb	r3, [r3, #0]
    e24e:	1e5a      	subs	r2, r3, #1
    e250:	4193      	sbcs	r3, r2
    e252:	b2db      	uxtb	r3, r3
    e254:	2201      	movs	r2, #1
    e256:	4053      	eors	r3, r2
    e258:	b2db      	uxtb	r3, r3
    e25a:	1c1a      	adds	r2, r3, #0
    e25c:	2301      	movs	r3, #1
    e25e:	4013      	ands	r3, r2
    e260:	b2db      	uxtb	r3, r3
    e262:	0018      	movs	r0, r3
    e264:	4b59      	ldr	r3, [pc, #356]	; (e3cc <HandleUserInput+0x74c>)
    e266:	4798      	blx	r3
    e268:	e002      	b.n	e270 <HandleUserInput+0x5f0>
	}
	else{
		setAux(true);
    e26a:	2001      	movs	r0, #1
    e26c:	4b57      	ldr	r3, [pc, #348]	; (e3cc <HandleUserInput+0x74c>)
    e26e:	4798      	blx	r3
	}

	/////////////   Handle the side, head, and tail lights   /////////////
	//////////////////////////////////////////////////////////////////////
	if(ButtonPressType != PRESS_NONE){
    e270:	4b44      	ldr	r3, [pc, #272]	; (e384 <HandleUserInput+0x704>)
    e272:	781b      	ldrb	r3, [r3, #0]
    e274:	2b00      	cmp	r3, #0
    e276:	d100      	bne.n	e27a <HandleUserInput+0x5fa>
    e278:	e1a5      	b.n	e5c6 <HandleUserInput+0x946>
		if(remote_type != REMOTE_UART_DUAL){ // If single axis remote is connected
    e27a:	4b46      	ldr	r3, [pc, #280]	; (e394 <HandleUserInput+0x714>)
    e27c:	781b      	ldrb	r3, [r3, #0]
    e27e:	2b03      	cmp	r3, #3
    e280:	d100      	bne.n	e284 <HandleUserInput+0x604>
    e282:	e0cc      	b.n	e41e <HandleUserInput+0x79e>
			if(single_all_control == ButtonPressType){
    e284:	4b52      	ldr	r3, [pc, #328]	; (e3d0 <HandleUserInput+0x750>)
    e286:	781a      	ldrb	r2, [r3, #0]
    e288:	4b3e      	ldr	r3, [pc, #248]	; (e384 <HandleUserInput+0x704>)
    e28a:	781b      	ldrb	r3, [r3, #0]
    e28c:	429a      	cmp	r2, r3
    e28e:	d108      	bne.n	e2a2 <HandleUserInput+0x622>
				LIGHTS_ON = !LIGHTS_ON;
    e290:	4b50      	ldr	r3, [pc, #320]	; (e3d4 <HandleUserInput+0x754>)
    e292:	781b      	ldrb	r3, [r3, #0]
    e294:	425a      	negs	r2, r3
    e296:	4153      	adcs	r3, r2
    e298:	b2db      	uxtb	r3, r3
    e29a:	001a      	movs	r2, r3
    e29c:	4b4d      	ldr	r3, [pc, #308]	; (e3d4 <HandleUserInput+0x754>)
    e29e:	701a      	strb	r2, [r3, #0]
    e2a0:	e191      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(single_head_control == ButtonPressType){
    e2a2:	4b4d      	ldr	r3, [pc, #308]	; (e3d8 <HandleUserInput+0x758>)
    e2a4:	781a      	ldrb	r2, [r3, #0]
    e2a6:	4b37      	ldr	r3, [pc, #220]	; (e384 <HandleUserInput+0x704>)
    e2a8:	781b      	ldrb	r3, [r3, #0]
    e2aa:	429a      	cmp	r2, r3
    e2ac:	d123      	bne.n	e2f6 <HandleUserInput+0x676>
				if(!LIGHTS_ON){
    e2ae:	4b49      	ldr	r3, [pc, #292]	; (e3d4 <HandleUserInput+0x754>)
    e2b0:	781b      	ldrb	r3, [r3, #0]
    e2b2:	2b00      	cmp	r3, #0
    e2b4:	d109      	bne.n	e2ca <HandleUserInput+0x64a>
					HEADLIGHTS = true;
    e2b6:	4b49      	ldr	r3, [pc, #292]	; (e3dc <HandleUserInput+0x75c>)
    e2b8:	2201      	movs	r2, #1
    e2ba:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e2bc:	4b48      	ldr	r3, [pc, #288]	; (e3e0 <HandleUserInput+0x760>)
    e2be:	2200      	movs	r2, #0
    e2c0:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e2c2:	4b44      	ldr	r3, [pc, #272]	; (e3d4 <HandleUserInput+0x754>)
    e2c4:	2201      	movs	r2, #1
    e2c6:	701a      	strb	r2, [r3, #0]
    e2c8:	e17d      	b.n	e5c6 <HandleUserInput+0x946>
				}

				else if(SIDELIGHTS)
    e2ca:	4b45      	ldr	r3, [pc, #276]	; (e3e0 <HandleUserInput+0x760>)
    e2cc:	781b      	ldrb	r3, [r3, #0]
    e2ce:	2b00      	cmp	r3, #0
    e2d0:	d008      	beq.n	e2e4 <HandleUserInput+0x664>
				HEADLIGHTS = !HEADLIGHTS;
    e2d2:	4b42      	ldr	r3, [pc, #264]	; (e3dc <HandleUserInput+0x75c>)
    e2d4:	781b      	ldrb	r3, [r3, #0]
    e2d6:	425a      	negs	r2, r3
    e2d8:	4153      	adcs	r3, r2
    e2da:	b2db      	uxtb	r3, r3
    e2dc:	001a      	movs	r2, r3
    e2de:	4b3f      	ldr	r3, [pc, #252]	; (e3dc <HandleUserInput+0x75c>)
    e2e0:	701a      	strb	r2, [r3, #0]
    e2e2:	e170      	b.n	e5c6 <HandleUserInput+0x946>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e2e4:	4b3b      	ldr	r3, [pc, #236]	; (e3d4 <HandleUserInput+0x754>)
    e2e6:	781b      	ldrb	r3, [r3, #0]
    e2e8:	425a      	negs	r2, r3
    e2ea:	4153      	adcs	r3, r2
    e2ec:	b2db      	uxtb	r3, r3
    e2ee:	001a      	movs	r2, r3
    e2f0:	4b38      	ldr	r3, [pc, #224]	; (e3d4 <HandleUserInput+0x754>)
    e2f2:	701a      	strb	r2, [r3, #0]
    e2f4:	e167      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(single_side_control == ButtonPressType){
    e2f6:	4b3b      	ldr	r3, [pc, #236]	; (e3e4 <HandleUserInput+0x764>)
    e2f8:	781a      	ldrb	r2, [r3, #0]
    e2fa:	4b22      	ldr	r3, [pc, #136]	; (e384 <HandleUserInput+0x704>)
    e2fc:	781b      	ldrb	r3, [r3, #0]
    e2fe:	429a      	cmp	r2, r3
    e300:	d123      	bne.n	e34a <HandleUserInput+0x6ca>
				if(!LIGHTS_ON){
    e302:	4b34      	ldr	r3, [pc, #208]	; (e3d4 <HandleUserInput+0x754>)
    e304:	781b      	ldrb	r3, [r3, #0]
    e306:	2b00      	cmp	r3, #0
    e308:	d109      	bne.n	e31e <HandleUserInput+0x69e>
					HEADLIGHTS = false;
    e30a:	4b34      	ldr	r3, [pc, #208]	; (e3dc <HandleUserInput+0x75c>)
    e30c:	2200      	movs	r2, #0
    e30e:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = true;
    e310:	4b33      	ldr	r3, [pc, #204]	; (e3e0 <HandleUserInput+0x760>)
    e312:	2201      	movs	r2, #1
    e314:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e316:	4b2f      	ldr	r3, [pc, #188]	; (e3d4 <HandleUserInput+0x754>)
    e318:	2201      	movs	r2, #1
    e31a:	701a      	strb	r2, [r3, #0]
    e31c:	e153      	b.n	e5c6 <HandleUserInput+0x946>
				}
				else if(HEADLIGHTS)
    e31e:	4b2f      	ldr	r3, [pc, #188]	; (e3dc <HandleUserInput+0x75c>)
    e320:	781b      	ldrb	r3, [r3, #0]
    e322:	2b00      	cmp	r3, #0
    e324:	d008      	beq.n	e338 <HandleUserInput+0x6b8>
				SIDELIGHTS = !SIDELIGHTS;
    e326:	4b2e      	ldr	r3, [pc, #184]	; (e3e0 <HandleUserInput+0x760>)
    e328:	781b      	ldrb	r3, [r3, #0]
    e32a:	425a      	negs	r2, r3
    e32c:	4153      	adcs	r3, r2
    e32e:	b2db      	uxtb	r3, r3
    e330:	001a      	movs	r2, r3
    e332:	4b2b      	ldr	r3, [pc, #172]	; (e3e0 <HandleUserInput+0x760>)
    e334:	701a      	strb	r2, [r3, #0]
    e336:	e146      	b.n	e5c6 <HandleUserInput+0x946>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e338:	4b26      	ldr	r3, [pc, #152]	; (e3d4 <HandleUserInput+0x754>)
    e33a:	781b      	ldrb	r3, [r3, #0]
    e33c:	425a      	negs	r2, r3
    e33e:	4153      	adcs	r3, r2
    e340:	b2db      	uxtb	r3, r3
    e342:	001a      	movs	r2, r3
    e344:	4b23      	ldr	r3, [pc, #140]	; (e3d4 <HandleUserInput+0x754>)
    e346:	701a      	strb	r2, [r3, #0]
    e348:	e13d      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(single_down_control == ButtonPressType){
    e34a:	4b27      	ldr	r3, [pc, #156]	; (e3e8 <HandleUserInput+0x768>)
    e34c:	781a      	ldrb	r2, [r3, #0]
    e34e:	4b0d      	ldr	r3, [pc, #52]	; (e384 <HandleUserInput+0x704>)
    e350:	781b      	ldrb	r3, [r3, #0]
    e352:	429a      	cmp	r2, r3
    e354:	d14c      	bne.n	e3f0 <HandleUserInput+0x770>
				if(light_mode == 0)
    e356:	4b25      	ldr	r3, [pc, #148]	; (e3ec <HandleUserInput+0x76c>)
    e358:	781b      	ldrb	r3, [r3, #0]
    e35a:	2b00      	cmp	r3, #0
    e35c:	d105      	bne.n	e36a <HandleUserInput+0x6ea>
					light_mode = light_modes - 1;
    e35e:	2309      	movs	r3, #9
    e360:	3b01      	subs	r3, #1
    e362:	b2da      	uxtb	r2, r3
    e364:	4b21      	ldr	r3, [pc, #132]	; (e3ec <HandleUserInput+0x76c>)
    e366:	701a      	strb	r2, [r3, #0]
    e368:	e12d      	b.n	e5c6 <HandleUserInput+0x946>
				else
					light_mode--;
    e36a:	4b20      	ldr	r3, [pc, #128]	; (e3ec <HandleUserInput+0x76c>)
    e36c:	781b      	ldrb	r3, [r3, #0]
    e36e:	3b01      	subs	r3, #1
    e370:	b2da      	uxtb	r2, r3
    e372:	4b1e      	ldr	r3, [pc, #120]	; (e3ec <HandleUserInput+0x76c>)
    e374:	701a      	strb	r2, [r3, #0]
    e376:	e126      	b.n	e5c6 <HandleUserInput+0x946>
    e378:	20000390 	.word	0x20000390
    e37c:	000003e7 	.word	0x000003e7
    e380:	2000039c 	.word	0x2000039c
    e384:	20000388 	.word	0x20000388
    e388:	2000038a 	.word	0x2000038a
    e38c:	20000394 	.word	0x20000394
    e390:	20000389 	.word	0x20000389
    e394:	20000308 	.word	0x20000308
    e398:	20000373 	.word	0x20000373
    e39c:	20000375 	.word	0x20000375
    e3a0:	20000386 	.word	0x20000386
    e3a4:	20000378 	.word	0x20000378
    e3a8:	2000038c 	.word	0x2000038c
    e3ac:	20000377 	.word	0x20000377
    e3b0:	2000037a 	.word	0x2000037a
    e3b4:	20000380 	.word	0x20000380
    e3b8:	0000b109 	.word	0x0000b109
    e3bc:	200003a0 	.word	0x200003a0
    e3c0:	0000b139 	.word	0x0000b139
    e3c4:	20000379 	.word	0x20000379
    e3c8:	20000387 	.word	0x20000387
    e3cc:	0000b455 	.word	0x0000b455
    e3d0:	2000037b 	.word	0x2000037b
    e3d4:	200000a3 	.word	0x200000a3
    e3d8:	2000037c 	.word	0x2000037c
    e3dc:	20000322 	.word	0x20000322
    e3e0:	200000a2 	.word	0x200000a2
    e3e4:	2000037d 	.word	0x2000037d
    e3e8:	2000037f 	.word	0x2000037f
    e3ec:	2000001b 	.word	0x2000001b
			}
			else if(single_up_control == ButtonPressType){
    e3f0:	4b79      	ldr	r3, [pc, #484]	; (e5d8 <HandleUserInput+0x958>)
    e3f2:	781a      	ldrb	r2, [r3, #0]
    e3f4:	4b79      	ldr	r3, [pc, #484]	; (e5dc <HandleUserInput+0x95c>)
    e3f6:	781b      	ldrb	r3, [r3, #0]
    e3f8:	429a      	cmp	r2, r3
    e3fa:	d000      	beq.n	e3fe <HandleUserInput+0x77e>
    e3fc:	e0e3      	b.n	e5c6 <HandleUserInput+0x946>
				light_mode++;
    e3fe:	4b78      	ldr	r3, [pc, #480]	; (e5e0 <HandleUserInput+0x960>)
    e400:	781b      	ldrb	r3, [r3, #0]
    e402:	3301      	adds	r3, #1
    e404:	b2da      	uxtb	r2, r3
    e406:	4b76      	ldr	r3, [pc, #472]	; (e5e0 <HandleUserInput+0x960>)
    e408:	701a      	strb	r2, [r3, #0]
				if(light_mode >= light_modes)
    e40a:	4b75      	ldr	r3, [pc, #468]	; (e5e0 <HandleUserInput+0x960>)
    e40c:	781b      	ldrb	r3, [r3, #0]
    e40e:	2209      	movs	r2, #9
    e410:	4293      	cmp	r3, r2
    e412:	d200      	bcs.n	e416 <HandleUserInput+0x796>
    e414:	e0d7      	b.n	e5c6 <HandleUserInput+0x946>
					light_mode = 0;
    e416:	4b72      	ldr	r3, [pc, #456]	; (e5e0 <HandleUserInput+0x960>)
    e418:	2200      	movs	r2, #0
    e41a:	701a      	strb	r2, [r3, #0]
    e41c:	e0d3      	b.n	e5c6 <HandleUserInput+0x946>
			}
		}
		else if(remote_type == REMOTE_UART_DUAL){ // If dual axis remote is connected
    e41e:	4b71      	ldr	r3, [pc, #452]	; (e5e4 <HandleUserInput+0x964>)
    e420:	781b      	ldrb	r3, [r3, #0]
    e422:	2b03      	cmp	r3, #3
    e424:	d000      	beq.n	e428 <HandleUserInput+0x7a8>
    e426:	e0ce      	b.n	e5c6 <HandleUserInput+0x946>
			if(dual_all_control == ButtonPressType){
    e428:	4b6f      	ldr	r3, [pc, #444]	; (e5e8 <HandleUserInput+0x968>)
    e42a:	781a      	ldrb	r2, [r3, #0]
    e42c:	4b6b      	ldr	r3, [pc, #428]	; (e5dc <HandleUserInput+0x95c>)
    e42e:	781b      	ldrb	r3, [r3, #0]
    e430:	429a      	cmp	r2, r3
    e432:	d108      	bne.n	e446 <HandleUserInput+0x7c6>
				LIGHTS_ON = !LIGHTS_ON;
    e434:	4b6d      	ldr	r3, [pc, #436]	; (e5ec <HandleUserInput+0x96c>)
    e436:	781b      	ldrb	r3, [r3, #0]
    e438:	425a      	negs	r2, r3
    e43a:	4153      	adcs	r3, r2
    e43c:	b2db      	uxtb	r3, r3
    e43e:	001a      	movs	r2, r3
    e440:	4b6a      	ldr	r3, [pc, #424]	; (e5ec <HandleUserInput+0x96c>)
    e442:	701a      	strb	r2, [r3, #0]
    e444:	e0bf      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(dual_head_control == ButtonPressType){
    e446:	4b6a      	ldr	r3, [pc, #424]	; (e5f0 <HandleUserInput+0x970>)
    e448:	781a      	ldrb	r2, [r3, #0]
    e44a:	4b64      	ldr	r3, [pc, #400]	; (e5dc <HandleUserInput+0x95c>)
    e44c:	781b      	ldrb	r3, [r3, #0]
    e44e:	429a      	cmp	r2, r3
    e450:	d123      	bne.n	e49a <HandleUserInput+0x81a>
				if(!LIGHTS_ON){
    e452:	4b66      	ldr	r3, [pc, #408]	; (e5ec <HandleUserInput+0x96c>)
    e454:	781b      	ldrb	r3, [r3, #0]
    e456:	2b00      	cmp	r3, #0
    e458:	d109      	bne.n	e46e <HandleUserInput+0x7ee>
					HEADLIGHTS = true;
    e45a:	4b66      	ldr	r3, [pc, #408]	; (e5f4 <HandleUserInput+0x974>)
    e45c:	2201      	movs	r2, #1
    e45e:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e460:	4b65      	ldr	r3, [pc, #404]	; (e5f8 <HandleUserInput+0x978>)
    e462:	2200      	movs	r2, #0
    e464:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e466:	4b61      	ldr	r3, [pc, #388]	; (e5ec <HandleUserInput+0x96c>)
    e468:	2201      	movs	r2, #1
    e46a:	701a      	strb	r2, [r3, #0]
    e46c:	e0ab      	b.n	e5c6 <HandleUserInput+0x946>
				}

				else if(SIDELIGHTS)
    e46e:	4b62      	ldr	r3, [pc, #392]	; (e5f8 <HandleUserInput+0x978>)
    e470:	781b      	ldrb	r3, [r3, #0]
    e472:	2b00      	cmp	r3, #0
    e474:	d008      	beq.n	e488 <HandleUserInput+0x808>
				HEADLIGHTS = !HEADLIGHTS;
    e476:	4b5f      	ldr	r3, [pc, #380]	; (e5f4 <HandleUserInput+0x974>)
    e478:	781b      	ldrb	r3, [r3, #0]
    e47a:	425a      	negs	r2, r3
    e47c:	4153      	adcs	r3, r2
    e47e:	b2db      	uxtb	r3, r3
    e480:	001a      	movs	r2, r3
    e482:	4b5c      	ldr	r3, [pc, #368]	; (e5f4 <HandleUserInput+0x974>)
    e484:	701a      	strb	r2, [r3, #0]
    e486:	e09e      	b.n	e5c6 <HandleUserInput+0x946>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e488:	4b58      	ldr	r3, [pc, #352]	; (e5ec <HandleUserInput+0x96c>)
    e48a:	781b      	ldrb	r3, [r3, #0]
    e48c:	425a      	negs	r2, r3
    e48e:	4153      	adcs	r3, r2
    e490:	b2db      	uxtb	r3, r3
    e492:	001a      	movs	r2, r3
    e494:	4b55      	ldr	r3, [pc, #340]	; (e5ec <HandleUserInput+0x96c>)
    e496:	701a      	strb	r2, [r3, #0]
    e498:	e095      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(dual_side_control == ButtonPressType){
    e49a:	4b58      	ldr	r3, [pc, #352]	; (e5fc <HandleUserInput+0x97c>)
    e49c:	781a      	ldrb	r2, [r3, #0]
    e49e:	4b4f      	ldr	r3, [pc, #316]	; (e5dc <HandleUserInput+0x95c>)
    e4a0:	781b      	ldrb	r3, [r3, #0]
    e4a2:	429a      	cmp	r2, r3
    e4a4:	d123      	bne.n	e4ee <HandleUserInput+0x86e>
				if(!LIGHTS_ON){
    e4a6:	4b51      	ldr	r3, [pc, #324]	; (e5ec <HandleUserInput+0x96c>)
    e4a8:	781b      	ldrb	r3, [r3, #0]
    e4aa:	2b00      	cmp	r3, #0
    e4ac:	d109      	bne.n	e4c2 <HandleUserInput+0x842>
					HEADLIGHTS = false;
    e4ae:	4b51      	ldr	r3, [pc, #324]	; (e5f4 <HandleUserInput+0x974>)
    e4b0:	2200      	movs	r2, #0
    e4b2:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = true;
    e4b4:	4b50      	ldr	r3, [pc, #320]	; (e5f8 <HandleUserInput+0x978>)
    e4b6:	2201      	movs	r2, #1
    e4b8:	701a      	strb	r2, [r3, #0]
					LIGHTS_ON = true;
    e4ba:	4b4c      	ldr	r3, [pc, #304]	; (e5ec <HandleUserInput+0x96c>)
    e4bc:	2201      	movs	r2, #1
    e4be:	701a      	strb	r2, [r3, #0]
    e4c0:	e081      	b.n	e5c6 <HandleUserInput+0x946>
				}
				else if(HEADLIGHTS)
    e4c2:	4b4c      	ldr	r3, [pc, #304]	; (e5f4 <HandleUserInput+0x974>)
    e4c4:	781b      	ldrb	r3, [r3, #0]
    e4c6:	2b00      	cmp	r3, #0
    e4c8:	d008      	beq.n	e4dc <HandleUserInput+0x85c>
				SIDELIGHTS = !SIDELIGHTS;
    e4ca:	4b4b      	ldr	r3, [pc, #300]	; (e5f8 <HandleUserInput+0x978>)
    e4cc:	781b      	ldrb	r3, [r3, #0]
    e4ce:	425a      	negs	r2, r3
    e4d0:	4153      	adcs	r3, r2
    e4d2:	b2db      	uxtb	r3, r3
    e4d4:	001a      	movs	r2, r3
    e4d6:	4b48      	ldr	r3, [pc, #288]	; (e5f8 <HandleUserInput+0x978>)
    e4d8:	701a      	strb	r2, [r3, #0]
    e4da:	e074      	b.n	e5c6 <HandleUserInput+0x946>
				else
				LIGHTS_ON = !LIGHTS_ON;
    e4dc:	4b43      	ldr	r3, [pc, #268]	; (e5ec <HandleUserInput+0x96c>)
    e4de:	781b      	ldrb	r3, [r3, #0]
    e4e0:	425a      	negs	r2, r3
    e4e2:	4153      	adcs	r3, r2
    e4e4:	b2db      	uxtb	r3, r3
    e4e6:	001a      	movs	r2, r3
    e4e8:	4b40      	ldr	r3, [pc, #256]	; (e5ec <HandleUserInput+0x96c>)
    e4ea:	701a      	strb	r2, [r3, #0]
    e4ec:	e06b      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(dual_down_control == ButtonPressType){
    e4ee:	4b44      	ldr	r3, [pc, #272]	; (e600 <HandleUserInput+0x980>)
    e4f0:	781a      	ldrb	r2, [r3, #0]
    e4f2:	4b3a      	ldr	r3, [pc, #232]	; (e5dc <HandleUserInput+0x95c>)
    e4f4:	781b      	ldrb	r3, [r3, #0]
    e4f6:	429a      	cmp	r2, r3
    e4f8:	d110      	bne.n	e51c <HandleUserInput+0x89c>
				if(light_mode == 0)
    e4fa:	4b39      	ldr	r3, [pc, #228]	; (e5e0 <HandleUserInput+0x960>)
    e4fc:	781b      	ldrb	r3, [r3, #0]
    e4fe:	2b00      	cmp	r3, #0
    e500:	d105      	bne.n	e50e <HandleUserInput+0x88e>
					light_mode = light_modes - 1;
    e502:	2309      	movs	r3, #9
    e504:	3b01      	subs	r3, #1
    e506:	b2da      	uxtb	r2, r3
    e508:	4b35      	ldr	r3, [pc, #212]	; (e5e0 <HandleUserInput+0x960>)
    e50a:	701a      	strb	r2, [r3, #0]
    e50c:	e05b      	b.n	e5c6 <HandleUserInput+0x946>
				else
					light_mode--;
    e50e:	4b34      	ldr	r3, [pc, #208]	; (e5e0 <HandleUserInput+0x960>)
    e510:	781b      	ldrb	r3, [r3, #0]
    e512:	3b01      	subs	r3, #1
    e514:	b2da      	uxtb	r2, r3
    e516:	4b32      	ldr	r3, [pc, #200]	; (e5e0 <HandleUserInput+0x960>)
    e518:	701a      	strb	r2, [r3, #0]
    e51a:	e054      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(dual_up_control == ButtonPressType){
    e51c:	4b39      	ldr	r3, [pc, #228]	; (e604 <HandleUserInput+0x984>)
    e51e:	781a      	ldrb	r2, [r3, #0]
    e520:	4b2e      	ldr	r3, [pc, #184]	; (e5dc <HandleUserInput+0x95c>)
    e522:	781b      	ldrb	r3, [r3, #0]
    e524:	429a      	cmp	r2, r3
    e526:	d10e      	bne.n	e546 <HandleUserInput+0x8c6>
				light_mode++;
    e528:	4b2d      	ldr	r3, [pc, #180]	; (e5e0 <HandleUserInput+0x960>)
    e52a:	781b      	ldrb	r3, [r3, #0]
    e52c:	3301      	adds	r3, #1
    e52e:	b2da      	uxtb	r2, r3
    e530:	4b2b      	ldr	r3, [pc, #172]	; (e5e0 <HandleUserInput+0x960>)
    e532:	701a      	strb	r2, [r3, #0]
				if(light_mode >= light_modes)
    e534:	4b2a      	ldr	r3, [pc, #168]	; (e5e0 <HandleUserInput+0x960>)
    e536:	781b      	ldrb	r3, [r3, #0]
    e538:	2209      	movs	r2, #9
    e53a:	4293      	cmp	r3, r2
    e53c:	d343      	bcc.n	e5c6 <HandleUserInput+0x946>
					light_mode = 0;
    e53e:	4b28      	ldr	r3, [pc, #160]	; (e5e0 <HandleUserInput+0x960>)
    e540:	2200      	movs	r2, #0
    e542:	701a      	strb	r2, [r3, #0]
    e544:	e03f      	b.n	e5c6 <HandleUserInput+0x946>
			}
			else if(TURN_ENABLED == 1 && ButtonHeldTime > 500){
    e546:	4b30      	ldr	r3, [pc, #192]	; (e608 <HandleUserInput+0x988>)
    e548:	781b      	ldrb	r3, [r3, #0]
    e54a:	2b00      	cmp	r3, #0
    e54c:	d02f      	beq.n	e5ae <HandleUserInput+0x92e>
    e54e:	4b2f      	ldr	r3, [pc, #188]	; (e60c <HandleUserInput+0x98c>)
    e550:	681a      	ldr	r2, [r3, #0]
    e552:	23fa      	movs	r3, #250	; 0xfa
    e554:	005b      	lsls	r3, r3, #1
    e556:	429a      	cmp	r2, r3
    e558:	d929      	bls.n	e5ae <HandleUserInput+0x92e>
				if(VescRemoteX < 110){
    e55a:	4b2d      	ldr	r3, [pc, #180]	; (e610 <HandleUserInput+0x990>)
    e55c:	781b      	ldrb	r3, [r3, #0]
    e55e:	2b6d      	cmp	r3, #109	; 0x6d
    e560:	d810      	bhi.n	e584 <HandleUserInput+0x904>
					if(SIDELIGHTS)
    e562:	4b25      	ldr	r3, [pc, #148]	; (e5f8 <HandleUserInput+0x978>)
    e564:	781b      	ldrb	r3, [r3, #0]
    e566:	2b00      	cmp	r3, #0
    e568:	d002      	beq.n	e570 <HandleUserInput+0x8f0>
						RestoreTurnLights = true;
    e56a:	4b2a      	ldr	r3, [pc, #168]	; (e614 <HandleUserInput+0x994>)
    e56c:	2201      	movs	r2, #1
    e56e:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e570:	4b21      	ldr	r3, [pc, #132]	; (e5f8 <HandleUserInput+0x978>)
    e572:	2200      	movs	r2, #0
    e574:	701a      	strb	r2, [r3, #0]
				
					TurnSignalOn = true;
    e576:	4b28      	ldr	r3, [pc, #160]	; (e618 <HandleUserInput+0x998>)
    e578:	2201      	movs	r2, #1
    e57a:	701a      	strb	r2, [r3, #0]
					TurnSignal(true);
    e57c:	2001      	movs	r0, #1
    e57e:	4b27      	ldr	r3, [pc, #156]	; (e61c <HandleUserInput+0x99c>)
    e580:	4798      	blx	r3
				if(VescRemoteX < 110){
    e582:	e01f      	b.n	e5c4 <HandleUserInput+0x944>
				}
				else if(VescRemoteX > 150){
    e584:	4b22      	ldr	r3, [pc, #136]	; (e610 <HandleUserInput+0x990>)
    e586:	781b      	ldrb	r3, [r3, #0]
    e588:	2b96      	cmp	r3, #150	; 0x96
    e58a:	d91b      	bls.n	e5c4 <HandleUserInput+0x944>
					if(SIDELIGHTS)
    e58c:	4b1a      	ldr	r3, [pc, #104]	; (e5f8 <HandleUserInput+0x978>)
    e58e:	781b      	ldrb	r3, [r3, #0]
    e590:	2b00      	cmp	r3, #0
    e592:	d002      	beq.n	e59a <HandleUserInput+0x91a>
						RestoreTurnLights = true;
    e594:	4b1f      	ldr	r3, [pc, #124]	; (e614 <HandleUserInput+0x994>)
    e596:	2201      	movs	r2, #1
    e598:	701a      	strb	r2, [r3, #0]
					SIDELIGHTS = false;
    e59a:	4b17      	ldr	r3, [pc, #92]	; (e5f8 <HandleUserInput+0x978>)
    e59c:	2200      	movs	r2, #0
    e59e:	701a      	strb	r2, [r3, #0]

					TurnSignalOn = true;
    e5a0:	4b1d      	ldr	r3, [pc, #116]	; (e618 <HandleUserInput+0x998>)
    e5a2:	2201      	movs	r2, #1
    e5a4:	701a      	strb	r2, [r3, #0]
					TurnSignal(false);
    e5a6:	2000      	movs	r0, #0
    e5a8:	4b1c      	ldr	r3, [pc, #112]	; (e61c <HandleUserInput+0x99c>)
    e5aa:	4798      	blx	r3
				if(VescRemoteX < 110){
    e5ac:	e00a      	b.n	e5c4 <HandleUserInput+0x944>
				}
			}
			else if(RestoreTurnLights){
    e5ae:	4b19      	ldr	r3, [pc, #100]	; (e614 <HandleUserInput+0x994>)
    e5b0:	781b      	ldrb	r3, [r3, #0]
    e5b2:	2b00      	cmp	r3, #0
    e5b4:	d007      	beq.n	e5c6 <HandleUserInput+0x946>
				SIDELIGHTS = true;
    e5b6:	4b10      	ldr	r3, [pc, #64]	; (e5f8 <HandleUserInput+0x978>)
    e5b8:	2201      	movs	r2, #1
    e5ba:	701a      	strb	r2, [r3, #0]
				RestoreTurnLights = false;
    e5bc:	4b15      	ldr	r3, [pc, #84]	; (e614 <HandleUserInput+0x994>)
    e5be:	2200      	movs	r2, #0
    e5c0:	701a      	strb	r2, [r3, #0]
    e5c2:	e000      	b.n	e5c6 <HandleUserInput+0x946>
				if(VescRemoteX < 110){
    e5c4:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	
	lremote_btn_state = remote_btn_state;
    e5c6:	4b16      	ldr	r3, [pc, #88]	; (e620 <HandleUserInput+0x9a0>)
    e5c8:	781a      	ldrb	r2, [r3, #0]
    e5ca:	4b16      	ldr	r3, [pc, #88]	; (e624 <HandleUserInput+0x9a4>)
    e5cc:	701a      	strb	r2, [r3, #0]
}
    e5ce:	46c0      	nop			; (mov r8, r8)
    e5d0:	46bd      	mov	sp, r7
    e5d2:	b003      	add	sp, #12
    e5d4:	bd90      	pop	{r4, r7, pc}
    e5d6:	46c0      	nop			; (mov r8, r8)
    e5d8:	2000037e 	.word	0x2000037e
    e5dc:	20000388 	.word	0x20000388
    e5e0:	2000001b 	.word	0x2000001b
    e5e4:	20000308 	.word	0x20000308
    e5e8:	20000381 	.word	0x20000381
    e5ec:	200000a3 	.word	0x200000a3
    e5f0:	20000382 	.word	0x20000382
    e5f4:	20000322 	.word	0x20000322
    e5f8:	200000a2 	.word	0x200000a2
    e5fc:	20000383 	.word	0x20000383
    e600:	20000385 	.word	0x20000385
    e604:	20000384 	.word	0x20000384
    e608:	20000376 	.word	0x20000376
    e60c:	2000038c 	.word	0x2000038c
    e610:	20000373 	.word	0x20000373
    e614:	2000039d 	.word	0x2000039d
    e618:	2000039c 	.word	0x2000039c
    e61c:	0000b79d 	.word	0x0000b79d
    e620:	2000030c 	.word	0x2000030c
    e624:	2000030d 	.word	0x2000030d

0000e628 <save_led_data>:


// EEPROM size needs to be set to 0x02


void save_led_data(){
    e628:	b590      	push	{r4, r7, lr}
    e62a:	b085      	sub	sp, #20
    e62c:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e62e:	2300      	movs	r3, #0
    e630:	60fb      	str	r3, [r7, #12]
    e632:	e005      	b.n	e640 <save_led_data+0x18>
		eeprom_data[0] = 0;
    e634:	4ba4      	ldr	r3, [pc, #656]	; (e8c8 <save_led_data+0x2a0>)
    e636:	2200      	movs	r2, #0
    e638:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e63a:	68fb      	ldr	r3, [r7, #12]
    e63c:	3301      	adds	r3, #1
    e63e:	60fb      	str	r3, [r7, #12]
    e640:	68fb      	ldr	r3, [r7, #12]
    e642:	2b3b      	cmp	r3, #59	; 0x3b
    e644:	ddf6      	ble.n	e634 <save_led_data+0xc>
	}

	eeprom_data[0] = SWITCHES;
    e646:	4ba1      	ldr	r3, [pc, #644]	; (e8cc <save_led_data+0x2a4>)
    e648:	781a      	ldrb	r2, [r3, #0]
    e64a:	4b9f      	ldr	r3, [pc, #636]	; (e8c8 <save_led_data+0x2a0>)
    e64c:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = light_mode;
    e64e:	4ba0      	ldr	r3, [pc, #640]	; (e8d0 <save_led_data+0x2a8>)
    e650:	781a      	ldrb	r2, [r3, #0]
    e652:	4b9d      	ldr	r3, [pc, #628]	; (e8c8 <save_led_data+0x2a0>)
    e654:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = (Static_RGB.LR & 0xFF);
    e656:	4b9f      	ldr	r3, [pc, #636]	; (e8d4 <save_led_data+0x2ac>)
    e658:	881b      	ldrh	r3, [r3, #0]
    e65a:	b2da      	uxtb	r2, r3
    e65c:	4b9a      	ldr	r3, [pc, #616]	; (e8c8 <save_led_data+0x2a0>)
    e65e:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (Static_RGB.LR & 0xFF00) >> 8;
    e660:	4b9c      	ldr	r3, [pc, #624]	; (e8d4 <save_led_data+0x2ac>)
    e662:	881b      	ldrh	r3, [r3, #0]
    e664:	0a1b      	lsrs	r3, r3, #8
    e666:	b29b      	uxth	r3, r3
    e668:	b2da      	uxtb	r2, r3
    e66a:	4b97      	ldr	r3, [pc, #604]	; (e8c8 <save_led_data+0x2a0>)
    e66c:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (Static_RGB.LG & 0xFF);
    e66e:	4b99      	ldr	r3, [pc, #612]	; (e8d4 <save_led_data+0x2ac>)
    e670:	885b      	ldrh	r3, [r3, #2]
    e672:	b2da      	uxtb	r2, r3
    e674:	4b94      	ldr	r3, [pc, #592]	; (e8c8 <save_led_data+0x2a0>)
    e676:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Static_RGB.LG & 0xFF00) >> 8;
    e678:	4b96      	ldr	r3, [pc, #600]	; (e8d4 <save_led_data+0x2ac>)
    e67a:	885b      	ldrh	r3, [r3, #2]
    e67c:	0a1b      	lsrs	r3, r3, #8
    e67e:	b29b      	uxth	r3, r3
    e680:	b2da      	uxtb	r2, r3
    e682:	4b91      	ldr	r3, [pc, #580]	; (e8c8 <save_led_data+0x2a0>)
    e684:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Static_RGB.LB & 0xFF);
    e686:	4b93      	ldr	r3, [pc, #588]	; (e8d4 <save_led_data+0x2ac>)
    e688:	889b      	ldrh	r3, [r3, #4]
    e68a:	b2da      	uxtb	r2, r3
    e68c:	4b8e      	ldr	r3, [pc, #568]	; (e8c8 <save_led_data+0x2a0>)
    e68e:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Static_RGB.LB & 0xFF00) >> 8;
    e690:	4b90      	ldr	r3, [pc, #576]	; (e8d4 <save_led_data+0x2ac>)
    e692:	889b      	ldrh	r3, [r3, #4]
    e694:	0a1b      	lsrs	r3, r3, #8
    e696:	b29b      	uxth	r3, r3
    e698:	b2da      	uxtb	r2, r3
    e69a:	4b8b      	ldr	r3, [pc, #556]	; (e8c8 <save_led_data+0x2a0>)
    e69c:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Static_RGB.RR & 0xFF);
    e69e:	4b8d      	ldr	r3, [pc, #564]	; (e8d4 <save_led_data+0x2ac>)
    e6a0:	88db      	ldrh	r3, [r3, #6]
    e6a2:	b2da      	uxtb	r2, r3
    e6a4:	4b88      	ldr	r3, [pc, #544]	; (e8c8 <save_led_data+0x2a0>)
    e6a6:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Static_RGB.RR & 0xFF00) >> 8;
    e6a8:	4b8a      	ldr	r3, [pc, #552]	; (e8d4 <save_led_data+0x2ac>)
    e6aa:	88db      	ldrh	r3, [r3, #6]
    e6ac:	0a1b      	lsrs	r3, r3, #8
    e6ae:	b29b      	uxth	r3, r3
    e6b0:	b2da      	uxtb	r2, r3
    e6b2:	4b85      	ldr	r3, [pc, #532]	; (e8c8 <save_led_data+0x2a0>)
    e6b4:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Static_RGB.RG & 0xFF);
    e6b6:	4b87      	ldr	r3, [pc, #540]	; (e8d4 <save_led_data+0x2ac>)
    e6b8:	891b      	ldrh	r3, [r3, #8]
    e6ba:	b2da      	uxtb	r2, r3
    e6bc:	4b82      	ldr	r3, [pc, #520]	; (e8c8 <save_led_data+0x2a0>)
    e6be:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Static_RGB.RG & 0xFF00) >> 8;
    e6c0:	4b84      	ldr	r3, [pc, #528]	; (e8d4 <save_led_data+0x2ac>)
    e6c2:	891b      	ldrh	r3, [r3, #8]
    e6c4:	0a1b      	lsrs	r3, r3, #8
    e6c6:	b29b      	uxth	r3, r3
    e6c8:	b2da      	uxtb	r2, r3
    e6ca:	4b7f      	ldr	r3, [pc, #508]	; (e8c8 <save_led_data+0x2a0>)
    e6cc:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Static_RGB.RB & 0xFF);
    e6ce:	4b81      	ldr	r3, [pc, #516]	; (e8d4 <save_led_data+0x2ac>)
    e6d0:	895b      	ldrh	r3, [r3, #10]
    e6d2:	b2da      	uxtb	r2, r3
    e6d4:	4b7c      	ldr	r3, [pc, #496]	; (e8c8 <save_led_data+0x2a0>)
    e6d6:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Static_RGB.RB & 0xFF00) >> 8;
    e6d8:	4b7e      	ldr	r3, [pc, #504]	; (e8d4 <save_led_data+0x2ac>)
    e6da:	895b      	ldrh	r3, [r3, #10]
    e6dc:	0a1b      	lsrs	r3, r3, #8
    e6de:	b29b      	uxth	r3, r3
    e6e0:	b2da      	uxtb	r2, r3
    e6e2:	4b79      	ldr	r3, [pc, #484]	; (e8c8 <save_led_data+0x2a0>)
    e6e4:	735a      	strb	r2, [r3, #13]
	int dataOffset = 14;
    e6e6:	230e      	movs	r3, #14
    e6e8:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 8; i++){
    e6ea:	2300      	movs	r3, #0
    e6ec:	60bb      	str	r3, [r7, #8]
    e6ee:	e058      	b.n	e7a2 <save_led_data+0x17a>
		eeprom_data[dataOffset + (i*5)] = ColorBase[i];
    e6f0:	68ba      	ldr	r2, [r7, #8]
    e6f2:	0013      	movs	r3, r2
    e6f4:	009b      	lsls	r3, r3, #2
    e6f6:	189a      	adds	r2, r3, r2
    e6f8:	683b      	ldr	r3, [r7, #0]
    e6fa:	18d3      	adds	r3, r2, r3
    e6fc:	4976      	ldr	r1, [pc, #472]	; (e8d8 <save_led_data+0x2b0>)
    e6fe:	68ba      	ldr	r2, [r7, #8]
    e700:	188a      	adds	r2, r1, r2
    e702:	7811      	ldrb	r1, [r2, #0]
    e704:	4a70      	ldr	r2, [pc, #448]	; (e8c8 <save_led_data+0x2a0>)
    e706:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+1] = BrightBase[i];
    e708:	68ba      	ldr	r2, [r7, #8]
    e70a:	0013      	movs	r3, r2
    e70c:	009b      	lsls	r3, r3, #2
    e70e:	189a      	adds	r2, r3, r2
    e710:	683b      	ldr	r3, [r7, #0]
    e712:	18d3      	adds	r3, r2, r3
    e714:	3301      	adds	r3, #1
    e716:	4971      	ldr	r1, [pc, #452]	; (e8dc <save_led_data+0x2b4>)
    e718:	68ba      	ldr	r2, [r7, #8]
    e71a:	188a      	adds	r2, r1, r2
    e71c:	7811      	ldrb	r1, [r2, #0]
    e71e:	4a6a      	ldr	r2, [pc, #424]	; (e8c8 <save_led_data+0x2a0>)
    e720:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+2] = RateBase[i];
    e722:	68ba      	ldr	r2, [r7, #8]
    e724:	0013      	movs	r3, r2
    e726:	009b      	lsls	r3, r3, #2
    e728:	189a      	adds	r2, r3, r2
    e72a:	683b      	ldr	r3, [r7, #0]
    e72c:	18d3      	adds	r3, r2, r3
    e72e:	3302      	adds	r3, #2
    e730:	496b      	ldr	r1, [pc, #428]	; (e8e0 <save_led_data+0x2b8>)
    e732:	68ba      	ldr	r2, [r7, #8]
    e734:	188a      	adds	r2, r1, r2
    e736:	7811      	ldrb	r1, [r2, #0]
    e738:	4a63      	ldr	r2, [pc, #396]	; (e8c8 <save_led_data+0x2a0>)
    e73a:	54d1      	strb	r1, [r2, r3]
		eeprom_data[dataOffset + (i*5)+3] = (uint8_t)(RateSens[i]*100);
    e73c:	68ba      	ldr	r2, [r7, #8]
    e73e:	0013      	movs	r3, r2
    e740:	009b      	lsls	r3, r3, #2
    e742:	189a      	adds	r2, r3, r2
    e744:	683b      	ldr	r3, [r7, #0]
    e746:	18d3      	adds	r3, r2, r3
    e748:	1cdc      	adds	r4, r3, #3
    e74a:	4b66      	ldr	r3, [pc, #408]	; (e8e4 <save_led_data+0x2bc>)
    e74c:	68ba      	ldr	r2, [r7, #8]
    e74e:	0092      	lsls	r2, r2, #2
    e750:	58d2      	ldr	r2, [r2, r3]
    e752:	4b65      	ldr	r3, [pc, #404]	; (e8e8 <save_led_data+0x2c0>)
    e754:	4965      	ldr	r1, [pc, #404]	; (e8ec <save_led_data+0x2c4>)
    e756:	1c10      	adds	r0, r2, #0
    e758:	4798      	blx	r3
    e75a:	1c03      	adds	r3, r0, #0
    e75c:	1c1a      	adds	r2, r3, #0
    e75e:	4b64      	ldr	r3, [pc, #400]	; (e8f0 <save_led_data+0x2c8>)
    e760:	1c10      	adds	r0, r2, #0
    e762:	4798      	blx	r3
    e764:	0003      	movs	r3, r0
    e766:	b2da      	uxtb	r2, r3
    e768:	4b57      	ldr	r3, [pc, #348]	; (e8c8 <save_led_data+0x2a0>)
    e76a:	551a      	strb	r2, [r3, r4]
		eeprom_data[dataOffset + (i*5)+4] = (uint8_t)(Brightness[i]*100);
    e76c:	68ba      	ldr	r2, [r7, #8]
    e76e:	0013      	movs	r3, r2
    e770:	009b      	lsls	r3, r3, #2
    e772:	189a      	adds	r2, r3, r2
    e774:	683b      	ldr	r3, [r7, #0]
    e776:	18d3      	adds	r3, r2, r3
    e778:	1d1c      	adds	r4, r3, #4
    e77a:	4b5e      	ldr	r3, [pc, #376]	; (e8f4 <save_led_data+0x2cc>)
    e77c:	68ba      	ldr	r2, [r7, #8]
    e77e:	0092      	lsls	r2, r2, #2
    e780:	58d2      	ldr	r2, [r2, r3]
    e782:	4b59      	ldr	r3, [pc, #356]	; (e8e8 <save_led_data+0x2c0>)
    e784:	4959      	ldr	r1, [pc, #356]	; (e8ec <save_led_data+0x2c4>)
    e786:	1c10      	adds	r0, r2, #0
    e788:	4798      	blx	r3
    e78a:	1c03      	adds	r3, r0, #0
    e78c:	1c1a      	adds	r2, r3, #0
    e78e:	4b58      	ldr	r3, [pc, #352]	; (e8f0 <save_led_data+0x2c8>)
    e790:	1c10      	adds	r0, r2, #0
    e792:	4798      	blx	r3
    e794:	0003      	movs	r3, r0
    e796:	b2da      	uxtb	r2, r3
    e798:	4b4b      	ldr	r3, [pc, #300]	; (e8c8 <save_led_data+0x2a0>)
    e79a:	551a      	strb	r2, [r3, r4]
	for(int i = 0; i < 8; i++){
    e79c:	68bb      	ldr	r3, [r7, #8]
    e79e:	3301      	adds	r3, #1
    e7a0:	60bb      	str	r3, [r7, #8]
    e7a2:	68bb      	ldr	r3, [r7, #8]
    e7a4:	2b07      	cmp	r3, #7
    e7a6:	dda3      	ble.n	e6f0 <save_led_data+0xc8>
	}

	eeprom_emulator_write_page(0, eeprom_data);
    e7a8:	4b47      	ldr	r3, [pc, #284]	; (e8c8 <save_led_data+0x2a0>)
    e7aa:	0019      	movs	r1, r3
    e7ac:	2000      	movs	r0, #0
    e7ae:	4b52      	ldr	r3, [pc, #328]	; (e8f8 <save_led_data+0x2d0>)
    e7b0:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    e7b2:	4b52      	ldr	r3, [pc, #328]	; (e8fc <save_led_data+0x2d4>)
    e7b4:	4798      	blx	r3

	
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e7b6:	2300      	movs	r3, #0
    e7b8:	607b      	str	r3, [r7, #4]
    e7ba:	e005      	b.n	e7c8 <save_led_data+0x1a0>
		eeprom_data[0] = 0;
    e7bc:	4b42      	ldr	r3, [pc, #264]	; (e8c8 <save_led_data+0x2a0>)
    e7be:	2200      	movs	r2, #0
    e7c0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    e7c2:	687b      	ldr	r3, [r7, #4]
    e7c4:	3301      	adds	r3, #1
    e7c6:	607b      	str	r3, [r7, #4]
    e7c8:	687b      	ldr	r3, [r7, #4]
    e7ca:	2b3b      	cmp	r3, #59	; 0x3b
    e7cc:	ddf6      	ble.n	e7bc <save_led_data+0x194>
	}
	
	eeprom_data[0] = ColorBase[8];
    e7ce:	4b42      	ldr	r3, [pc, #264]	; (e8d8 <save_led_data+0x2b0>)
    e7d0:	7a1a      	ldrb	r2, [r3, #8]
    e7d2:	4b3d      	ldr	r3, [pc, #244]	; (e8c8 <save_led_data+0x2a0>)
    e7d4:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = BrightBase[8];
    e7d6:	4b41      	ldr	r3, [pc, #260]	; (e8dc <save_led_data+0x2b4>)
    e7d8:	7a1a      	ldrb	r2, [r3, #8]
    e7da:	4b3b      	ldr	r3, [pc, #236]	; (e8c8 <save_led_data+0x2a0>)
    e7dc:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = RateBase[8];
    e7de:	4b40      	ldr	r3, [pc, #256]	; (e8e0 <save_led_data+0x2b8>)
    e7e0:	7a1a      	ldrb	r2, [r3, #8]
    e7e2:	4b39      	ldr	r3, [pc, #228]	; (e8c8 <save_led_data+0x2a0>)
    e7e4:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = (uint8_t)(RateSens[8]*100);
    e7e6:	4b3f      	ldr	r3, [pc, #252]	; (e8e4 <save_led_data+0x2bc>)
    e7e8:	6a1a      	ldr	r2, [r3, #32]
    e7ea:	4b3f      	ldr	r3, [pc, #252]	; (e8e8 <save_led_data+0x2c0>)
    e7ec:	493f      	ldr	r1, [pc, #252]	; (e8ec <save_led_data+0x2c4>)
    e7ee:	1c10      	adds	r0, r2, #0
    e7f0:	4798      	blx	r3
    e7f2:	1c03      	adds	r3, r0, #0
    e7f4:	1c1a      	adds	r2, r3, #0
    e7f6:	4b3e      	ldr	r3, [pc, #248]	; (e8f0 <save_led_data+0x2c8>)
    e7f8:	1c10      	adds	r0, r2, #0
    e7fa:	4798      	blx	r3
    e7fc:	0003      	movs	r3, r0
    e7fe:	b2da      	uxtb	r2, r3
    e800:	4b31      	ldr	r3, [pc, #196]	; (e8c8 <save_led_data+0x2a0>)
    e802:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = (uint8_t)(Brightness[8]*100);
    e804:	4b3b      	ldr	r3, [pc, #236]	; (e8f4 <save_led_data+0x2cc>)
    e806:	6a1a      	ldr	r2, [r3, #32]
    e808:	4b37      	ldr	r3, [pc, #220]	; (e8e8 <save_led_data+0x2c0>)
    e80a:	4938      	ldr	r1, [pc, #224]	; (e8ec <save_led_data+0x2c4>)
    e80c:	1c10      	adds	r0, r2, #0
    e80e:	4798      	blx	r3
    e810:	1c03      	adds	r3, r0, #0
    e812:	1c1a      	adds	r2, r3, #0
    e814:	4b36      	ldr	r3, [pc, #216]	; (e8f0 <save_led_data+0x2c8>)
    e816:	1c10      	adds	r0, r2, #0
    e818:	4798      	blx	r3
    e81a:	0003      	movs	r3, r0
    e81c:	b2da      	uxtb	r2, r3
    e81e:	4b2a      	ldr	r3, [pc, #168]	; (e8c8 <save_led_data+0x2a0>)
    e820:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = (Custom_RGB.LR & 0xFF);
    e822:	4b37      	ldr	r3, [pc, #220]	; (e900 <save_led_data+0x2d8>)
    e824:	881b      	ldrh	r3, [r3, #0]
    e826:	b2da      	uxtb	r2, r3
    e828:	4b27      	ldr	r3, [pc, #156]	; (e8c8 <save_led_data+0x2a0>)
    e82a:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = (Custom_RGB.LR & 0xFF00) >> 8;
    e82c:	4b34      	ldr	r3, [pc, #208]	; (e900 <save_led_data+0x2d8>)
    e82e:	881b      	ldrh	r3, [r3, #0]
    e830:	0a1b      	lsrs	r3, r3, #8
    e832:	b29b      	uxth	r3, r3
    e834:	b2da      	uxtb	r2, r3
    e836:	4b24      	ldr	r3, [pc, #144]	; (e8c8 <save_led_data+0x2a0>)
    e838:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = (Custom_RGB.LG & 0xFF);
    e83a:	4b31      	ldr	r3, [pc, #196]	; (e900 <save_led_data+0x2d8>)
    e83c:	885b      	ldrh	r3, [r3, #2]
    e83e:	b2da      	uxtb	r2, r3
    e840:	4b21      	ldr	r3, [pc, #132]	; (e8c8 <save_led_data+0x2a0>)
    e842:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = (Custom_RGB.LG & 0xFF00) >> 8;
    e844:	4b2e      	ldr	r3, [pc, #184]	; (e900 <save_led_data+0x2d8>)
    e846:	885b      	ldrh	r3, [r3, #2]
    e848:	0a1b      	lsrs	r3, r3, #8
    e84a:	b29b      	uxth	r3, r3
    e84c:	b2da      	uxtb	r2, r3
    e84e:	4b1e      	ldr	r3, [pc, #120]	; (e8c8 <save_led_data+0x2a0>)
    e850:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = (Custom_RGB.LB & 0xFF);
    e852:	4b2b      	ldr	r3, [pc, #172]	; (e900 <save_led_data+0x2d8>)
    e854:	889b      	ldrh	r3, [r3, #4]
    e856:	b2da      	uxtb	r2, r3
    e858:	4b1b      	ldr	r3, [pc, #108]	; (e8c8 <save_led_data+0x2a0>)
    e85a:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = (Custom_RGB.LB & 0xFF00) >> 8;
    e85c:	4b28      	ldr	r3, [pc, #160]	; (e900 <save_led_data+0x2d8>)
    e85e:	889b      	ldrh	r3, [r3, #4]
    e860:	0a1b      	lsrs	r3, r3, #8
    e862:	b29b      	uxth	r3, r3
    e864:	b2da      	uxtb	r2, r3
    e866:	4b18      	ldr	r3, [pc, #96]	; (e8c8 <save_led_data+0x2a0>)
    e868:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = (Custom_RGB.RR & 0xFF);
    e86a:	4b25      	ldr	r3, [pc, #148]	; (e900 <save_led_data+0x2d8>)
    e86c:	88db      	ldrh	r3, [r3, #6]
    e86e:	b2da      	uxtb	r2, r3
    e870:	4b15      	ldr	r3, [pc, #84]	; (e8c8 <save_led_data+0x2a0>)
    e872:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = (Custom_RGB.RR & 0xFF00) >> 8;
    e874:	4b22      	ldr	r3, [pc, #136]	; (e900 <save_led_data+0x2d8>)
    e876:	88db      	ldrh	r3, [r3, #6]
    e878:	0a1b      	lsrs	r3, r3, #8
    e87a:	b29b      	uxth	r3, r3
    e87c:	b2da      	uxtb	r2, r3
    e87e:	4b12      	ldr	r3, [pc, #72]	; (e8c8 <save_led_data+0x2a0>)
    e880:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = (Custom_RGB.RG & 0xFF);
    e882:	4b1f      	ldr	r3, [pc, #124]	; (e900 <save_led_data+0x2d8>)
    e884:	891b      	ldrh	r3, [r3, #8]
    e886:	b2da      	uxtb	r2, r3
    e888:	4b0f      	ldr	r3, [pc, #60]	; (e8c8 <save_led_data+0x2a0>)
    e88a:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = (Custom_RGB.RG & 0xFF00) >> 8;
    e88c:	4b1c      	ldr	r3, [pc, #112]	; (e900 <save_led_data+0x2d8>)
    e88e:	891b      	ldrh	r3, [r3, #8]
    e890:	0a1b      	lsrs	r3, r3, #8
    e892:	b29b      	uxth	r3, r3
    e894:	b2da      	uxtb	r2, r3
    e896:	4b0c      	ldr	r3, [pc, #48]	; (e8c8 <save_led_data+0x2a0>)
    e898:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = (Custom_RGB.RB & 0xFF);
    e89a:	4b19      	ldr	r3, [pc, #100]	; (e900 <save_led_data+0x2d8>)
    e89c:	895b      	ldrh	r3, [r3, #10]
    e89e:	b2da      	uxtb	r2, r3
    e8a0:	4b09      	ldr	r3, [pc, #36]	; (e8c8 <save_led_data+0x2a0>)
    e8a2:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = (Custom_RGB.RB & 0xFF00) >> 8;
    e8a4:	4b16      	ldr	r3, [pc, #88]	; (e900 <save_led_data+0x2d8>)
    e8a6:	895b      	ldrh	r3, [r3, #10]
    e8a8:	0a1b      	lsrs	r3, r3, #8
    e8aa:	b29b      	uxth	r3, r3
    e8ac:	b2da      	uxtb	r2, r3
    e8ae:	4b06      	ldr	r3, [pc, #24]	; (e8c8 <save_led_data+0x2a0>)
    e8b0:	741a      	strb	r2, [r3, #16]

	eeprom_emulator_write_page(1, eeprom_data);
    e8b2:	4b05      	ldr	r3, [pc, #20]	; (e8c8 <save_led_data+0x2a0>)
    e8b4:	0019      	movs	r1, r3
    e8b6:	2001      	movs	r0, #1
    e8b8:	4b0f      	ldr	r3, [pc, #60]	; (e8f8 <save_led_data+0x2d0>)
    e8ba:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    e8bc:	4b0f      	ldr	r3, [pc, #60]	; (e8fc <save_led_data+0x2d4>)
    e8be:	4798      	blx	r3
}
    e8c0:	46c0      	nop			; (mov r8, r8)
    e8c2:	46bd      	mov	sp, r7
    e8c4:	b005      	add	sp, #20
    e8c6:	bd90      	pop	{r4, r7, pc}
    e8c8:	200009e0 	.word	0x200009e0
    e8cc:	20000325 	.word	0x20000325
    e8d0:	2000001b 	.word	0x2000001b
    e8d4:	2000001c 	.word	0x2000001c
    e8d8:	20000070 	.word	0x20000070
    e8dc:	2000007c 	.word	0x2000007c
    e8e0:	20000088 	.word	0x20000088
    e8e4:	20000028 	.word	0x20000028
    e8e8:	00014c69 	.word	0x00014c69
    e8ec:	42c80000 	.word	0x42c80000
    e8f0:	000144f9 	.word	0x000144f9
    e8f4:	2000004c 	.word	0x2000004c
    e8f8:	0000882d 	.word	0x0000882d
    e8fc:	000089d5 	.word	0x000089d5
    e900:	20000094 	.word	0x20000094

0000e904 <restore_led_data>:

void restore_led_data(){
    e904:	b590      	push	{r4, r7, lr}
    e906:	b09f      	sub	sp, #124	; 0x7c
    e908:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(0, eeprom_data);
    e90a:	4ba9      	ldr	r3, [pc, #676]	; (ebb0 <restore_led_data+0x2ac>)
    e90c:	0019      	movs	r1, r3
    e90e:	2000      	movs	r0, #0
    e910:	4ba8      	ldr	r3, [pc, #672]	; (ebb4 <restore_led_data+0x2b0>)
    e912:	4798      	blx	r3
	
	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    e914:	4ba6      	ldr	r3, [pc, #664]	; (ebb0 <restore_led_data+0x2ac>)
    e916:	781b      	ldrb	r3, [r3, #0]
    e918:	2bff      	cmp	r3, #255	; 0xff
    e91a:	d000      	beq.n	e91e <restore_led_data+0x1a>
    e91c:	e0b4      	b.n	ea88 <restore_led_data+0x184>
    e91e:	4ba4      	ldr	r3, [pc, #656]	; (ebb0 <restore_led_data+0x2ac>)
    e920:	785b      	ldrb	r3, [r3, #1]
    e922:	2bff      	cmp	r3, #255	; 0xff
    e924:	d000      	beq.n	e928 <restore_led_data+0x24>
    e926:	e0af      	b.n	ea88 <restore_led_data+0x184>
		SWITCHES = 0x30; // SIDE: on	HEAD: on	LIGHT: disable	IMU: disable
    e928:	4ba3      	ldr	r3, [pc, #652]	; (ebb8 <restore_led_data+0x2b4>)
    e92a:	2230      	movs	r2, #48	; 0x30
    e92c:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    e92e:	4ba2      	ldr	r3, [pc, #648]	; (ebb8 <restore_led_data+0x2b4>)
    e930:	781b      	ldrb	r3, [r3, #0]
    e932:	111b      	asrs	r3, r3, #4
    e934:	b2db      	uxtb	r3, r3
    e936:	2201      	movs	r2, #1
    e938:	4013      	ands	r3, r2
    e93a:	b2da      	uxtb	r2, r3
    e93c:	4b9f      	ldr	r3, [pc, #636]	; (ebbc <restore_led_data+0x2b8>)
    e93e:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    e940:	4b9d      	ldr	r3, [pc, #628]	; (ebb8 <restore_led_data+0x2b4>)
    e942:	781b      	ldrb	r3, [r3, #0]
    e944:	115b      	asrs	r3, r3, #5
    e946:	b2db      	uxtb	r3, r3
    e948:	2201      	movs	r2, #1
    e94a:	4013      	ands	r3, r2
    e94c:	b2da      	uxtb	r2, r3
    e94e:	4b9c      	ldr	r3, [pc, #624]	; (ebc0 <restore_led_data+0x2bc>)
    e950:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    e952:	4b99      	ldr	r3, [pc, #612]	; (ebb8 <restore_led_data+0x2b4>)
    e954:	781b      	ldrb	r3, [r3, #0]
    e956:	119b      	asrs	r3, r3, #6
    e958:	b2db      	uxtb	r3, r3
    e95a:	2201      	movs	r2, #1
    e95c:	4013      	ands	r3, r2
    e95e:	b2da      	uxtb	r2, r3
    e960:	4b98      	ldr	r3, [pc, #608]	; (ebc4 <restore_led_data+0x2c0>)
    e962:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    e964:	4b94      	ldr	r3, [pc, #592]	; (ebb8 <restore_led_data+0x2b4>)
    e966:	781b      	ldrb	r3, [r3, #0]
    e968:	09db      	lsrs	r3, r3, #7
    e96a:	b2da      	uxtb	r2, r3
    e96c:	4b96      	ldr	r3, [pc, #600]	; (ebc8 <restore_led_data+0x2c4>)
    e96e:	701a      	strb	r2, [r3, #0]
		light_mode = MODE_COLOR_CYCLE;
    e970:	4b96      	ldr	r3, [pc, #600]	; (ebcc <restore_led_data+0x2c8>)
    e972:	2201      	movs	r2, #1
    e974:	701a      	strb	r2, [r3, #0]

		Static_RGB.LR = 0;
    e976:	4b96      	ldr	r3, [pc, #600]	; (ebd0 <restore_led_data+0x2cc>)
    e978:	2200      	movs	r2, #0
    e97a:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = 0xFFFF;
    e97c:	4b94      	ldr	r3, [pc, #592]	; (ebd0 <restore_led_data+0x2cc>)
    e97e:	2201      	movs	r2, #1
    e980:	4252      	negs	r2, r2
    e982:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = 0;
    e984:	4b92      	ldr	r3, [pc, #584]	; (ebd0 <restore_led_data+0x2cc>)
    e986:	2200      	movs	r2, #0
    e988:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = 0;
    e98a:	4b91      	ldr	r3, [pc, #580]	; (ebd0 <restore_led_data+0x2cc>)
    e98c:	2200      	movs	r2, #0
    e98e:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = 0;
    e990:	4b8f      	ldr	r3, [pc, #572]	; (ebd0 <restore_led_data+0x2cc>)
    e992:	2200      	movs	r2, #0
    e994:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = 0xFFFF;
    e996:	4b8e      	ldr	r3, [pc, #568]	; (ebd0 <restore_led_data+0x2cc>)
    e998:	2201      	movs	r2, #1
    e99a:	4252      	negs	r2, r2
    e99c:	815a      	strh	r2, [r3, #10]

		
		uint8_t default_ColorBase[9] = {0,1,2,7,1,7,9,10,1};
    e99e:	2360      	movs	r3, #96	; 0x60
    e9a0:	18fb      	adds	r3, r7, r3
    e9a2:	4a8c      	ldr	r2, [pc, #560]	; (ebd4 <restore_led_data+0x2d0>)
    e9a4:	ca03      	ldmia	r2!, {r0, r1}
    e9a6:	c303      	stmia	r3!, {r0, r1}
    e9a8:	7812      	ldrb	r2, [r2, #0]
    e9aa:	701a      	strb	r2, [r3, #0]
		uint8_t default_BrightBase[9] = {255,0,0,0,3,3,0,0,2};
    e9ac:	2354      	movs	r3, #84	; 0x54
    e9ae:	18fb      	adds	r3, r7, r3
    e9b0:	4a89      	ldr	r2, [pc, #548]	; (ebd8 <restore_led_data+0x2d4>)
    e9b2:	ca03      	ldmia	r2!, {r0, r1}
    e9b4:	c303      	stmia	r3!, {r0, r1}
    e9b6:	7812      	ldrb	r2, [r2, #0]
    e9b8:	701a      	strb	r2, [r3, #0]
		uint8_t default_RateBase[9] = {255,0,255,0,0,255,0,0,3};
    e9ba:	2348      	movs	r3, #72	; 0x48
    e9bc:	18fb      	adds	r3, r7, r3
    e9be:	4a87      	ldr	r2, [pc, #540]	; (ebdc <restore_led_data+0x2d8>)
    e9c0:	ca03      	ldmia	r2!, {r0, r1}
    e9c2:	c303      	stmia	r3!, {r0, r1}
    e9c4:	7812      	ldrb	r2, [r2, #0]
    e9c6:	701a      	strb	r2, [r3, #0]
		float default_RateSens[9] = {0,0.75,0,0.5,0.5,0,0.5,0.5,0.5};
    e9c8:	003b      	movs	r3, r7
    e9ca:	4a85      	ldr	r2, [pc, #532]	; (ebe0 <restore_led_data+0x2dc>)
    e9cc:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9ce:	c313      	stmia	r3!, {r0, r1, r4}
    e9d0:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9d2:	c313      	stmia	r3!, {r0, r1, r4}
    e9d4:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9d6:	c313      	stmia	r3!, {r0, r1, r4}
		float default_Brightness[9] = {0,0.25,0.5,0.5,0.5,0.5,0.5,0.5,0.5};
    e9d8:	2324      	movs	r3, #36	; 0x24
    e9da:	18fb      	adds	r3, r7, r3
    e9dc:	4a81      	ldr	r2, [pc, #516]	; (ebe4 <restore_led_data+0x2e0>)
    e9de:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9e0:	c313      	stmia	r3!, {r0, r1, r4}
    e9e2:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9e4:	c313      	stmia	r3!, {r0, r1, r4}
    e9e6:	ca13      	ldmia	r2!, {r0, r1, r4}
    e9e8:	c313      	stmia	r3!, {r0, r1, r4}

		for(int i = 0; i < 9; i++){
    e9ea:	2300      	movs	r3, #0
    e9ec:	677b      	str	r3, [r7, #116]	; 0x74
    e9ee:	e031      	b.n	ea54 <restore_led_data+0x150>
			ColorBase[i] = default_ColorBase[i];
    e9f0:	2360      	movs	r3, #96	; 0x60
    e9f2:	18fa      	adds	r2, r7, r3
    e9f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e9f6:	18d3      	adds	r3, r2, r3
    e9f8:	7819      	ldrb	r1, [r3, #0]
    e9fa:	4a7b      	ldr	r2, [pc, #492]	; (ebe8 <restore_led_data+0x2e4>)
    e9fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    e9fe:	18d3      	adds	r3, r2, r3
    ea00:	1c0a      	adds	r2, r1, #0
    ea02:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = default_BrightBase[i];
    ea04:	2354      	movs	r3, #84	; 0x54
    ea06:	18fa      	adds	r2, r7, r3
    ea08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea0a:	18d3      	adds	r3, r2, r3
    ea0c:	7819      	ldrb	r1, [r3, #0]
    ea0e:	4a77      	ldr	r2, [pc, #476]	; (ebec <restore_led_data+0x2e8>)
    ea10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea12:	18d3      	adds	r3, r2, r3
    ea14:	1c0a      	adds	r2, r1, #0
    ea16:	701a      	strb	r2, [r3, #0]
			RateBase[i] = default_RateBase[i];
    ea18:	2348      	movs	r3, #72	; 0x48
    ea1a:	18fa      	adds	r2, r7, r3
    ea1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea1e:	18d3      	adds	r3, r2, r3
    ea20:	7819      	ldrb	r1, [r3, #0]
    ea22:	4a73      	ldr	r2, [pc, #460]	; (ebf0 <restore_led_data+0x2ec>)
    ea24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea26:	18d3      	adds	r3, r2, r3
    ea28:	1c0a      	adds	r2, r1, #0
    ea2a:	701a      	strb	r2, [r3, #0]
			RateSens[i] = default_RateSens[i];
    ea2c:	003b      	movs	r3, r7
    ea2e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    ea30:	0092      	lsls	r2, r2, #2
    ea32:	58d1      	ldr	r1, [r2, r3]
    ea34:	4b6f      	ldr	r3, [pc, #444]	; (ebf4 <restore_led_data+0x2f0>)
    ea36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    ea38:	0092      	lsls	r2, r2, #2
    ea3a:	50d1      	str	r1, [r2, r3]
			Brightness[i] = default_Brightness[i];
    ea3c:	2324      	movs	r3, #36	; 0x24
    ea3e:	18fb      	adds	r3, r7, r3
    ea40:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    ea42:	0092      	lsls	r2, r2, #2
    ea44:	58d1      	ldr	r1, [r2, r3]
    ea46:	4b6c      	ldr	r3, [pc, #432]	; (ebf8 <restore_led_data+0x2f4>)
    ea48:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    ea4a:	0092      	lsls	r2, r2, #2
    ea4c:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 9; i++){
    ea4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea50:	3301      	adds	r3, #1
    ea52:	677b      	str	r3, [r7, #116]	; 0x74
    ea54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    ea56:	2b08      	cmp	r3, #8
    ea58:	ddca      	ble.n	e9f0 <restore_led_data+0xec>
		}

		Custom_RGB.LR = 0;
    ea5a:	4b68      	ldr	r3, [pc, #416]	; (ebfc <restore_led_data+0x2f8>)
    ea5c:	2200      	movs	r2, #0
    ea5e:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = 0;
    ea60:	4b66      	ldr	r3, [pc, #408]	; (ebfc <restore_led_data+0x2f8>)
    ea62:	2200      	movs	r2, #0
    ea64:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = 0xFFFF;
    ea66:	4b65      	ldr	r3, [pc, #404]	; (ebfc <restore_led_data+0x2f8>)
    ea68:	2201      	movs	r2, #1
    ea6a:	4252      	negs	r2, r2
    ea6c:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = 0;
    ea6e:	4b63      	ldr	r3, [pc, #396]	; (ebfc <restore_led_data+0x2f8>)
    ea70:	2200      	movs	r2, #0
    ea72:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = 0xFFFF;
    ea74:	4b61      	ldr	r3, [pc, #388]	; (ebfc <restore_led_data+0x2f8>)
    ea76:	2201      	movs	r2, #1
    ea78:	4252      	negs	r2, r2
    ea7a:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = 0;
    ea7c:	4b5f      	ldr	r3, [pc, #380]	; (ebfc <restore_led_data+0x2f8>)
    ea7e:	2200      	movs	r2, #0
    ea80:	815a      	strh	r2, [r3, #10]

		save_led_data();
    ea82:	4b5f      	ldr	r3, [pc, #380]	; (ec00 <restore_led_data+0x2fc>)
    ea84:	4798      	blx	r3
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    ea86:	e1ad      	b.n	ede4 <restore_led_data+0x4e0>
	}
	else{ // else restore the stored data
		SWITCHES = eeprom_data[0];
    ea88:	4b49      	ldr	r3, [pc, #292]	; (ebb0 <restore_led_data+0x2ac>)
    ea8a:	781a      	ldrb	r2, [r3, #0]
    ea8c:	4b4a      	ldr	r3, [pc, #296]	; (ebb8 <restore_led_data+0x2b4>)
    ea8e:	701a      	strb	r2, [r3, #0]
		SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    ea90:	4b49      	ldr	r3, [pc, #292]	; (ebb8 <restore_led_data+0x2b4>)
    ea92:	781b      	ldrb	r3, [r3, #0]
    ea94:	111b      	asrs	r3, r3, #4
    ea96:	b2db      	uxtb	r3, r3
    ea98:	2201      	movs	r2, #1
    ea9a:	4013      	ands	r3, r2
    ea9c:	b2da      	uxtb	r2, r3
    ea9e:	4b47      	ldr	r3, [pc, #284]	; (ebbc <restore_led_data+0x2b8>)
    eaa0:	701a      	strb	r2, [r3, #0]
		HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    eaa2:	4b45      	ldr	r3, [pc, #276]	; (ebb8 <restore_led_data+0x2b4>)
    eaa4:	781b      	ldrb	r3, [r3, #0]
    eaa6:	115b      	asrs	r3, r3, #5
    eaa8:	b2db      	uxtb	r3, r3
    eaaa:	2201      	movs	r2, #1
    eaac:	4013      	ands	r3, r2
    eaae:	b2da      	uxtb	r2, r3
    eab0:	4b43      	ldr	r3, [pc, #268]	; (ebc0 <restore_led_data+0x2bc>)
    eab2:	701a      	strb	r2, [r3, #0]
		LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    eab4:	4b40      	ldr	r3, [pc, #256]	; (ebb8 <restore_led_data+0x2b4>)
    eab6:	781b      	ldrb	r3, [r3, #0]
    eab8:	119b      	asrs	r3, r3, #6
    eaba:	b2db      	uxtb	r3, r3
    eabc:	2201      	movs	r2, #1
    eabe:	4013      	ands	r3, r2
    eac0:	b2da      	uxtb	r2, r3
    eac2:	4b40      	ldr	r3, [pc, #256]	; (ebc4 <restore_led_data+0x2c0>)
    eac4:	701a      	strb	r2, [r3, #0]
		IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    eac6:	4b3c      	ldr	r3, [pc, #240]	; (ebb8 <restore_led_data+0x2b4>)
    eac8:	781b      	ldrb	r3, [r3, #0]
    eaca:	09db      	lsrs	r3, r3, #7
    eacc:	b2da      	uxtb	r2, r3
    eace:	4b3e      	ldr	r3, [pc, #248]	; (ebc8 <restore_led_data+0x2c4>)
    ead0:	701a      	strb	r2, [r3, #0]
		light_mode = eeprom_data[1];
    ead2:	4b37      	ldr	r3, [pc, #220]	; (ebb0 <restore_led_data+0x2ac>)
    ead4:	785a      	ldrb	r2, [r3, #1]
    ead6:	4b3d      	ldr	r3, [pc, #244]	; (ebcc <restore_led_data+0x2c8>)
    ead8:	701a      	strb	r2, [r3, #0]
		Static_RGB.LR = eeprom_data[2];
    eada:	4b35      	ldr	r3, [pc, #212]	; (ebb0 <restore_led_data+0x2ac>)
    eadc:	789b      	ldrb	r3, [r3, #2]
    eade:	b29a      	uxth	r2, r3
    eae0:	4b3b      	ldr	r3, [pc, #236]	; (ebd0 <restore_led_data+0x2cc>)
    eae2:	801a      	strh	r2, [r3, #0]
		Static_RGB.LR = (Static_RGB.LR | (eeprom_data[3] << 8));
    eae4:	4b3a      	ldr	r3, [pc, #232]	; (ebd0 <restore_led_data+0x2cc>)
    eae6:	881b      	ldrh	r3, [r3, #0]
    eae8:	b21a      	sxth	r2, r3
    eaea:	4b31      	ldr	r3, [pc, #196]	; (ebb0 <restore_led_data+0x2ac>)
    eaec:	78db      	ldrb	r3, [r3, #3]
    eaee:	021b      	lsls	r3, r3, #8
    eaf0:	b21b      	sxth	r3, r3
    eaf2:	4313      	orrs	r3, r2
    eaf4:	b21b      	sxth	r3, r3
    eaf6:	b29a      	uxth	r2, r3
    eaf8:	4b35      	ldr	r3, [pc, #212]	; (ebd0 <restore_led_data+0x2cc>)
    eafa:	801a      	strh	r2, [r3, #0]
		Static_RGB.LG = eeprom_data[4];
    eafc:	4b2c      	ldr	r3, [pc, #176]	; (ebb0 <restore_led_data+0x2ac>)
    eafe:	791b      	ldrb	r3, [r3, #4]
    eb00:	b29a      	uxth	r2, r3
    eb02:	4b33      	ldr	r3, [pc, #204]	; (ebd0 <restore_led_data+0x2cc>)
    eb04:	805a      	strh	r2, [r3, #2]
		Static_RGB.LG = (Static_RGB.LG | (eeprom_data[5] << 8));
    eb06:	4b32      	ldr	r3, [pc, #200]	; (ebd0 <restore_led_data+0x2cc>)
    eb08:	885b      	ldrh	r3, [r3, #2]
    eb0a:	b21a      	sxth	r2, r3
    eb0c:	4b28      	ldr	r3, [pc, #160]	; (ebb0 <restore_led_data+0x2ac>)
    eb0e:	795b      	ldrb	r3, [r3, #5]
    eb10:	021b      	lsls	r3, r3, #8
    eb12:	b21b      	sxth	r3, r3
    eb14:	4313      	orrs	r3, r2
    eb16:	b21b      	sxth	r3, r3
    eb18:	b29a      	uxth	r2, r3
    eb1a:	4b2d      	ldr	r3, [pc, #180]	; (ebd0 <restore_led_data+0x2cc>)
    eb1c:	805a      	strh	r2, [r3, #2]
		Static_RGB.LB = eeprom_data[6];
    eb1e:	4b24      	ldr	r3, [pc, #144]	; (ebb0 <restore_led_data+0x2ac>)
    eb20:	799b      	ldrb	r3, [r3, #6]
    eb22:	b29a      	uxth	r2, r3
    eb24:	4b2a      	ldr	r3, [pc, #168]	; (ebd0 <restore_led_data+0x2cc>)
    eb26:	809a      	strh	r2, [r3, #4]
		Static_RGB.LB = (Static_RGB.LB | (eeprom_data[7] << 8));
    eb28:	4b29      	ldr	r3, [pc, #164]	; (ebd0 <restore_led_data+0x2cc>)
    eb2a:	889b      	ldrh	r3, [r3, #4]
    eb2c:	b21a      	sxth	r2, r3
    eb2e:	4b20      	ldr	r3, [pc, #128]	; (ebb0 <restore_led_data+0x2ac>)
    eb30:	79db      	ldrb	r3, [r3, #7]
    eb32:	021b      	lsls	r3, r3, #8
    eb34:	b21b      	sxth	r3, r3
    eb36:	4313      	orrs	r3, r2
    eb38:	b21b      	sxth	r3, r3
    eb3a:	b29a      	uxth	r2, r3
    eb3c:	4b24      	ldr	r3, [pc, #144]	; (ebd0 <restore_led_data+0x2cc>)
    eb3e:	809a      	strh	r2, [r3, #4]
		Static_RGB.RR = eeprom_data[8];
    eb40:	4b1b      	ldr	r3, [pc, #108]	; (ebb0 <restore_led_data+0x2ac>)
    eb42:	7a1b      	ldrb	r3, [r3, #8]
    eb44:	b29a      	uxth	r2, r3
    eb46:	4b22      	ldr	r3, [pc, #136]	; (ebd0 <restore_led_data+0x2cc>)
    eb48:	80da      	strh	r2, [r3, #6]
		Static_RGB.RR = (Static_RGB.RR | (eeprom_data[9] << 8));
    eb4a:	4b21      	ldr	r3, [pc, #132]	; (ebd0 <restore_led_data+0x2cc>)
    eb4c:	88db      	ldrh	r3, [r3, #6]
    eb4e:	b21a      	sxth	r2, r3
    eb50:	4b17      	ldr	r3, [pc, #92]	; (ebb0 <restore_led_data+0x2ac>)
    eb52:	7a5b      	ldrb	r3, [r3, #9]
    eb54:	021b      	lsls	r3, r3, #8
    eb56:	b21b      	sxth	r3, r3
    eb58:	4313      	orrs	r3, r2
    eb5a:	b21b      	sxth	r3, r3
    eb5c:	b29a      	uxth	r2, r3
    eb5e:	4b1c      	ldr	r3, [pc, #112]	; (ebd0 <restore_led_data+0x2cc>)
    eb60:	80da      	strh	r2, [r3, #6]
		Static_RGB.RG = eeprom_data[10];
    eb62:	4b13      	ldr	r3, [pc, #76]	; (ebb0 <restore_led_data+0x2ac>)
    eb64:	7a9b      	ldrb	r3, [r3, #10]
    eb66:	b29a      	uxth	r2, r3
    eb68:	4b19      	ldr	r3, [pc, #100]	; (ebd0 <restore_led_data+0x2cc>)
    eb6a:	811a      	strh	r2, [r3, #8]
		Static_RGB.RG = (Static_RGB.RG | (eeprom_data[11] << 8));
    eb6c:	4b18      	ldr	r3, [pc, #96]	; (ebd0 <restore_led_data+0x2cc>)
    eb6e:	891b      	ldrh	r3, [r3, #8]
    eb70:	b21a      	sxth	r2, r3
    eb72:	4b0f      	ldr	r3, [pc, #60]	; (ebb0 <restore_led_data+0x2ac>)
    eb74:	7adb      	ldrb	r3, [r3, #11]
    eb76:	021b      	lsls	r3, r3, #8
    eb78:	b21b      	sxth	r3, r3
    eb7a:	4313      	orrs	r3, r2
    eb7c:	b21b      	sxth	r3, r3
    eb7e:	b29a      	uxth	r2, r3
    eb80:	4b13      	ldr	r3, [pc, #76]	; (ebd0 <restore_led_data+0x2cc>)
    eb82:	811a      	strh	r2, [r3, #8]
		Static_RGB.RB = eeprom_data[12];
    eb84:	4b0a      	ldr	r3, [pc, #40]	; (ebb0 <restore_led_data+0x2ac>)
    eb86:	7b1b      	ldrb	r3, [r3, #12]
    eb88:	b29a      	uxth	r2, r3
    eb8a:	4b11      	ldr	r3, [pc, #68]	; (ebd0 <restore_led_data+0x2cc>)
    eb8c:	815a      	strh	r2, [r3, #10]
		Static_RGB.RB = (Static_RGB.RB | (eeprom_data[13] << 8));
    eb8e:	4b10      	ldr	r3, [pc, #64]	; (ebd0 <restore_led_data+0x2cc>)
    eb90:	895b      	ldrh	r3, [r3, #10]
    eb92:	b21a      	sxth	r2, r3
    eb94:	4b06      	ldr	r3, [pc, #24]	; (ebb0 <restore_led_data+0x2ac>)
    eb96:	7b5b      	ldrb	r3, [r3, #13]
    eb98:	021b      	lsls	r3, r3, #8
    eb9a:	b21b      	sxth	r3, r3
    eb9c:	4313      	orrs	r3, r2
    eb9e:	b21b      	sxth	r3, r3
    eba0:	b29a      	uxth	r2, r3
    eba2:	4b0b      	ldr	r3, [pc, #44]	; (ebd0 <restore_led_data+0x2cc>)
    eba4:	815a      	strh	r2, [r3, #10]
		int dataOffset = 14;
    eba6:	230e      	movs	r3, #14
    eba8:	66fb      	str	r3, [r7, #108]	; 0x6c
		for(int i = 0; i < 8; i++){
    ebaa:	2300      	movs	r3, #0
    ebac:	673b      	str	r3, [r7, #112]	; 0x70
    ebae:	e083      	b.n	ecb8 <restore_led_data+0x3b4>
    ebb0:	200009e0 	.word	0x200009e0
    ebb4:	00008939 	.word	0x00008939
    ebb8:	20000325 	.word	0x20000325
    ebbc:	200000a2 	.word	0x200000a2
    ebc0:	20000322 	.word	0x20000322
    ebc4:	20000323 	.word	0x20000323
    ebc8:	20000324 	.word	0x20000324
    ebcc:	2000001b 	.word	0x2000001b
    ebd0:	2000001c 	.word	0x2000001c
    ebd4:	00017624 	.word	0x00017624
    ebd8:	00017630 	.word	0x00017630
    ebdc:	0001763c 	.word	0x0001763c
    ebe0:	00017648 	.word	0x00017648
    ebe4:	0001766c 	.word	0x0001766c
    ebe8:	20000070 	.word	0x20000070
    ebec:	2000007c 	.word	0x2000007c
    ebf0:	20000088 	.word	0x20000088
    ebf4:	20000028 	.word	0x20000028
    ebf8:	2000004c 	.word	0x2000004c
    ebfc:	20000094 	.word	0x20000094
    ec00:	0000e629 	.word	0x0000e629
			ColorBase[i] = eeprom_data[dataOffset + (i*5)];
    ec04:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec06:	0013      	movs	r3, r2
    ec08:	009b      	lsls	r3, r3, #2
    ec0a:	189a      	adds	r2, r3, r2
    ec0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    ec0e:	18d3      	adds	r3, r2, r3
    ec10:	4a76      	ldr	r2, [pc, #472]	; (edec <restore_led_data+0x4e8>)
    ec12:	5cd1      	ldrb	r1, [r2, r3]
    ec14:	4a76      	ldr	r2, [pc, #472]	; (edf0 <restore_led_data+0x4ec>)
    ec16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    ec18:	18d3      	adds	r3, r2, r3
    ec1a:	1c0a      	adds	r2, r1, #0
    ec1c:	701a      	strb	r2, [r3, #0]
			BrightBase[i] = eeprom_data[dataOffset + (i*5) + 1];
    ec1e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec20:	0013      	movs	r3, r2
    ec22:	009b      	lsls	r3, r3, #2
    ec24:	189a      	adds	r2, r3, r2
    ec26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    ec28:	18d3      	adds	r3, r2, r3
    ec2a:	3301      	adds	r3, #1
    ec2c:	4a6f      	ldr	r2, [pc, #444]	; (edec <restore_led_data+0x4e8>)
    ec2e:	5cd1      	ldrb	r1, [r2, r3]
    ec30:	4a70      	ldr	r2, [pc, #448]	; (edf4 <restore_led_data+0x4f0>)
    ec32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    ec34:	18d3      	adds	r3, r2, r3
    ec36:	1c0a      	adds	r2, r1, #0
    ec38:	701a      	strb	r2, [r3, #0]
			RateBase[i] = eeprom_data[dataOffset + (i*5) + 2];
    ec3a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec3c:	0013      	movs	r3, r2
    ec3e:	009b      	lsls	r3, r3, #2
    ec40:	189a      	adds	r2, r3, r2
    ec42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    ec44:	18d3      	adds	r3, r2, r3
    ec46:	3302      	adds	r3, #2
    ec48:	4a68      	ldr	r2, [pc, #416]	; (edec <restore_led_data+0x4e8>)
    ec4a:	5cd1      	ldrb	r1, [r2, r3]
    ec4c:	4a6a      	ldr	r2, [pc, #424]	; (edf8 <restore_led_data+0x4f4>)
    ec4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    ec50:	18d3      	adds	r3, r2, r3
    ec52:	1c0a      	adds	r2, r1, #0
    ec54:	701a      	strb	r2, [r3, #0]
			RateSens[i] = ((float)eeprom_data[dataOffset + (i*5) + 3])/100;
    ec56:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec58:	0013      	movs	r3, r2
    ec5a:	009b      	lsls	r3, r3, #2
    ec5c:	189a      	adds	r2, r3, r2
    ec5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    ec60:	18d3      	adds	r3, r2, r3
    ec62:	3303      	adds	r3, #3
    ec64:	4a61      	ldr	r2, [pc, #388]	; (edec <restore_led_data+0x4e8>)
    ec66:	5cd2      	ldrb	r2, [r2, r3]
    ec68:	4b64      	ldr	r3, [pc, #400]	; (edfc <restore_led_data+0x4f8>)
    ec6a:	0010      	movs	r0, r2
    ec6c:	4798      	blx	r3
    ec6e:	1c02      	adds	r2, r0, #0
    ec70:	4b63      	ldr	r3, [pc, #396]	; (ee00 <restore_led_data+0x4fc>)
    ec72:	4964      	ldr	r1, [pc, #400]	; (ee04 <restore_led_data+0x500>)
    ec74:	1c10      	adds	r0, r2, #0
    ec76:	4798      	blx	r3
    ec78:	1c03      	adds	r3, r0, #0
    ec7a:	1c19      	adds	r1, r3, #0
    ec7c:	4b62      	ldr	r3, [pc, #392]	; (ee08 <restore_led_data+0x504>)
    ec7e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec80:	0092      	lsls	r2, r2, #2
    ec82:	50d1      	str	r1, [r2, r3]
			Brightness[i] = ((float)eeprom_data[dataOffset + (i*5) + 4])/100;
    ec84:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ec86:	0013      	movs	r3, r2
    ec88:	009b      	lsls	r3, r3, #2
    ec8a:	189a      	adds	r2, r3, r2
    ec8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    ec8e:	18d3      	adds	r3, r2, r3
    ec90:	3304      	adds	r3, #4
    ec92:	4a56      	ldr	r2, [pc, #344]	; (edec <restore_led_data+0x4e8>)
    ec94:	5cd2      	ldrb	r2, [r2, r3]
    ec96:	4b59      	ldr	r3, [pc, #356]	; (edfc <restore_led_data+0x4f8>)
    ec98:	0010      	movs	r0, r2
    ec9a:	4798      	blx	r3
    ec9c:	1c02      	adds	r2, r0, #0
    ec9e:	4b58      	ldr	r3, [pc, #352]	; (ee00 <restore_led_data+0x4fc>)
    eca0:	4958      	ldr	r1, [pc, #352]	; (ee04 <restore_led_data+0x500>)
    eca2:	1c10      	adds	r0, r2, #0
    eca4:	4798      	blx	r3
    eca6:	1c03      	adds	r3, r0, #0
    eca8:	1c19      	adds	r1, r3, #0
    ecaa:	4b58      	ldr	r3, [pc, #352]	; (ee0c <restore_led_data+0x508>)
    ecac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ecae:	0092      	lsls	r2, r2, #2
    ecb0:	50d1      	str	r1, [r2, r3]
		for(int i = 0; i < 8; i++){
    ecb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    ecb4:	3301      	adds	r3, #1
    ecb6:	673b      	str	r3, [r7, #112]	; 0x70
    ecb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    ecba:	2b07      	cmp	r3, #7
    ecbc:	dda2      	ble.n	ec04 <restore_led_data+0x300>
		}

		eeprom_emulator_read_page(1, eeprom_data);
    ecbe:	4b4b      	ldr	r3, [pc, #300]	; (edec <restore_led_data+0x4e8>)
    ecc0:	0019      	movs	r1, r3
    ecc2:	2001      	movs	r0, #1
    ecc4:	4b52      	ldr	r3, [pc, #328]	; (ee10 <restore_led_data+0x50c>)
    ecc6:	4798      	blx	r3

		ColorBase[8] = eeprom_data[0];
    ecc8:	4b48      	ldr	r3, [pc, #288]	; (edec <restore_led_data+0x4e8>)
    ecca:	781a      	ldrb	r2, [r3, #0]
    eccc:	4b48      	ldr	r3, [pc, #288]	; (edf0 <restore_led_data+0x4ec>)
    ecce:	721a      	strb	r2, [r3, #8]
		BrightBase[8] = eeprom_data[1];
    ecd0:	4b46      	ldr	r3, [pc, #280]	; (edec <restore_led_data+0x4e8>)
    ecd2:	785a      	ldrb	r2, [r3, #1]
    ecd4:	4b47      	ldr	r3, [pc, #284]	; (edf4 <restore_led_data+0x4f0>)
    ecd6:	721a      	strb	r2, [r3, #8]
		RateBase[8] = eeprom_data[2];
    ecd8:	4b44      	ldr	r3, [pc, #272]	; (edec <restore_led_data+0x4e8>)
    ecda:	789a      	ldrb	r2, [r3, #2]
    ecdc:	4b46      	ldr	r3, [pc, #280]	; (edf8 <restore_led_data+0x4f4>)
    ecde:	721a      	strb	r2, [r3, #8]
		RateSens[8] = ((float)eeprom_data[3])/100;
    ece0:	4b42      	ldr	r3, [pc, #264]	; (edec <restore_led_data+0x4e8>)
    ece2:	78da      	ldrb	r2, [r3, #3]
    ece4:	4b45      	ldr	r3, [pc, #276]	; (edfc <restore_led_data+0x4f8>)
    ece6:	0010      	movs	r0, r2
    ece8:	4798      	blx	r3
    ecea:	1c02      	adds	r2, r0, #0
    ecec:	4b44      	ldr	r3, [pc, #272]	; (ee00 <restore_led_data+0x4fc>)
    ecee:	4945      	ldr	r1, [pc, #276]	; (ee04 <restore_led_data+0x500>)
    ecf0:	1c10      	adds	r0, r2, #0
    ecf2:	4798      	blx	r3
    ecf4:	1c03      	adds	r3, r0, #0
    ecf6:	1c1a      	adds	r2, r3, #0
    ecf8:	4b43      	ldr	r3, [pc, #268]	; (ee08 <restore_led_data+0x504>)
    ecfa:	621a      	str	r2, [r3, #32]
		Brightness[8] = ((float)eeprom_data[4])/100;
    ecfc:	4b3b      	ldr	r3, [pc, #236]	; (edec <restore_led_data+0x4e8>)
    ecfe:	791a      	ldrb	r2, [r3, #4]
    ed00:	4b3e      	ldr	r3, [pc, #248]	; (edfc <restore_led_data+0x4f8>)
    ed02:	0010      	movs	r0, r2
    ed04:	4798      	blx	r3
    ed06:	1c02      	adds	r2, r0, #0
    ed08:	4b3d      	ldr	r3, [pc, #244]	; (ee00 <restore_led_data+0x4fc>)
    ed0a:	493e      	ldr	r1, [pc, #248]	; (ee04 <restore_led_data+0x500>)
    ed0c:	1c10      	adds	r0, r2, #0
    ed0e:	4798      	blx	r3
    ed10:	1c03      	adds	r3, r0, #0
    ed12:	1c1a      	adds	r2, r3, #0
    ed14:	4b3d      	ldr	r3, [pc, #244]	; (ee0c <restore_led_data+0x508>)
    ed16:	621a      	str	r2, [r3, #32]
		Custom_RGB.LR = eeprom_data[5];
    ed18:	4b34      	ldr	r3, [pc, #208]	; (edec <restore_led_data+0x4e8>)
    ed1a:	795b      	ldrb	r3, [r3, #5]
    ed1c:	b29a      	uxth	r2, r3
    ed1e:	4b3d      	ldr	r3, [pc, #244]	; (ee14 <restore_led_data+0x510>)
    ed20:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LR = (Custom_RGB.LR | (eeprom_data[6] << 8));
    ed22:	4b3c      	ldr	r3, [pc, #240]	; (ee14 <restore_led_data+0x510>)
    ed24:	881b      	ldrh	r3, [r3, #0]
    ed26:	b21a      	sxth	r2, r3
    ed28:	4b30      	ldr	r3, [pc, #192]	; (edec <restore_led_data+0x4e8>)
    ed2a:	799b      	ldrb	r3, [r3, #6]
    ed2c:	021b      	lsls	r3, r3, #8
    ed2e:	b21b      	sxth	r3, r3
    ed30:	4313      	orrs	r3, r2
    ed32:	b21b      	sxth	r3, r3
    ed34:	b29a      	uxth	r2, r3
    ed36:	4b37      	ldr	r3, [pc, #220]	; (ee14 <restore_led_data+0x510>)
    ed38:	801a      	strh	r2, [r3, #0]
		Custom_RGB.LG = eeprom_data[7];
    ed3a:	4b2c      	ldr	r3, [pc, #176]	; (edec <restore_led_data+0x4e8>)
    ed3c:	79db      	ldrb	r3, [r3, #7]
    ed3e:	b29a      	uxth	r2, r3
    ed40:	4b34      	ldr	r3, [pc, #208]	; (ee14 <restore_led_data+0x510>)
    ed42:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LG = (Custom_RGB.LG | (eeprom_data[8] << 8));
    ed44:	4b33      	ldr	r3, [pc, #204]	; (ee14 <restore_led_data+0x510>)
    ed46:	885b      	ldrh	r3, [r3, #2]
    ed48:	b21a      	sxth	r2, r3
    ed4a:	4b28      	ldr	r3, [pc, #160]	; (edec <restore_led_data+0x4e8>)
    ed4c:	7a1b      	ldrb	r3, [r3, #8]
    ed4e:	021b      	lsls	r3, r3, #8
    ed50:	b21b      	sxth	r3, r3
    ed52:	4313      	orrs	r3, r2
    ed54:	b21b      	sxth	r3, r3
    ed56:	b29a      	uxth	r2, r3
    ed58:	4b2e      	ldr	r3, [pc, #184]	; (ee14 <restore_led_data+0x510>)
    ed5a:	805a      	strh	r2, [r3, #2]
		Custom_RGB.LB = eeprom_data[9];
    ed5c:	4b23      	ldr	r3, [pc, #140]	; (edec <restore_led_data+0x4e8>)
    ed5e:	7a5b      	ldrb	r3, [r3, #9]
    ed60:	b29a      	uxth	r2, r3
    ed62:	4b2c      	ldr	r3, [pc, #176]	; (ee14 <restore_led_data+0x510>)
    ed64:	809a      	strh	r2, [r3, #4]
		Custom_RGB.LB = (Custom_RGB.LB | (eeprom_data[10] << 8));
    ed66:	4b2b      	ldr	r3, [pc, #172]	; (ee14 <restore_led_data+0x510>)
    ed68:	889b      	ldrh	r3, [r3, #4]
    ed6a:	b21a      	sxth	r2, r3
    ed6c:	4b1f      	ldr	r3, [pc, #124]	; (edec <restore_led_data+0x4e8>)
    ed6e:	7a9b      	ldrb	r3, [r3, #10]
    ed70:	021b      	lsls	r3, r3, #8
    ed72:	b21b      	sxth	r3, r3
    ed74:	4313      	orrs	r3, r2
    ed76:	b21b      	sxth	r3, r3
    ed78:	b29a      	uxth	r2, r3
    ed7a:	4b26      	ldr	r3, [pc, #152]	; (ee14 <restore_led_data+0x510>)
    ed7c:	809a      	strh	r2, [r3, #4]
		Custom_RGB.RR = eeprom_data[11];
    ed7e:	4b1b      	ldr	r3, [pc, #108]	; (edec <restore_led_data+0x4e8>)
    ed80:	7adb      	ldrb	r3, [r3, #11]
    ed82:	b29a      	uxth	r2, r3
    ed84:	4b23      	ldr	r3, [pc, #140]	; (ee14 <restore_led_data+0x510>)
    ed86:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RR = (Custom_RGB.RR | (eeprom_data[12] << 8));
    ed88:	4b22      	ldr	r3, [pc, #136]	; (ee14 <restore_led_data+0x510>)
    ed8a:	88db      	ldrh	r3, [r3, #6]
    ed8c:	b21a      	sxth	r2, r3
    ed8e:	4b17      	ldr	r3, [pc, #92]	; (edec <restore_led_data+0x4e8>)
    ed90:	7b1b      	ldrb	r3, [r3, #12]
    ed92:	021b      	lsls	r3, r3, #8
    ed94:	b21b      	sxth	r3, r3
    ed96:	4313      	orrs	r3, r2
    ed98:	b21b      	sxth	r3, r3
    ed9a:	b29a      	uxth	r2, r3
    ed9c:	4b1d      	ldr	r3, [pc, #116]	; (ee14 <restore_led_data+0x510>)
    ed9e:	80da      	strh	r2, [r3, #6]
		Custom_RGB.RG = eeprom_data[13];
    eda0:	4b12      	ldr	r3, [pc, #72]	; (edec <restore_led_data+0x4e8>)
    eda2:	7b5b      	ldrb	r3, [r3, #13]
    eda4:	b29a      	uxth	r2, r3
    eda6:	4b1b      	ldr	r3, [pc, #108]	; (ee14 <restore_led_data+0x510>)
    eda8:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RG = (Custom_RGB.RG | (eeprom_data[14] << 8));
    edaa:	4b1a      	ldr	r3, [pc, #104]	; (ee14 <restore_led_data+0x510>)
    edac:	891b      	ldrh	r3, [r3, #8]
    edae:	b21a      	sxth	r2, r3
    edb0:	4b0e      	ldr	r3, [pc, #56]	; (edec <restore_led_data+0x4e8>)
    edb2:	7b9b      	ldrb	r3, [r3, #14]
    edb4:	021b      	lsls	r3, r3, #8
    edb6:	b21b      	sxth	r3, r3
    edb8:	4313      	orrs	r3, r2
    edba:	b21b      	sxth	r3, r3
    edbc:	b29a      	uxth	r2, r3
    edbe:	4b15      	ldr	r3, [pc, #84]	; (ee14 <restore_led_data+0x510>)
    edc0:	811a      	strh	r2, [r3, #8]
		Custom_RGB.RB = eeprom_data[15];
    edc2:	4b0a      	ldr	r3, [pc, #40]	; (edec <restore_led_data+0x4e8>)
    edc4:	7bdb      	ldrb	r3, [r3, #15]
    edc6:	b29a      	uxth	r2, r3
    edc8:	4b12      	ldr	r3, [pc, #72]	; (ee14 <restore_led_data+0x510>)
    edca:	815a      	strh	r2, [r3, #10]
		Custom_RGB.RB = (Custom_RGB.RB | (eeprom_data[16] << 8));
    edcc:	4b11      	ldr	r3, [pc, #68]	; (ee14 <restore_led_data+0x510>)
    edce:	895b      	ldrh	r3, [r3, #10]
    edd0:	b21a      	sxth	r2, r3
    edd2:	4b06      	ldr	r3, [pc, #24]	; (edec <restore_led_data+0x4e8>)
    edd4:	7c1b      	ldrb	r3, [r3, #16]
    edd6:	021b      	lsls	r3, r3, #8
    edd8:	b21b      	sxth	r3, r3
    edda:	4313      	orrs	r3, r2
    eddc:	b21b      	sxth	r3, r3
    edde:	b29a      	uxth	r2, r3
    ede0:	4b0c      	ldr	r3, [pc, #48]	; (ee14 <restore_led_data+0x510>)
    ede2:	815a      	strh	r2, [r3, #10]
	}
}
    ede4:	46c0      	nop			; (mov r8, r8)
    ede6:	46bd      	mov	sp, r7
    ede8:	b01f      	add	sp, #124	; 0x7c
    edea:	bd90      	pop	{r4, r7, pc}
    edec:	200009e0 	.word	0x200009e0
    edf0:	20000070 	.word	0x20000070
    edf4:	2000007c 	.word	0x2000007c
    edf8:	20000088 	.word	0x20000088
    edfc:	000152c1 	.word	0x000152c1
    ee00:	00014889 	.word	0x00014889
    ee04:	42c80000 	.word	0x42c80000
    ee08:	20000028 	.word	0x20000028
    ee0c:	2000004c 	.word	0x2000004c
    ee10:	00008939 	.word	0x00008939
    ee14:	20000094 	.word	0x20000094

0000ee18 <save_cal_data>:

void save_cal_data()
{
    ee18:	b580      	push	{r7, lr}
    ee1a:	b082      	sub	sp, #8
    ee1c:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ee1e:	2300      	movs	r3, #0
    ee20:	607b      	str	r3, [r7, #4]
    ee22:	e005      	b.n	ee30 <save_cal_data+0x18>
		eeprom_data[0] = 0;
    ee24:	4b44      	ldr	r3, [pc, #272]	; (ef38 <save_cal_data+0x120>)
    ee26:	2200      	movs	r2, #0
    ee28:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    ee2a:	687b      	ldr	r3, [r7, #4]
    ee2c:	3301      	adds	r3, #1
    ee2e:	607b      	str	r3, [r7, #4]
    ee30:	687b      	ldr	r3, [r7, #4]
    ee32:	2b3b      	cmp	r3, #59	; 0x3b
    ee34:	ddf6      	ble.n	ee24 <save_cal_data+0xc>
	}

	eeprom_data[0] = ((gBiasRaw[0]) & 0xFF00) >> 8;
    ee36:	4b41      	ldr	r3, [pc, #260]	; (ef3c <save_cal_data+0x124>)
    ee38:	2200      	movs	r2, #0
    ee3a:	5e9b      	ldrsh	r3, [r3, r2]
    ee3c:	121b      	asrs	r3, r3, #8
    ee3e:	b2da      	uxtb	r2, r3
    ee40:	4b3d      	ldr	r3, [pc, #244]	; (ef38 <save_cal_data+0x120>)
    ee42:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ((gBiasRaw[0]) & 0xFF);
    ee44:	4b3d      	ldr	r3, [pc, #244]	; (ef3c <save_cal_data+0x124>)
    ee46:	2200      	movs	r2, #0
    ee48:	5e9b      	ldrsh	r3, [r3, r2]
    ee4a:	b2da      	uxtb	r2, r3
    ee4c:	4b3a      	ldr	r3, [pc, #232]	; (ef38 <save_cal_data+0x120>)
    ee4e:	705a      	strb	r2, [r3, #1]
	eeprom_data[2] = ((gBiasRaw[1]) & 0xFF00) >> 8;
    ee50:	4b3a      	ldr	r3, [pc, #232]	; (ef3c <save_cal_data+0x124>)
    ee52:	2202      	movs	r2, #2
    ee54:	5e9b      	ldrsh	r3, [r3, r2]
    ee56:	121b      	asrs	r3, r3, #8
    ee58:	b2da      	uxtb	r2, r3
    ee5a:	4b37      	ldr	r3, [pc, #220]	; (ef38 <save_cal_data+0x120>)
    ee5c:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = ((gBiasRaw[1]) & 0xFF);
    ee5e:	4b37      	ldr	r3, [pc, #220]	; (ef3c <save_cal_data+0x124>)
    ee60:	2202      	movs	r2, #2
    ee62:	5e9b      	ldrsh	r3, [r3, r2]
    ee64:	b2da      	uxtb	r2, r3
    ee66:	4b34      	ldr	r3, [pc, #208]	; (ef38 <save_cal_data+0x120>)
    ee68:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = ((gBiasRaw[2]) & 0xFF00) >> 8;
    ee6a:	4b34      	ldr	r3, [pc, #208]	; (ef3c <save_cal_data+0x124>)
    ee6c:	2204      	movs	r2, #4
    ee6e:	5e9b      	ldrsh	r3, [r3, r2]
    ee70:	121b      	asrs	r3, r3, #8
    ee72:	b2da      	uxtb	r2, r3
    ee74:	4b30      	ldr	r3, [pc, #192]	; (ef38 <save_cal_data+0x120>)
    ee76:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = ((gBiasRaw[2]) & 0xFF);
    ee78:	4b30      	ldr	r3, [pc, #192]	; (ef3c <save_cal_data+0x124>)
    ee7a:	2204      	movs	r2, #4
    ee7c:	5e9b      	ldrsh	r3, [r3, r2]
    ee7e:	b2da      	uxtb	r2, r3
    ee80:	4b2d      	ldr	r3, [pc, #180]	; (ef38 <save_cal_data+0x120>)
    ee82:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = ((aBiasRaw[0]) & 0xFF00) >> 8;
    ee84:	4b2e      	ldr	r3, [pc, #184]	; (ef40 <save_cal_data+0x128>)
    ee86:	2200      	movs	r2, #0
    ee88:	5e9b      	ldrsh	r3, [r3, r2]
    ee8a:	121b      	asrs	r3, r3, #8
    ee8c:	b2da      	uxtb	r2, r3
    ee8e:	4b2a      	ldr	r3, [pc, #168]	; (ef38 <save_cal_data+0x120>)
    ee90:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = ((aBiasRaw[0]) & 0xFF);
    ee92:	4b2b      	ldr	r3, [pc, #172]	; (ef40 <save_cal_data+0x128>)
    ee94:	2200      	movs	r2, #0
    ee96:	5e9b      	ldrsh	r3, [r3, r2]
    ee98:	b2da      	uxtb	r2, r3
    ee9a:	4b27      	ldr	r3, [pc, #156]	; (ef38 <save_cal_data+0x120>)
    ee9c:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = ((aBiasRaw[1]) & 0xFF00) >> 8;
    ee9e:	4b28      	ldr	r3, [pc, #160]	; (ef40 <save_cal_data+0x128>)
    eea0:	2202      	movs	r2, #2
    eea2:	5e9b      	ldrsh	r3, [r3, r2]
    eea4:	121b      	asrs	r3, r3, #8
    eea6:	b2da      	uxtb	r2, r3
    eea8:	4b23      	ldr	r3, [pc, #140]	; (ef38 <save_cal_data+0x120>)
    eeaa:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = ((aBiasRaw[1]) & 0xFF);
    eeac:	4b24      	ldr	r3, [pc, #144]	; (ef40 <save_cal_data+0x128>)
    eeae:	2202      	movs	r2, #2
    eeb0:	5e9b      	ldrsh	r3, [r3, r2]
    eeb2:	b2da      	uxtb	r2, r3
    eeb4:	4b20      	ldr	r3, [pc, #128]	; (ef38 <save_cal_data+0x120>)
    eeb6:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = ((aBiasRaw[2]) & 0xFF00) >> 8;
    eeb8:	4b21      	ldr	r3, [pc, #132]	; (ef40 <save_cal_data+0x128>)
    eeba:	2204      	movs	r2, #4
    eebc:	5e9b      	ldrsh	r3, [r3, r2]
    eebe:	121b      	asrs	r3, r3, #8
    eec0:	b2da      	uxtb	r2, r3
    eec2:	4b1d      	ldr	r3, [pc, #116]	; (ef38 <save_cal_data+0x120>)
    eec4:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = ((aBiasRaw[2]) & 0xFF);
    eec6:	4b1e      	ldr	r3, [pc, #120]	; (ef40 <save_cal_data+0x128>)
    eec8:	2204      	movs	r2, #4
    eeca:	5e9b      	ldrsh	r3, [r3, r2]
    eecc:	b2da      	uxtb	r2, r3
    eece:	4b1a      	ldr	r3, [pc, #104]	; (ef38 <save_cal_data+0x120>)
    eed0:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = ((mBiasRaw[0]) & 0xFF00) >> 8;
    eed2:	4b1c      	ldr	r3, [pc, #112]	; (ef44 <save_cal_data+0x12c>)
    eed4:	2200      	movs	r2, #0
    eed6:	5e9b      	ldrsh	r3, [r3, r2]
    eed8:	121b      	asrs	r3, r3, #8
    eeda:	b2da      	uxtb	r2, r3
    eedc:	4b16      	ldr	r3, [pc, #88]	; (ef38 <save_cal_data+0x120>)
    eede:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = ((mBiasRaw[0]) & 0xFF);
    eee0:	4b18      	ldr	r3, [pc, #96]	; (ef44 <save_cal_data+0x12c>)
    eee2:	2200      	movs	r2, #0
    eee4:	5e9b      	ldrsh	r3, [r3, r2]
    eee6:	b2da      	uxtb	r2, r3
    eee8:	4b13      	ldr	r3, [pc, #76]	; (ef38 <save_cal_data+0x120>)
    eeea:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = ((mBiasRaw[1]) & 0xFF00) >> 8;
    eeec:	4b15      	ldr	r3, [pc, #84]	; (ef44 <save_cal_data+0x12c>)
    eeee:	2202      	movs	r2, #2
    eef0:	5e9b      	ldrsh	r3, [r3, r2]
    eef2:	121b      	asrs	r3, r3, #8
    eef4:	b2da      	uxtb	r2, r3
    eef6:	4b10      	ldr	r3, [pc, #64]	; (ef38 <save_cal_data+0x120>)
    eef8:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = ((mBiasRaw[1]) & 0xFF);
    eefa:	4b12      	ldr	r3, [pc, #72]	; (ef44 <save_cal_data+0x12c>)
    eefc:	2202      	movs	r2, #2
    eefe:	5e9b      	ldrsh	r3, [r3, r2]
    ef00:	b2da      	uxtb	r2, r3
    ef02:	4b0d      	ldr	r3, [pc, #52]	; (ef38 <save_cal_data+0x120>)
    ef04:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = ((mBiasRaw[2]) & 0xFF00) >> 8;
    ef06:	4b0f      	ldr	r3, [pc, #60]	; (ef44 <save_cal_data+0x12c>)
    ef08:	2204      	movs	r2, #4
    ef0a:	5e9b      	ldrsh	r3, [r3, r2]
    ef0c:	121b      	asrs	r3, r3, #8
    ef0e:	b2da      	uxtb	r2, r3
    ef10:	4b09      	ldr	r3, [pc, #36]	; (ef38 <save_cal_data+0x120>)
    ef12:	741a      	strb	r2, [r3, #16]
	eeprom_data[17] = ((mBiasRaw[2]) & 0xFF);
    ef14:	4b0b      	ldr	r3, [pc, #44]	; (ef44 <save_cal_data+0x12c>)
    ef16:	2204      	movs	r2, #4
    ef18:	5e9b      	ldrsh	r3, [r3, r2]
    ef1a:	b2da      	uxtb	r2, r3
    ef1c:	4b06      	ldr	r3, [pc, #24]	; (ef38 <save_cal_data+0x120>)
    ef1e:	745a      	strb	r2, [r3, #17]

	//Write EEPROM data
	eeprom_emulator_write_page(2, eeprom_data);
    ef20:	4b05      	ldr	r3, [pc, #20]	; (ef38 <save_cal_data+0x120>)
    ef22:	0019      	movs	r1, r3
    ef24:	2002      	movs	r0, #2
    ef26:	4b08      	ldr	r3, [pc, #32]	; (ef48 <save_cal_data+0x130>)
    ef28:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    ef2a:	4b08      	ldr	r3, [pc, #32]	; (ef4c <save_cal_data+0x134>)
    ef2c:	4798      	blx	r3
}
    ef2e:	46c0      	nop			; (mov r8, r8)
    ef30:	46bd      	mov	sp, r7
    ef32:	b002      	add	sp, #8
    ef34:	bd80      	pop	{r7, pc}
    ef36:	46c0      	nop			; (mov r8, r8)
    ef38:	200009e0 	.word	0x200009e0
    ef3c:	20000c9c 	.word	0x20000c9c
    ef40:	20000ca4 	.word	0x20000ca4
    ef44:	20000498 	.word	0x20000498
    ef48:	0000882d 	.word	0x0000882d
    ef4c:	000089d5 	.word	0x000089d5

0000ef50 <restore_cal_data>:

void restore_cal_data(bool autoCal)
{
    ef50:	b580      	push	{r7, lr}
    ef52:	b084      	sub	sp, #16
    ef54:	af00      	add	r7, sp, #0
    ef56:	0002      	movs	r2, r0
    ef58:	1dfb      	adds	r3, r7, #7
    ef5a:	701a      	strb	r2, [r3, #0]
	eeprom_emulator_read_page(2, eeprom_data);
    ef5c:	4b63      	ldr	r3, [pc, #396]	; (f0ec <restore_cal_data+0x19c>)
    ef5e:	0019      	movs	r1, r3
    ef60:	2002      	movs	r0, #2
    ef62:	4b63      	ldr	r3, [pc, #396]	; (f0f0 <restore_cal_data+0x1a0>)
    ef64:	4798      	blx	r3
	int16_t temp = 0;
    ef66:	230e      	movs	r3, #14
    ef68:	18fb      	adds	r3, r7, r3
    ef6a:	2200      	movs	r2, #0
    ef6c:	801a      	strh	r2, [r3, #0]

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    ef6e:	4b5f      	ldr	r3, [pc, #380]	; (f0ec <restore_cal_data+0x19c>)
    ef70:	781b      	ldrb	r3, [r3, #0]
    ef72:	2bff      	cmp	r3, #255	; 0xff
    ef74:	d121      	bne.n	efba <restore_cal_data+0x6a>
    ef76:	4b5d      	ldr	r3, [pc, #372]	; (f0ec <restore_cal_data+0x19c>)
    ef78:	785b      	ldrb	r3, [r3, #1]
    ef7a:	2bff      	cmp	r3, #255	; 0xff
    ef7c:	d11d      	bne.n	efba <restore_cal_data+0x6a>
		gBiasRaw[0] = 0;
    ef7e:	4b5d      	ldr	r3, [pc, #372]	; (f0f4 <restore_cal_data+0x1a4>)
    ef80:	2200      	movs	r2, #0
    ef82:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = 0;
    ef84:	4b5b      	ldr	r3, [pc, #364]	; (f0f4 <restore_cal_data+0x1a4>)
    ef86:	2200      	movs	r2, #0
    ef88:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = 0;
    ef8a:	4b5a      	ldr	r3, [pc, #360]	; (f0f4 <restore_cal_data+0x1a4>)
    ef8c:	2200      	movs	r2, #0
    ef8e:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = 0;
    ef90:	4b59      	ldr	r3, [pc, #356]	; (f0f8 <restore_cal_data+0x1a8>)
    ef92:	2200      	movs	r2, #0
    ef94:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = 0;
    ef96:	4b58      	ldr	r3, [pc, #352]	; (f0f8 <restore_cal_data+0x1a8>)
    ef98:	2200      	movs	r2, #0
    ef9a:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = 0;
    ef9c:	4b56      	ldr	r3, [pc, #344]	; (f0f8 <restore_cal_data+0x1a8>)
    ef9e:	2200      	movs	r2, #0
    efa0:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = 0;
    efa2:	4b56      	ldr	r3, [pc, #344]	; (f0fc <restore_cal_data+0x1ac>)
    efa4:	2200      	movs	r2, #0
    efa6:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = 0;
    efa8:	4b54      	ldr	r3, [pc, #336]	; (f0fc <restore_cal_data+0x1ac>)
    efaa:	2200      	movs	r2, #0
    efac:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = 0;
    efae:	4b53      	ldr	r3, [pc, #332]	; (f0fc <restore_cal_data+0x1ac>)
    efb0:	2200      	movs	r2, #0
    efb2:	809a      	strh	r2, [r3, #4]

		save_cal_data();
    efb4:	4b52      	ldr	r3, [pc, #328]	; (f100 <restore_cal_data+0x1b0>)
    efb6:	4798      	blx	r3
    efb8:	e08f      	b.n	f0da <restore_cal_data+0x18a>
	}
	else{ // else restore the stored data
		gBiasRaw[0] = (temp | (eeprom_data[0] << 8) | eeprom_data[1]);
    efba:	4b4c      	ldr	r3, [pc, #304]	; (f0ec <restore_cal_data+0x19c>)
    efbc:	781b      	ldrb	r3, [r3, #0]
    efbe:	021b      	lsls	r3, r3, #8
    efc0:	b21a      	sxth	r2, r3
    efc2:	230e      	movs	r3, #14
    efc4:	18fb      	adds	r3, r7, r3
    efc6:	881b      	ldrh	r3, [r3, #0]
    efc8:	4313      	orrs	r3, r2
    efca:	b21a      	sxth	r2, r3
    efcc:	4b47      	ldr	r3, [pc, #284]	; (f0ec <restore_cal_data+0x19c>)
    efce:	785b      	ldrb	r3, [r3, #1]
    efd0:	b21b      	sxth	r3, r3
    efd2:	4313      	orrs	r3, r2
    efd4:	b21a      	sxth	r2, r3
    efd6:	4b47      	ldr	r3, [pc, #284]	; (f0f4 <restore_cal_data+0x1a4>)
    efd8:	801a      	strh	r2, [r3, #0]
		gBiasRaw[1] = (temp | (eeprom_data[2] << 8) | eeprom_data[3]);
    efda:	4b44      	ldr	r3, [pc, #272]	; (f0ec <restore_cal_data+0x19c>)
    efdc:	789b      	ldrb	r3, [r3, #2]
    efde:	021b      	lsls	r3, r3, #8
    efe0:	b21a      	sxth	r2, r3
    efe2:	230e      	movs	r3, #14
    efe4:	18fb      	adds	r3, r7, r3
    efe6:	881b      	ldrh	r3, [r3, #0]
    efe8:	4313      	orrs	r3, r2
    efea:	b21a      	sxth	r2, r3
    efec:	4b3f      	ldr	r3, [pc, #252]	; (f0ec <restore_cal_data+0x19c>)
    efee:	78db      	ldrb	r3, [r3, #3]
    eff0:	b21b      	sxth	r3, r3
    eff2:	4313      	orrs	r3, r2
    eff4:	b21a      	sxth	r2, r3
    eff6:	4b3f      	ldr	r3, [pc, #252]	; (f0f4 <restore_cal_data+0x1a4>)
    eff8:	805a      	strh	r2, [r3, #2]
		gBiasRaw[2] = (temp | (eeprom_data[4] << 8) | eeprom_data[5]);
    effa:	4b3c      	ldr	r3, [pc, #240]	; (f0ec <restore_cal_data+0x19c>)
    effc:	791b      	ldrb	r3, [r3, #4]
    effe:	021b      	lsls	r3, r3, #8
    f000:	b21a      	sxth	r2, r3
    f002:	230e      	movs	r3, #14
    f004:	18fb      	adds	r3, r7, r3
    f006:	881b      	ldrh	r3, [r3, #0]
    f008:	4313      	orrs	r3, r2
    f00a:	b21a      	sxth	r2, r3
    f00c:	4b37      	ldr	r3, [pc, #220]	; (f0ec <restore_cal_data+0x19c>)
    f00e:	795b      	ldrb	r3, [r3, #5]
    f010:	b21b      	sxth	r3, r3
    f012:	4313      	orrs	r3, r2
    f014:	b21a      	sxth	r2, r3
    f016:	4b37      	ldr	r3, [pc, #220]	; (f0f4 <restore_cal_data+0x1a4>)
    f018:	809a      	strh	r2, [r3, #4]
		aBiasRaw[0] = (temp | (eeprom_data[6] << 8) | eeprom_data[7]);
    f01a:	4b34      	ldr	r3, [pc, #208]	; (f0ec <restore_cal_data+0x19c>)
    f01c:	799b      	ldrb	r3, [r3, #6]
    f01e:	021b      	lsls	r3, r3, #8
    f020:	b21a      	sxth	r2, r3
    f022:	230e      	movs	r3, #14
    f024:	18fb      	adds	r3, r7, r3
    f026:	881b      	ldrh	r3, [r3, #0]
    f028:	4313      	orrs	r3, r2
    f02a:	b21a      	sxth	r2, r3
    f02c:	4b2f      	ldr	r3, [pc, #188]	; (f0ec <restore_cal_data+0x19c>)
    f02e:	79db      	ldrb	r3, [r3, #7]
    f030:	b21b      	sxth	r3, r3
    f032:	4313      	orrs	r3, r2
    f034:	b21a      	sxth	r2, r3
    f036:	4b30      	ldr	r3, [pc, #192]	; (f0f8 <restore_cal_data+0x1a8>)
    f038:	801a      	strh	r2, [r3, #0]
		aBiasRaw[1] = (temp | (eeprom_data[8] << 8) | eeprom_data[9]);
    f03a:	4b2c      	ldr	r3, [pc, #176]	; (f0ec <restore_cal_data+0x19c>)
    f03c:	7a1b      	ldrb	r3, [r3, #8]
    f03e:	021b      	lsls	r3, r3, #8
    f040:	b21a      	sxth	r2, r3
    f042:	230e      	movs	r3, #14
    f044:	18fb      	adds	r3, r7, r3
    f046:	881b      	ldrh	r3, [r3, #0]
    f048:	4313      	orrs	r3, r2
    f04a:	b21a      	sxth	r2, r3
    f04c:	4b27      	ldr	r3, [pc, #156]	; (f0ec <restore_cal_data+0x19c>)
    f04e:	7a5b      	ldrb	r3, [r3, #9]
    f050:	b21b      	sxth	r3, r3
    f052:	4313      	orrs	r3, r2
    f054:	b21a      	sxth	r2, r3
    f056:	4b28      	ldr	r3, [pc, #160]	; (f0f8 <restore_cal_data+0x1a8>)
    f058:	805a      	strh	r2, [r3, #2]
		aBiasRaw[2] = (temp | (eeprom_data[10] << 8) | eeprom_data[11]);
    f05a:	4b24      	ldr	r3, [pc, #144]	; (f0ec <restore_cal_data+0x19c>)
    f05c:	7a9b      	ldrb	r3, [r3, #10]
    f05e:	021b      	lsls	r3, r3, #8
    f060:	b21a      	sxth	r2, r3
    f062:	230e      	movs	r3, #14
    f064:	18fb      	adds	r3, r7, r3
    f066:	881b      	ldrh	r3, [r3, #0]
    f068:	4313      	orrs	r3, r2
    f06a:	b21a      	sxth	r2, r3
    f06c:	4b1f      	ldr	r3, [pc, #124]	; (f0ec <restore_cal_data+0x19c>)
    f06e:	7adb      	ldrb	r3, [r3, #11]
    f070:	b21b      	sxth	r3, r3
    f072:	4313      	orrs	r3, r2
    f074:	b21a      	sxth	r2, r3
    f076:	4b20      	ldr	r3, [pc, #128]	; (f0f8 <restore_cal_data+0x1a8>)
    f078:	809a      	strh	r2, [r3, #4]
		mBiasRaw[0] = (temp | (eeprom_data[12] << 8) | eeprom_data[13]);
    f07a:	4b1c      	ldr	r3, [pc, #112]	; (f0ec <restore_cal_data+0x19c>)
    f07c:	7b1b      	ldrb	r3, [r3, #12]
    f07e:	021b      	lsls	r3, r3, #8
    f080:	b21a      	sxth	r2, r3
    f082:	230e      	movs	r3, #14
    f084:	18fb      	adds	r3, r7, r3
    f086:	881b      	ldrh	r3, [r3, #0]
    f088:	4313      	orrs	r3, r2
    f08a:	b21a      	sxth	r2, r3
    f08c:	4b17      	ldr	r3, [pc, #92]	; (f0ec <restore_cal_data+0x19c>)
    f08e:	7b5b      	ldrb	r3, [r3, #13]
    f090:	b21b      	sxth	r3, r3
    f092:	4313      	orrs	r3, r2
    f094:	b21a      	sxth	r2, r3
    f096:	4b19      	ldr	r3, [pc, #100]	; (f0fc <restore_cal_data+0x1ac>)
    f098:	801a      	strh	r2, [r3, #0]
		mBiasRaw[1] = (temp | (eeprom_data[14] << 8) | eeprom_data[15]);
    f09a:	4b14      	ldr	r3, [pc, #80]	; (f0ec <restore_cal_data+0x19c>)
    f09c:	7b9b      	ldrb	r3, [r3, #14]
    f09e:	021b      	lsls	r3, r3, #8
    f0a0:	b21a      	sxth	r2, r3
    f0a2:	230e      	movs	r3, #14
    f0a4:	18fb      	adds	r3, r7, r3
    f0a6:	881b      	ldrh	r3, [r3, #0]
    f0a8:	4313      	orrs	r3, r2
    f0aa:	b21a      	sxth	r2, r3
    f0ac:	4b0f      	ldr	r3, [pc, #60]	; (f0ec <restore_cal_data+0x19c>)
    f0ae:	7bdb      	ldrb	r3, [r3, #15]
    f0b0:	b21b      	sxth	r3, r3
    f0b2:	4313      	orrs	r3, r2
    f0b4:	b21a      	sxth	r2, r3
    f0b6:	4b11      	ldr	r3, [pc, #68]	; (f0fc <restore_cal_data+0x1ac>)
    f0b8:	805a      	strh	r2, [r3, #2]
		mBiasRaw[2] = (temp | (eeprom_data[16] << 8) | eeprom_data[17]);
    f0ba:	4b0c      	ldr	r3, [pc, #48]	; (f0ec <restore_cal_data+0x19c>)
    f0bc:	7c1b      	ldrb	r3, [r3, #16]
    f0be:	021b      	lsls	r3, r3, #8
    f0c0:	b21a      	sxth	r2, r3
    f0c2:	230e      	movs	r3, #14
    f0c4:	18fb      	adds	r3, r7, r3
    f0c6:	881b      	ldrh	r3, [r3, #0]
    f0c8:	4313      	orrs	r3, r2
    f0ca:	b21a      	sxth	r2, r3
    f0cc:	4b07      	ldr	r3, [pc, #28]	; (f0ec <restore_cal_data+0x19c>)
    f0ce:	7c5b      	ldrb	r3, [r3, #17]
    f0d0:	b21b      	sxth	r3, r3
    f0d2:	4313      	orrs	r3, r2
    f0d4:	b21a      	sxth	r2, r3
    f0d6:	4b09      	ldr	r3, [pc, #36]	; (f0fc <restore_cal_data+0x1ac>)
    f0d8:	809a      	strh	r2, [r3, #4]
	}
	
	_autoCalc = autoCal;
    f0da:	4b0a      	ldr	r3, [pc, #40]	; (f104 <restore_cal_data+0x1b4>)
    f0dc:	1dfa      	adds	r2, r7, #7
    f0de:	7812      	ldrb	r2, [r2, #0]
    f0e0:	701a      	strb	r2, [r3, #0]
}
    f0e2:	46c0      	nop			; (mov r8, r8)
    f0e4:	46bd      	mov	sp, r7
    f0e6:	b004      	add	sp, #16
    f0e8:	bd80      	pop	{r7, pc}
    f0ea:	46c0      	nop			; (mov r8, r8)
    f0ec:	200009e0 	.word	0x200009e0
    f0f0:	00008939 	.word	0x00008939
    f0f4:	20000c9c 	.word	0x20000c9c
    f0f8:	20000ca4 	.word	0x20000ca4
    f0fc:	20000498 	.word	0x20000498
    f100:	0000ee19 	.word	0x0000ee19
    f104:	20000908 	.word	0x20000908

0000f108 <save_orientation_controls_remote_esc>:

void save_orientation_controls_remote_esc()
{
    f108:	b580      	push	{r7, lr}
    f10a:	b082      	sub	sp, #8
    f10c:	af00      	add	r7, sp, #0
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    f10e:	2300      	movs	r3, #0
    f110:	607b      	str	r3, [r7, #4]
    f112:	e005      	b.n	f120 <save_orientation_controls_remote_esc+0x18>
		eeprom_data[0] = 0;
    f114:	4b42      	ldr	r3, [pc, #264]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f116:	2200      	movs	r2, #0
    f118:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < EEPROM_PAGE_SIZE; i++){
    f11a:	687b      	ldr	r3, [r7, #4]
    f11c:	3301      	adds	r3, #1
    f11e:	607b      	str	r3, [r7, #4]
    f120:	687b      	ldr	r3, [r7, #4]
    f122:	2b3b      	cmp	r3, #59	; 0x3b
    f124:	ddf6      	ble.n	f114 <save_orientation_controls_remote_esc+0xc>
	}

	eeprom_data[0] = ORIENTATION[0];
    f126:	4b3f      	ldr	r3, [pc, #252]	; (f224 <save_orientation_controls_remote_esc+0x11c>)
    f128:	781a      	ldrb	r2, [r3, #0]
    f12a:	4b3d      	ldr	r3, [pc, #244]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f12c:	701a      	strb	r2, [r3, #0]
	eeprom_data[1] = ORIENTATION[1];
    f12e:	4b3d      	ldr	r3, [pc, #244]	; (f224 <save_orientation_controls_remote_esc+0x11c>)
    f130:	785a      	ldrb	r2, [r3, #1]
    f132:	4b3b      	ldr	r3, [pc, #236]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f134:	705a      	strb	r2, [r3, #1]

	eeprom_data[2] = ((AUX_ENABLED << 1) | TURN_ENABLED);
    f136:	4b3c      	ldr	r3, [pc, #240]	; (f228 <save_orientation_controls_remote_esc+0x120>)
    f138:	781b      	ldrb	r3, [r3, #0]
    f13a:	005b      	lsls	r3, r3, #1
    f13c:	b25a      	sxtb	r2, r3
    f13e:	4b3b      	ldr	r3, [pc, #236]	; (f22c <save_orientation_controls_remote_esc+0x124>)
    f140:	781b      	ldrb	r3, [r3, #0]
    f142:	b25b      	sxtb	r3, r3
    f144:	4313      	orrs	r3, r2
    f146:	b25b      	sxtb	r3, r3
    f148:	b2da      	uxtb	r2, r3
    f14a:	4b35      	ldr	r3, [pc, #212]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f14c:	709a      	strb	r2, [r3, #2]
	eeprom_data[3] = auxControlType;
    f14e:	4b38      	ldr	r3, [pc, #224]	; (f230 <save_orientation_controls_remote_esc+0x128>)
    f150:	781a      	ldrb	r2, [r3, #0]
    f152:	4b33      	ldr	r3, [pc, #204]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f154:	70da      	strb	r2, [r3, #3]
	eeprom_data[4] = auxTimedDuration;
    f156:	4b37      	ldr	r3, [pc, #220]	; (f234 <save_orientation_controls_remote_esc+0x12c>)
    f158:	781a      	ldrb	r2, [r3, #0]
    f15a:	4b31      	ldr	r3, [pc, #196]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f15c:	711a      	strb	r2, [r3, #4]
	eeprom_data[5] = single_aux_control;
    f15e:	4b36      	ldr	r3, [pc, #216]	; (f238 <save_orientation_controls_remote_esc+0x130>)
    f160:	781a      	ldrb	r2, [r3, #0]
    f162:	4b2f      	ldr	r3, [pc, #188]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f164:	715a      	strb	r2, [r3, #5]
	eeprom_data[6] = single_all_control;
    f166:	4b35      	ldr	r3, [pc, #212]	; (f23c <save_orientation_controls_remote_esc+0x134>)
    f168:	781a      	ldrb	r2, [r3, #0]
    f16a:	4b2d      	ldr	r3, [pc, #180]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f16c:	719a      	strb	r2, [r3, #6]
	eeprom_data[7] = single_head_control;
    f16e:	4b34      	ldr	r3, [pc, #208]	; (f240 <save_orientation_controls_remote_esc+0x138>)
    f170:	781a      	ldrb	r2, [r3, #0]
    f172:	4b2b      	ldr	r3, [pc, #172]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f174:	71da      	strb	r2, [r3, #7]
	eeprom_data[8] = single_side_control;
    f176:	4b33      	ldr	r3, [pc, #204]	; (f244 <save_orientation_controls_remote_esc+0x13c>)
    f178:	781a      	ldrb	r2, [r3, #0]
    f17a:	4b29      	ldr	r3, [pc, #164]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f17c:	721a      	strb	r2, [r3, #8]
	eeprom_data[9] = single_up_control;
    f17e:	4b32      	ldr	r3, [pc, #200]	; (f248 <save_orientation_controls_remote_esc+0x140>)
    f180:	781a      	ldrb	r2, [r3, #0]
    f182:	4b27      	ldr	r3, [pc, #156]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f184:	725a      	strb	r2, [r3, #9]
	eeprom_data[10] = single_down_control;
    f186:	4b31      	ldr	r3, [pc, #196]	; (f24c <save_orientation_controls_remote_esc+0x144>)
    f188:	781a      	ldrb	r2, [r3, #0]
    f18a:	4b25      	ldr	r3, [pc, #148]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f18c:	729a      	strb	r2, [r3, #10]
	eeprom_data[11] = dual_aux_control;
    f18e:	4b30      	ldr	r3, [pc, #192]	; (f250 <save_orientation_controls_remote_esc+0x148>)
    f190:	781a      	ldrb	r2, [r3, #0]
    f192:	4b23      	ldr	r3, [pc, #140]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f194:	72da      	strb	r2, [r3, #11]
	eeprom_data[12] = dual_all_control;
    f196:	4b2f      	ldr	r3, [pc, #188]	; (f254 <save_orientation_controls_remote_esc+0x14c>)
    f198:	781a      	ldrb	r2, [r3, #0]
    f19a:	4b21      	ldr	r3, [pc, #132]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f19c:	731a      	strb	r2, [r3, #12]
	eeprom_data[13] = dual_head_control;
    f19e:	4b2e      	ldr	r3, [pc, #184]	; (f258 <save_orientation_controls_remote_esc+0x150>)
    f1a0:	781a      	ldrb	r2, [r3, #0]
    f1a2:	4b1f      	ldr	r3, [pc, #124]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1a4:	735a      	strb	r2, [r3, #13]
	eeprom_data[14] = dual_side_control;
    f1a6:	4b2d      	ldr	r3, [pc, #180]	; (f25c <save_orientation_controls_remote_esc+0x154>)
    f1a8:	781a      	ldrb	r2, [r3, #0]
    f1aa:	4b1d      	ldr	r3, [pc, #116]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1ac:	739a      	strb	r2, [r3, #14]
	eeprom_data[15] = dual_up_control;
    f1ae:	4b2c      	ldr	r3, [pc, #176]	; (f260 <save_orientation_controls_remote_esc+0x158>)
    f1b0:	781a      	ldrb	r2, [r3, #0]
    f1b2:	4b1b      	ldr	r3, [pc, #108]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1b4:	73da      	strb	r2, [r3, #15]
	eeprom_data[16] = dual_down_control;
    f1b6:	4b2b      	ldr	r3, [pc, #172]	; (f264 <save_orientation_controls_remote_esc+0x15c>)
    f1b8:	781a      	ldrb	r2, [r3, #0]
    f1ba:	4b19      	ldr	r3, [pc, #100]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1bc:	741a      	strb	r2, [r3, #16]

	eeprom_data[17] = ((remote_type << 4) | (button_type & 0x0F));
    f1be:	4b2a      	ldr	r3, [pc, #168]	; (f268 <save_orientation_controls_remote_esc+0x160>)
    f1c0:	781b      	ldrb	r3, [r3, #0]
    f1c2:	011b      	lsls	r3, r3, #4
    f1c4:	b25a      	sxtb	r2, r3
    f1c6:	4b29      	ldr	r3, [pc, #164]	; (f26c <save_orientation_controls_remote_esc+0x164>)
    f1c8:	781b      	ldrb	r3, [r3, #0]
    f1ca:	b25b      	sxtb	r3, r3
    f1cc:	210f      	movs	r1, #15
    f1ce:	400b      	ands	r3, r1
    f1d0:	b25b      	sxtb	r3, r3
    f1d2:	4313      	orrs	r3, r2
    f1d4:	b25b      	sxtb	r3, r3
    f1d6:	b2da      	uxtb	r2, r3
    f1d8:	4b11      	ldr	r3, [pc, #68]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1da:	745a      	strb	r2, [r3, #17]
	eeprom_data[18] = deadzone;
    f1dc:	4b24      	ldr	r3, [pc, #144]	; (f270 <save_orientation_controls_remote_esc+0x168>)
    f1de:	781a      	ldrb	r2, [r3, #0]
    f1e0:	4b0f      	ldr	r3, [pc, #60]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1e2:	749a      	strb	r2, [r3, #18]
	
	eeprom_data[19] = esc_fw;
    f1e4:	4b23      	ldr	r3, [pc, #140]	; (f274 <save_orientation_controls_remote_esc+0x16c>)
    f1e6:	781a      	ldrb	r2, [r3, #0]
    f1e8:	4b0d      	ldr	r3, [pc, #52]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f1ea:	74da      	strb	r2, [r3, #19]
	eeprom_data[20] = ((esc_comms << 4) | (UART_baud & 0x0F));//*/
    f1ec:	4b22      	ldr	r3, [pc, #136]	; (f278 <save_orientation_controls_remote_esc+0x170>)
    f1ee:	781b      	ldrb	r3, [r3, #0]
    f1f0:	011b      	lsls	r3, r3, #4
    f1f2:	b25a      	sxtb	r2, r3
    f1f4:	4b21      	ldr	r3, [pc, #132]	; (f27c <save_orientation_controls_remote_esc+0x174>)
    f1f6:	781b      	ldrb	r3, [r3, #0]
    f1f8:	b25b      	sxtb	r3, r3
    f1fa:	210f      	movs	r1, #15
    f1fc:	400b      	ands	r3, r1
    f1fe:	b25b      	sxtb	r3, r3
    f200:	4313      	orrs	r3, r2
    f202:	b25b      	sxtb	r3, r3
    f204:	b2da      	uxtb	r2, r3
    f206:	4b06      	ldr	r3, [pc, #24]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f208:	751a      	strb	r2, [r3, #20]

	//Write EEPROM data
	eeprom_emulator_write_page(3, eeprom_data);
    f20a:	4b05      	ldr	r3, [pc, #20]	; (f220 <save_orientation_controls_remote_esc+0x118>)
    f20c:	0019      	movs	r1, r3
    f20e:	2003      	movs	r0, #3
    f210:	4b1b      	ldr	r3, [pc, #108]	; (f280 <save_orientation_controls_remote_esc+0x178>)
    f212:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    f214:	4b1b      	ldr	r3, [pc, #108]	; (f284 <save_orientation_controls_remote_esc+0x17c>)
    f216:	4798      	blx	r3
}
    f218:	46c0      	nop			; (mov r8, r8)
    f21a:	46bd      	mov	sp, r7
    f21c:	b002      	add	sp, #8
    f21e:	bd80      	pop	{r7, pc}
    f220:	200009e0 	.word	0x200009e0
    f224:	20000004 	.word	0x20000004
    f228:	20000375 	.word	0x20000375
    f22c:	20000376 	.word	0x20000376
    f230:	20000378 	.word	0x20000378
    f234:	20000379 	.word	0x20000379
    f238:	2000037a 	.word	0x2000037a
    f23c:	2000037b 	.word	0x2000037b
    f240:	2000037c 	.word	0x2000037c
    f244:	2000037d 	.word	0x2000037d
    f248:	2000037e 	.word	0x2000037e
    f24c:	2000037f 	.word	0x2000037f
    f250:	20000380 	.word	0x20000380
    f254:	20000381 	.word	0x20000381
    f258:	20000382 	.word	0x20000382
    f25c:	20000383 	.word	0x20000383
    f260:	20000384 	.word	0x20000384
    f264:	20000385 	.word	0x20000385
    f268:	20000308 	.word	0x20000308
    f26c:	20000309 	.word	0x20000309
    f270:	20000018 	.word	0x20000018
    f274:	2000001a 	.word	0x2000001a
    f278:	20000310 	.word	0x20000310
    f27c:	20000311 	.word	0x20000311
    f280:	0000882d 	.word	0x0000882d
    f284:	000089d5 	.word	0x000089d5

0000f288 <restore_orientation_controls_remote_esc>:

void restore_orientation_controls_remote_esc()
{
    f288:	b580      	push	{r7, lr}
    f28a:	af00      	add	r7, sp, #0
	eeprom_emulator_read_page(3, eeprom_data);
    f28c:	4b68      	ldr	r3, [pc, #416]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f28e:	0019      	movs	r1, r3
    f290:	2003      	movs	r0, #3
    f292:	4b68      	ldr	r3, [pc, #416]	; (f434 <restore_orientation_controls_remote_esc+0x1ac>)
    f294:	4798      	blx	r3

	// If EEPROM has not been written, configure with default values then write them
	if(eeprom_data[0] == 0xFF && eeprom_data[1] == 0xFF) {
    f296:	4b66      	ldr	r3, [pc, #408]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f298:	781b      	ldrb	r3, [r3, #0]
    f29a:	2bff      	cmp	r3, #255	; 0xff
    f29c:	d14e      	bne.n	f33c <restore_orientation_controls_remote_esc+0xb4>
    f29e:	4b64      	ldr	r3, [pc, #400]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f2a0:	785b      	ldrb	r3, [r3, #1]
    f2a2:	2bff      	cmp	r3, #255	; 0xff
    f2a4:	d14a      	bne.n	f33c <restore_orientation_controls_remote_esc+0xb4>
		ORIENTATION[0] = 1; // Connectors up
    f2a6:	4b64      	ldr	r3, [pc, #400]	; (f438 <restore_orientation_controls_remote_esc+0x1b0>)
    f2a8:	2201      	movs	r2, #1
    f2aa:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = 6; // Power front
    f2ac:	4b62      	ldr	r3, [pc, #392]	; (f438 <restore_orientation_controls_remote_esc+0x1b0>)
    f2ae:	2206      	movs	r2, #6
    f2b0:	705a      	strb	r2, [r3, #1]

		AUX_ENABLED = 0; // Aux disabled
    f2b2:	4b62      	ldr	r3, [pc, #392]	; (f43c <restore_orientation_controls_remote_esc+0x1b4>)
    f2b4:	2200      	movs	r2, #0
    f2b6:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = 0; // Turn disabled
    f2b8:	4b61      	ldr	r3, [pc, #388]	; (f440 <restore_orientation_controls_remote_esc+0x1b8>)
    f2ba:	2200      	movs	r2, #0
    f2bc:	701a      	strb	r2, [r3, #0]
		auxControlType = AUX_MOMENTARY;
    f2be:	4b61      	ldr	r3, [pc, #388]	; (f444 <restore_orientation_controls_remote_esc+0x1bc>)
    f2c0:	2200      	movs	r2, #0
    f2c2:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = 10; // 1 second
    f2c4:	4b60      	ldr	r3, [pc, #384]	; (f448 <restore_orientation_controls_remote_esc+0x1c0>)
    f2c6:	220a      	movs	r2, #10
    f2c8:	701a      	strb	r2, [r3, #0]
		single_aux_control = PRESS_NONE;
    f2ca:	4b60      	ldr	r3, [pc, #384]	; (f44c <restore_orientation_controls_remote_esc+0x1c4>)
    f2cc:	2200      	movs	r2, #0
    f2ce:	701a      	strb	r2, [r3, #0]
		single_all_control = SINGLE_TAP;
    f2d0:	4b5f      	ldr	r3, [pc, #380]	; (f450 <restore_orientation_controls_remote_esc+0x1c8>)
    f2d2:	2201      	movs	r2, #1
    f2d4:	701a      	strb	r2, [r3, #0]
		single_head_control = MEDIUM_PRESS;
    f2d6:	4b5f      	ldr	r3, [pc, #380]	; (f454 <restore_orientation_controls_remote_esc+0x1cc>)
    f2d8:	2206      	movs	r2, #6
    f2da:	701a      	strb	r2, [r3, #0]
		single_side_control = LONG_PRESS;
    f2dc:	4b5e      	ldr	r3, [pc, #376]	; (f458 <restore_orientation_controls_remote_esc+0x1d0>)
    f2de:	2207      	movs	r2, #7
    f2e0:	701a      	strb	r2, [r3, #0]
		single_up_control = DOUBLE_TAP;
    f2e2:	4b5e      	ldr	r3, [pc, #376]	; (f45c <restore_orientation_controls_remote_esc+0x1d4>)
    f2e4:	2202      	movs	r2, #2
    f2e6:	701a      	strb	r2, [r3, #0]
		single_down_control = TRIPLE_TAP;
    f2e8:	4b5d      	ldr	r3, [pc, #372]	; (f460 <restore_orientation_controls_remote_esc+0x1d8>)
    f2ea:	2203      	movs	r2, #3
    f2ec:	701a      	strb	r2, [r3, #0]
		dual_aux_control = PRESS_NONE;
    f2ee:	4b5d      	ldr	r3, [pc, #372]	; (f464 <restore_orientation_controls_remote_esc+0x1dc>)
    f2f0:	2200      	movs	r2, #0
    f2f2:	701a      	strb	r2, [r3, #0]
		dual_all_control = SINGLE_TAP;
    f2f4:	4b5c      	ldr	r3, [pc, #368]	; (f468 <restore_orientation_controls_remote_esc+0x1e0>)
    f2f6:	2201      	movs	r2, #1
    f2f8:	701a      	strb	r2, [r3, #0]
		dual_head_control = MEDIUM_PRESS;
    f2fa:	4b5c      	ldr	r3, [pc, #368]	; (f46c <restore_orientation_controls_remote_esc+0x1e4>)
    f2fc:	2206      	movs	r2, #6
    f2fe:	701a      	strb	r2, [r3, #0]
		dual_side_control = LONG_PRESS;
    f300:	4b5b      	ldr	r3, [pc, #364]	; (f470 <restore_orientation_controls_remote_esc+0x1e8>)
    f302:	2207      	movs	r2, #7
    f304:	701a      	strb	r2, [r3, #0]
		dual_up_control =  RIGHT_TAP;
    f306:	4b5b      	ldr	r3, [pc, #364]	; (f474 <restore_orientation_controls_remote_esc+0x1ec>)
    f308:	2205      	movs	r2, #5
    f30a:	701a      	strb	r2, [r3, #0]
		dual_down_control = LEFT_TAP;
    f30c:	4b5a      	ldr	r3, [pc, #360]	; (f478 <restore_orientation_controls_remote_esc+0x1f0>)
    f30e:	2204      	movs	r2, #4
    f310:	701a      	strb	r2, [r3, #0]

		remote_type = 0;
    f312:	4b5a      	ldr	r3, [pc, #360]	; (f47c <restore_orientation_controls_remote_esc+0x1f4>)
    f314:	2200      	movs	r2, #0
    f316:	701a      	strb	r2, [r3, #0]
		deadzone = 10;
    f318:	4b59      	ldr	r3, [pc, #356]	; (f480 <restore_orientation_controls_remote_esc+0x1f8>)
    f31a:	220a      	movs	r2, #10
    f31c:	701a      	strb	r2, [r3, #0]
		button_type = 1;
    f31e:	4b59      	ldr	r3, [pc, #356]	; (f484 <restore_orientation_controls_remote_esc+0x1fc>)
    f320:	2201      	movs	r2, #1
    f322:	701a      	strb	r2, [r3, #0]

		esc_fw = FW_3v00; // Set 3.0 as the default FW to prevent bricking any ESCs
    f324:	4b58      	ldr	r3, [pc, #352]	; (f488 <restore_orientation_controls_remote_esc+0x200>)
    f326:	2201      	movs	r2, #1
    f328:	701a      	strb	r2, [r3, #0]
		esc_comms = 2;
    f32a:	4b58      	ldr	r3, [pc, #352]	; (f48c <restore_orientation_controls_remote_esc+0x204>)
    f32c:	2202      	movs	r2, #2
    f32e:	701a      	strb	r2, [r3, #0]
		UART_baud = 3;
    f330:	4b57      	ldr	r3, [pc, #348]	; (f490 <restore_orientation_controls_remote_esc+0x208>)
    f332:	2203      	movs	r2, #3
    f334:	701a      	strb	r2, [r3, #0]

		save_orientation_controls_remote_esc();
    f336:	4b57      	ldr	r3, [pc, #348]	; (f494 <restore_orientation_controls_remote_esc+0x20c>)
    f338:	4798      	blx	r3
    f33a:	e075      	b.n	f428 <restore_orientation_controls_remote_esc+0x1a0>
	}
	else { // else restore the stored data
		ORIENTATION[0] = eeprom_data[0];
    f33c:	4b3c      	ldr	r3, [pc, #240]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f33e:	781a      	ldrb	r2, [r3, #0]
    f340:	4b3d      	ldr	r3, [pc, #244]	; (f438 <restore_orientation_controls_remote_esc+0x1b0>)
    f342:	701a      	strb	r2, [r3, #0]
		ORIENTATION[1] = eeprom_data[1];
    f344:	4b3a      	ldr	r3, [pc, #232]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f346:	785a      	ldrb	r2, [r3, #1]
    f348:	4b3b      	ldr	r3, [pc, #236]	; (f438 <restore_orientation_controls_remote_esc+0x1b0>)
    f34a:	705a      	strb	r2, [r3, #1]

		AUX_ENABLED = (eeprom_data[2] & 0x02) >> 1;
    f34c:	4b38      	ldr	r3, [pc, #224]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f34e:	789b      	ldrb	r3, [r3, #2]
    f350:	105b      	asrs	r3, r3, #1
    f352:	2201      	movs	r2, #1
    f354:	4013      	ands	r3, r2
    f356:	1e5a      	subs	r2, r3, #1
    f358:	4193      	sbcs	r3, r2
    f35a:	b2da      	uxtb	r2, r3
    f35c:	4b37      	ldr	r3, [pc, #220]	; (f43c <restore_orientation_controls_remote_esc+0x1b4>)
    f35e:	701a      	strb	r2, [r3, #0]
		TURN_ENABLED = (eeprom_data[2] & 0x01);
    f360:	4b33      	ldr	r3, [pc, #204]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f362:	789b      	ldrb	r3, [r3, #2]
    f364:	001a      	movs	r2, r3
    f366:	2301      	movs	r3, #1
    f368:	4013      	ands	r3, r2
    f36a:	1e5a      	subs	r2, r3, #1
    f36c:	4193      	sbcs	r3, r2
    f36e:	b2da      	uxtb	r2, r3
    f370:	4b33      	ldr	r3, [pc, #204]	; (f440 <restore_orientation_controls_remote_esc+0x1b8>)
    f372:	701a      	strb	r2, [r3, #0]
		auxControlType = eeprom_data[3];
    f374:	4b2e      	ldr	r3, [pc, #184]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f376:	78da      	ldrb	r2, [r3, #3]
    f378:	4b32      	ldr	r3, [pc, #200]	; (f444 <restore_orientation_controls_remote_esc+0x1bc>)
    f37a:	701a      	strb	r2, [r3, #0]
		auxTimedDuration = eeprom_data[4];
    f37c:	4b2c      	ldr	r3, [pc, #176]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f37e:	791a      	ldrb	r2, [r3, #4]
    f380:	4b31      	ldr	r3, [pc, #196]	; (f448 <restore_orientation_controls_remote_esc+0x1c0>)
    f382:	701a      	strb	r2, [r3, #0]
		single_aux_control = eeprom_data[5];
    f384:	4b2a      	ldr	r3, [pc, #168]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f386:	795a      	ldrb	r2, [r3, #5]
    f388:	4b30      	ldr	r3, [pc, #192]	; (f44c <restore_orientation_controls_remote_esc+0x1c4>)
    f38a:	701a      	strb	r2, [r3, #0]
		single_all_control = eeprom_data[6];
    f38c:	4b28      	ldr	r3, [pc, #160]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f38e:	799a      	ldrb	r2, [r3, #6]
    f390:	4b2f      	ldr	r3, [pc, #188]	; (f450 <restore_orientation_controls_remote_esc+0x1c8>)
    f392:	701a      	strb	r2, [r3, #0]
		single_head_control = eeprom_data[7];
    f394:	4b26      	ldr	r3, [pc, #152]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f396:	79da      	ldrb	r2, [r3, #7]
    f398:	4b2e      	ldr	r3, [pc, #184]	; (f454 <restore_orientation_controls_remote_esc+0x1cc>)
    f39a:	701a      	strb	r2, [r3, #0]
		single_side_control = eeprom_data[8];
    f39c:	4b24      	ldr	r3, [pc, #144]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f39e:	7a1a      	ldrb	r2, [r3, #8]
    f3a0:	4b2d      	ldr	r3, [pc, #180]	; (f458 <restore_orientation_controls_remote_esc+0x1d0>)
    f3a2:	701a      	strb	r2, [r3, #0]
		single_up_control = eeprom_data[9];
    f3a4:	4b22      	ldr	r3, [pc, #136]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3a6:	7a5a      	ldrb	r2, [r3, #9]
    f3a8:	4b2c      	ldr	r3, [pc, #176]	; (f45c <restore_orientation_controls_remote_esc+0x1d4>)
    f3aa:	701a      	strb	r2, [r3, #0]
		single_down_control = eeprom_data[10];
    f3ac:	4b20      	ldr	r3, [pc, #128]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3ae:	7a9a      	ldrb	r2, [r3, #10]
    f3b0:	4b2b      	ldr	r3, [pc, #172]	; (f460 <restore_orientation_controls_remote_esc+0x1d8>)
    f3b2:	701a      	strb	r2, [r3, #0]
		dual_aux_control = eeprom_data[11];
    f3b4:	4b1e      	ldr	r3, [pc, #120]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3b6:	7ada      	ldrb	r2, [r3, #11]
    f3b8:	4b2a      	ldr	r3, [pc, #168]	; (f464 <restore_orientation_controls_remote_esc+0x1dc>)
    f3ba:	701a      	strb	r2, [r3, #0]
		dual_all_control = eeprom_data[12];
    f3bc:	4b1c      	ldr	r3, [pc, #112]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3be:	7b1a      	ldrb	r2, [r3, #12]
    f3c0:	4b29      	ldr	r3, [pc, #164]	; (f468 <restore_orientation_controls_remote_esc+0x1e0>)
    f3c2:	701a      	strb	r2, [r3, #0]
		dual_head_control = eeprom_data[13];
    f3c4:	4b1a      	ldr	r3, [pc, #104]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3c6:	7b5a      	ldrb	r2, [r3, #13]
    f3c8:	4b28      	ldr	r3, [pc, #160]	; (f46c <restore_orientation_controls_remote_esc+0x1e4>)
    f3ca:	701a      	strb	r2, [r3, #0]
		dual_side_control = eeprom_data[14];
    f3cc:	4b18      	ldr	r3, [pc, #96]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3ce:	7b9a      	ldrb	r2, [r3, #14]
    f3d0:	4b27      	ldr	r3, [pc, #156]	; (f470 <restore_orientation_controls_remote_esc+0x1e8>)
    f3d2:	701a      	strb	r2, [r3, #0]
		dual_up_control = eeprom_data[15];
    f3d4:	4b16      	ldr	r3, [pc, #88]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3d6:	7bda      	ldrb	r2, [r3, #15]
    f3d8:	4b26      	ldr	r3, [pc, #152]	; (f474 <restore_orientation_controls_remote_esc+0x1ec>)
    f3da:	701a      	strb	r2, [r3, #0]
		dual_down_control = eeprom_data[16];
    f3dc:	4b14      	ldr	r3, [pc, #80]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3de:	7c1a      	ldrb	r2, [r3, #16]
    f3e0:	4b25      	ldr	r3, [pc, #148]	; (f478 <restore_orientation_controls_remote_esc+0x1f0>)
    f3e2:	701a      	strb	r2, [r3, #0]

		remote_type = ((eeprom_data[17]&0xF0)>>4);
    f3e4:	4b12      	ldr	r3, [pc, #72]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3e6:	7c5b      	ldrb	r3, [r3, #17]
    f3e8:	091b      	lsrs	r3, r3, #4
    f3ea:	b2da      	uxtb	r2, r3
    f3ec:	4b23      	ldr	r3, [pc, #140]	; (f47c <restore_orientation_controls_remote_esc+0x1f4>)
    f3ee:	701a      	strb	r2, [r3, #0]
		button_type = (eeprom_data[17]&0x0F);
    f3f0:	4b0f      	ldr	r3, [pc, #60]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f3f2:	7c5b      	ldrb	r3, [r3, #17]
    f3f4:	220f      	movs	r2, #15
    f3f6:	4013      	ands	r3, r2
    f3f8:	b2da      	uxtb	r2, r3
    f3fa:	4b22      	ldr	r3, [pc, #136]	; (f484 <restore_orientation_controls_remote_esc+0x1fc>)
    f3fc:	701a      	strb	r2, [r3, #0]
		deadzone = eeprom_data[18];
    f3fe:	4b0c      	ldr	r3, [pc, #48]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f400:	7c9a      	ldrb	r2, [r3, #18]
    f402:	4b1f      	ldr	r3, [pc, #124]	; (f480 <restore_orientation_controls_remote_esc+0x1f8>)
    f404:	701a      	strb	r2, [r3, #0]

		esc_fw = eeprom_data[19];
    f406:	4b0a      	ldr	r3, [pc, #40]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f408:	7cda      	ldrb	r2, [r3, #19]
    f40a:	4b1f      	ldr	r3, [pc, #124]	; (f488 <restore_orientation_controls_remote_esc+0x200>)
    f40c:	701a      	strb	r2, [r3, #0]
		esc_comms = ((eeprom_data[20]&0xF0)>>4);
    f40e:	4b08      	ldr	r3, [pc, #32]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f410:	7d1b      	ldrb	r3, [r3, #20]
    f412:	091b      	lsrs	r3, r3, #4
    f414:	b2da      	uxtb	r2, r3
    f416:	4b1d      	ldr	r3, [pc, #116]	; (f48c <restore_orientation_controls_remote_esc+0x204>)
    f418:	701a      	strb	r2, [r3, #0]
		UART_baud = (eeprom_data[20]&0x0F);//*/
    f41a:	4b05      	ldr	r3, [pc, #20]	; (f430 <restore_orientation_controls_remote_esc+0x1a8>)
    f41c:	7d1b      	ldrb	r3, [r3, #20]
    f41e:	220f      	movs	r2, #15
    f420:	4013      	ands	r3, r2
    f422:	b2da      	uxtb	r2, r3
    f424:	4b1a      	ldr	r3, [pc, #104]	; (f490 <restore_orientation_controls_remote_esc+0x208>)
    f426:	701a      	strb	r2, [r3, #0]
	}
}
    f428:	46c0      	nop			; (mov r8, r8)
    f42a:	46bd      	mov	sp, r7
    f42c:	bd80      	pop	{r7, pc}
    f42e:	46c0      	nop			; (mov r8, r8)
    f430:	200009e0 	.word	0x200009e0
    f434:	00008939 	.word	0x00008939
    f438:	20000004 	.word	0x20000004
    f43c:	20000375 	.word	0x20000375
    f440:	20000376 	.word	0x20000376
    f444:	20000378 	.word	0x20000378
    f448:	20000379 	.word	0x20000379
    f44c:	2000037a 	.word	0x2000037a
    f450:	2000037b 	.word	0x2000037b
    f454:	2000037c 	.word	0x2000037c
    f458:	2000037d 	.word	0x2000037d
    f45c:	2000037e 	.word	0x2000037e
    f460:	2000037f 	.word	0x2000037f
    f464:	20000380 	.word	0x20000380
    f468:	20000381 	.word	0x20000381
    f46c:	20000382 	.word	0x20000382
    f470:	20000383 	.word	0x20000383
    f474:	20000384 	.word	0x20000384
    f478:	20000385 	.word	0x20000385
    f47c:	20000308 	.word	0x20000308
    f480:	20000018 	.word	0x20000018
    f484:	20000309 	.word	0x20000309
    f488:	2000001a 	.word	0x2000001a
    f48c:	20000310 	.word	0x20000310
    f490:	20000311 	.word	0x20000311
    f494:	0000f109 	.word	0x0000f109

0000f498 <configure_ble_usart>:
struct ble_packet ble_recieve_packet;


// Configure SERCOM5 as USART for BLE module
void configure_ble_usart(int baud)
{
    f498:	b580      	push	{r7, lr}
    f49a:	b092      	sub	sp, #72	; 0x48
    f49c:	af00      	add	r7, sp, #0
    f49e:	6078      	str	r0, [r7, #4]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    f4a0:	2308      	movs	r3, #8
    f4a2:	18fb      	adds	r3, r7, r3
    f4a4:	0018      	movs	r0, r3
    f4a6:	4b17      	ldr	r3, [pc, #92]	; (f504 <configure_ble_usart+0x6c>)
    f4a8:	4798      	blx	r3
	config_usart.baudrate    = baud;
    f4aa:	687a      	ldr	r2, [r7, #4]
    f4ac:	2308      	movs	r3, #8
    f4ae:	18fb      	adds	r3, r7, r3
    f4b0:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    f4b2:	2308      	movs	r3, #8
    f4b4:	18fb      	adds	r3, r7, r3
    f4b6:	22c4      	movs	r2, #196	; 0xc4
    f4b8:	0392      	lsls	r2, r2, #14
    f4ba:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    f4bc:	2308      	movs	r3, #8
    f4be:	18fb      	adds	r3, r7, r3
    f4c0:	2201      	movs	r2, #1
    f4c2:	4252      	negs	r2, r2
    f4c4:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    f4c6:	2308      	movs	r3, #8
    f4c8:	18fb      	adds	r3, r7, r3
    f4ca:	2201      	movs	r2, #1
    f4cc:	4252      	negs	r2, r2
    f4ce:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_PA20C_SERCOM5_PAD2;
    f4d0:	2308      	movs	r3, #8
    f4d2:	18fb      	adds	r3, r7, r3
    f4d4:	4a0c      	ldr	r2, [pc, #48]	; (f508 <configure_ble_usart+0x70>)
    f4d6:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PA21C_SERCOM5_PAD3;
    f4d8:	2308      	movs	r3, #8
    f4da:	18fb      	adds	r3, r7, r3
    f4dc:	4a0b      	ldr	r2, [pc, #44]	; (f50c <configure_ble_usart+0x74>)
    f4de:	63da      	str	r2, [r3, #60]	; 0x3c
	while (usart_init(&ble_usart,SERCOM5, &config_usart) != STATUS_OK)
    f4e0:	46c0      	nop			; (mov r8, r8)
    f4e2:	2308      	movs	r3, #8
    f4e4:	18fa      	adds	r2, r7, r3
    f4e6:	490a      	ldr	r1, [pc, #40]	; (f510 <configure_ble_usart+0x78>)
    f4e8:	4b0a      	ldr	r3, [pc, #40]	; (f514 <configure_ble_usart+0x7c>)
    f4ea:	0018      	movs	r0, r3
    f4ec:	4b0a      	ldr	r3, [pc, #40]	; (f518 <configure_ble_usart+0x80>)
    f4ee:	4798      	blx	r3
    f4f0:	1e03      	subs	r3, r0, #0
    f4f2:	d1f6      	bne.n	f4e2 <configure_ble_usart+0x4a>
	{}
	usart_enable(&ble_usart);
    f4f4:	4b07      	ldr	r3, [pc, #28]	; (f514 <configure_ble_usart+0x7c>)
    f4f6:	0018      	movs	r0, r3
    f4f8:	4b08      	ldr	r3, [pc, #32]	; (f51c <configure_ble_usart+0x84>)
    f4fa:	4798      	blx	r3
}
    f4fc:	46c0      	nop			; (mov r8, r8)
    f4fe:	46bd      	mov	sp, r7
    f500:	b012      	add	sp, #72	; 0x48
    f502:	bd80      	pop	{r7, pc}
    f504:	0000918d 	.word	0x0000918d
    f508:	00140002 	.word	0x00140002
    f50c:	00150002 	.word	0x00150002
    f510:	42001c00 	.word	0x42001c00
    f514:	200004a0 	.word	0x200004a0
    f518:	000060e5 	.word	0x000060e5
    f51c:	0000924d 	.word	0x0000924d

0000f520 <configure_BLE_module>:

void configure_BLE_module()
{
    f520:	b590      	push	{r4, r7, lr}
    f522:	b09b      	sub	sp, #108	; 0x6c
    f524:	af00      	add	r7, sp, #0
	int baud = 0;
    f526:	2300      	movs	r3, #0
    f528:	667b      	str	r3, [r7, #100]	; 0x64
	int bauds[5] = {9600, 19200, 38400, 57600, 115200};
    f52a:	232c      	movs	r3, #44	; 0x2c
    f52c:	18fb      	adds	r3, r7, r3
    f52e:	4a75      	ldr	r2, [pc, #468]	; (f704 <configure_BLE_module+0x1e4>)
    f530:	ca13      	ldmia	r2!, {r0, r1, r4}
    f532:	c313      	stmia	r3!, {r0, r1, r4}
    f534:	ca03      	ldmia	r2!, {r0, r1}
    f536:	c303      	stmia	r3!, {r0, r1}
	while(1){
		configure_ble_usart(bauds[baud]);
    f538:	232c      	movs	r3, #44	; 0x2c
    f53a:	18fb      	adds	r3, r7, r3
    f53c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    f53e:	0092      	lsls	r2, r2, #2
    f540:	58d3      	ldr	r3, [r2, r3]
    f542:	0018      	movs	r0, r3
    f544:	4b70      	ldr	r3, [pc, #448]	; (f708 <configure_BLE_module+0x1e8>)
    f546:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
    f548:	4970      	ldr	r1, [pc, #448]	; (f70c <configure_BLE_module+0x1ec>)
    f54a:	4b71      	ldr	r3, [pc, #452]	; (f710 <configure_BLE_module+0x1f0>)
    f54c:	2213      	movs	r2, #19
    f54e:	0018      	movs	r0, r3
    f550:	4b70      	ldr	r3, [pc, #448]	; (f714 <configure_BLE_module+0x1f4>)
    f552:	4798      	blx	r3

		baud += 1;
    f554:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f556:	3301      	adds	r3, #1
    f558:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud > 4)
    f55a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    f55c:	2b04      	cmp	r3, #4
    f55e:	dd01      	ble.n	f564 <configure_BLE_module+0x44>
		baud = 0;
    f560:	2300      	movs	r3, #0
    f562:	667b      	str	r3, [r7, #100]	; 0x64
		
		for(int i = 0; i < 10000; ++i);
    f564:	2300      	movs	r3, #0
    f566:	663b      	str	r3, [r7, #96]	; 0x60
    f568:	e002      	b.n	f570 <configure_BLE_module+0x50>
    f56a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    f56c:	3301      	adds	r3, #1
    f56e:	663b      	str	r3, [r7, #96]	; 0x60
    f570:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    f572:	4a69      	ldr	r2, [pc, #420]	; (f718 <configure_BLE_module+0x1f8>)
    f574:	4293      	cmp	r3, r2
    f576:	ddf8      	ble.n	f56a <configure_BLE_module+0x4a>
		else if(BLE_BAUD == 38400)
		strcpy(string1,"AT+BAUD2");
		else if(BLE_BAUD == 57600)
		strcpy(string1,"AT+BAUD3");
		else if(BLE_BAUD == 115200)
		strcpy(string1,"AT+BAUD4");
    f578:	2324      	movs	r3, #36	; 0x24
    f57a:	18fb      	adds	r3, r7, r3
    f57c:	4a67      	ldr	r2, [pc, #412]	; (f71c <configure_BLE_module+0x1fc>)
    f57e:	ca03      	ldmia	r2!, {r0, r1}
    f580:	c303      	stmia	r3!, {r0, r1}
    f582:	7812      	ldrb	r2, [r2, #0]
    f584:	701a      	strb	r2, [r3, #0]
		OK_EXPECTED = true;
    f586:	4b66      	ldr	r3, [pc, #408]	; (f720 <configure_BLE_module+0x200>)
    f588:	2201      	movs	r2, #1
    f58a:	701a      	strb	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string1, sizeof(string1))!=STATUS_OK){}
    f58c:	46c0      	nop			; (mov r8, r8)
    f58e:	2324      	movs	r3, #36	; 0x24
    f590:	18f9      	adds	r1, r7, r3
    f592:	4b5f      	ldr	r3, [pc, #380]	; (f710 <configure_BLE_module+0x1f0>)
    f594:	2208      	movs	r2, #8
    f596:	0018      	movs	r0, r3
    f598:	4b62      	ldr	r3, [pc, #392]	; (f724 <configure_BLE_module+0x204>)
    f59a:	4798      	blx	r3
    f59c:	1e03      	subs	r3, r0, #0
    f59e:	d1f6      	bne.n	f58e <configure_BLE_module+0x6e>
		for(int i = 0; i < 25000; ++i);
    f5a0:	2300      	movs	r3, #0
    f5a2:	65fb      	str	r3, [r7, #92]	; 0x5c
    f5a4:	e002      	b.n	f5ac <configure_BLE_module+0x8c>
    f5a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    f5a8:	3301      	adds	r3, #1
    f5aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    f5ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    f5ae:	4a5e      	ldr	r2, [pc, #376]	; (f728 <configure_BLE_module+0x208>)
    f5b0:	4293      	cmp	r3, r2
    f5b2:	ddf8      	ble.n	f5a6 <configure_BLE_module+0x86>
		
		OK_EXPECTED = true;
    f5b4:	4b5a      	ldr	r3, [pc, #360]	; (f720 <configure_BLE_module+0x200>)
    f5b6:	2201      	movs	r2, #1
    f5b8:	701a      	strb	r2, [r3, #0]
		uint8_t string2[14] = "AT+NAMETelTail";
    f5ba:	2314      	movs	r3, #20
    f5bc:	18fb      	adds	r3, r7, r3
    f5be:	4a5b      	ldr	r2, [pc, #364]	; (f72c <configure_BLE_module+0x20c>)
    f5c0:	ca13      	ldmia	r2!, {r0, r1, r4}
    f5c2:	c313      	stmia	r3!, {r0, r1, r4}
    f5c4:	8812      	ldrh	r2, [r2, #0]
    f5c6:	801a      	strh	r2, [r3, #0]
		while(usart_write_buffer_wait(&ble_usart, string2, sizeof(string2))!=STATUS_OK){}
    f5c8:	46c0      	nop			; (mov r8, r8)
    f5ca:	2314      	movs	r3, #20
    f5cc:	18f9      	adds	r1, r7, r3
    f5ce:	4b50      	ldr	r3, [pc, #320]	; (f710 <configure_BLE_module+0x1f0>)
    f5d0:	220e      	movs	r2, #14
    f5d2:	0018      	movs	r0, r3
    f5d4:	4b53      	ldr	r3, [pc, #332]	; (f724 <configure_BLE_module+0x204>)
    f5d6:	4798      	blx	r3
    f5d8:	1e03      	subs	r3, r0, #0
    f5da:	d1f6      	bne.n	f5ca <configure_BLE_module+0xaa>
		for(int i = 0; i < 25000; ++i);
    f5dc:	2300      	movs	r3, #0
    f5de:	65bb      	str	r3, [r7, #88]	; 0x58
    f5e0:	e002      	b.n	f5e8 <configure_BLE_module+0xc8>
    f5e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    f5e4:	3301      	adds	r3, #1
    f5e6:	65bb      	str	r3, [r7, #88]	; 0x58
    f5e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    f5ea:	4a4f      	ldr	r2, [pc, #316]	; (f728 <configure_BLE_module+0x208>)
    f5ec:	4293      	cmp	r3, r2
    f5ee:	ddf8      	ble.n	f5e2 <configure_BLE_module+0xc2>
		
		OK_EXPECTED = true;
    f5f0:	4b4b      	ldr	r3, [pc, #300]	; (f720 <configure_BLE_module+0x200>)
    f5f2:	2201      	movs	r2, #1
    f5f4:	701a      	strb	r2, [r3, #0]
		uint8_t string3[8] = "AT+POWE3"; // Default = 2
    f5f6:	230c      	movs	r3, #12
    f5f8:	18fb      	adds	r3, r7, r3
    f5fa:	4a4d      	ldr	r2, [pc, #308]	; (f730 <configure_BLE_module+0x210>)
    f5fc:	ca03      	ldmia	r2!, {r0, r1}
    f5fe:	c303      	stmia	r3!, {r0, r1}
		while(usart_write_buffer_wait(&ble_usart, string3, sizeof(string3))!=STATUS_OK){}
    f600:	46c0      	nop			; (mov r8, r8)
    f602:	230c      	movs	r3, #12
    f604:	18f9      	adds	r1, r7, r3
    f606:	4b42      	ldr	r3, [pc, #264]	; (f710 <configure_BLE_module+0x1f0>)
    f608:	2208      	movs	r2, #8
    f60a:	0018      	movs	r0, r3
    f60c:	4b45      	ldr	r3, [pc, #276]	; (f724 <configure_BLE_module+0x204>)
    f60e:	4798      	blx	r3
    f610:	1e03      	subs	r3, r0, #0
    f612:	d1f6      	bne.n	f602 <configure_BLE_module+0xe2>
		for(int i = 0; i < 25000; ++i);
    f614:	2300      	movs	r3, #0
    f616:	657b      	str	r3, [r7, #84]	; 0x54
    f618:	e002      	b.n	f620 <configure_BLE_module+0x100>
    f61a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    f61c:	3301      	adds	r3, #1
    f61e:	657b      	str	r3, [r7, #84]	; 0x54
    f620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    f622:	4a41      	ldr	r2, [pc, #260]	; (f728 <configure_BLE_module+0x208>)
    f624:	4293      	cmp	r3, r2
    f626:	ddf8      	ble.n	f61a <configure_BLE_module+0xfa>
		
		read_ble_packet();
    f628:	4b42      	ldr	r3, [pc, #264]	; (f734 <configure_BLE_module+0x214>)
    f62a:	4798      	blx	r3
		if(!BLE_CONFIGURED){
    f62c:	4b42      	ldr	r3, [pc, #264]	; (f738 <configure_BLE_module+0x218>)
    f62e:	781b      	ldrb	r3, [r3, #0]
    f630:	2201      	movs	r2, #1
    f632:	4053      	eors	r3, r2
    f634:	b2db      	uxtb	r3, r3
    f636:	2b00      	cmp	r3, #0
    f638:	d00e      	beq.n	f658 <configure_BLE_module+0x138>
			usart_disable(&ble_usart);
    f63a:	4b35      	ldr	r3, [pc, #212]	; (f710 <configure_BLE_module+0x1f0>)
    f63c:	0018      	movs	r0, r3
    f63e:	4b3f      	ldr	r3, [pc, #252]	; (f73c <configure_BLE_module+0x21c>)
    f640:	4798      	blx	r3
			for(int i = 0; i < 10000; ++i);
    f642:	2300      	movs	r3, #0
    f644:	653b      	str	r3, [r7, #80]	; 0x50
    f646:	e002      	b.n	f64e <configure_BLE_module+0x12e>
    f648:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    f64a:	3301      	adds	r3, #1
    f64c:	653b      	str	r3, [r7, #80]	; 0x50
    f64e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    f650:	4a31      	ldr	r2, [pc, #196]	; (f718 <configure_BLE_module+0x1f8>)
    f652:	4293      	cmp	r3, r2
    f654:	ddf8      	ble.n	f648 <configure_BLE_module+0x128>
	while(1){
    f656:	e76f      	b.n	f538 <configure_BLE_module+0x18>
		}
		else{
			uint8_t string4[8] = "AT+RESET";
    f658:	1d3b      	adds	r3, r7, #4
    f65a:	4a39      	ldr	r2, [pc, #228]	; (f740 <configure_BLE_module+0x220>)
    f65c:	ca03      	ldmia	r2!, {r0, r1}
    f65e:	c303      	stmia	r3!, {r0, r1}
			while(usart_write_buffer_wait(&ble_usart, string4, sizeof(string4))!=STATUS_OK){}
    f660:	46c0      	nop			; (mov r8, r8)
    f662:	1d39      	adds	r1, r7, #4
    f664:	4b2a      	ldr	r3, [pc, #168]	; (f710 <configure_BLE_module+0x1f0>)
    f666:	2208      	movs	r2, #8
    f668:	0018      	movs	r0, r3
    f66a:	4b2e      	ldr	r3, [pc, #184]	; (f724 <configure_BLE_module+0x204>)
    f66c:	4798      	blx	r3
    f66e:	1e03      	subs	r3, r0, #0
    f670:	d1f7      	bne.n	f662 <configure_BLE_module+0x142>
			for(int i = 0; i < 25000; ++i);
    f672:	2300      	movs	r3, #0
    f674:	64fb      	str	r3, [r7, #76]	; 0x4c
    f676:	e002      	b.n	f67e <configure_BLE_module+0x15e>
    f678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    f67a:	3301      	adds	r3, #1
    f67c:	64fb      	str	r3, [r7, #76]	; 0x4c
    f67e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    f680:	4a29      	ldr	r2, [pc, #164]	; (f728 <configure_BLE_module+0x208>)
    f682:	4293      	cmp	r3, r2
    f684:	ddf8      	ble.n	f678 <configure_BLE_module+0x158>
			usart_disable(&ble_usart);
    f686:	4b22      	ldr	r3, [pc, #136]	; (f710 <configure_BLE_module+0x1f0>)
    f688:	0018      	movs	r0, r3
    f68a:	4b2c      	ldr	r3, [pc, #176]	; (f73c <configure_BLE_module+0x21c>)
    f68c:	4798      	blx	r3
			for(int i = 0; i < 500000; ++i);
    f68e:	2300      	movs	r3, #0
    f690:	64bb      	str	r3, [r7, #72]	; 0x48
    f692:	e002      	b.n	f69a <configure_BLE_module+0x17a>
    f694:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f696:	3301      	adds	r3, #1
    f698:	64bb      	str	r3, [r7, #72]	; 0x48
    f69a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    f69c:	4a29      	ldr	r2, [pc, #164]	; (f744 <configure_BLE_module+0x224>)
    f69e:	4293      	cmp	r3, r2
    f6a0:	ddf8      	ble.n	f694 <configure_BLE_module+0x174>
			configure_ble_usart(BLE_BAUD);
    f6a2:	23e1      	movs	r3, #225	; 0xe1
    f6a4:	025b      	lsls	r3, r3, #9
    f6a6:	0018      	movs	r0, r3
    f6a8:	4b17      	ldr	r3, [pc, #92]	; (f708 <configure_BLE_module+0x1e8>)
    f6aa:	4798      	blx	r3
			for(int i = 0; i < 5000; ++i);
    f6ac:	2300      	movs	r3, #0
    f6ae:	647b      	str	r3, [r7, #68]	; 0x44
    f6b0:	e002      	b.n	f6b8 <configure_BLE_module+0x198>
    f6b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    f6b4:	3301      	adds	r3, #1
    f6b6:	647b      	str	r3, [r7, #68]	; 0x44
    f6b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    f6ba:	4a23      	ldr	r2, [pc, #140]	; (f748 <configure_BLE_module+0x228>)
    f6bc:	4293      	cmp	r3, r2
    f6be:	ddf8      	ble.n	f6b2 <configure_BLE_module+0x192>
			uint8_t string5[2] = "AT";
    f6c0:	003b      	movs	r3, r7
    f6c2:	4a22      	ldr	r2, [pc, #136]	; (f74c <configure_BLE_module+0x22c>)
    f6c4:	801a      	strh	r2, [r3, #0]
			while(usart_write_buffer_wait(&ble_usart, string5, sizeof(string5))!=STATUS_OK){}
    f6c6:	46c0      	nop			; (mov r8, r8)
    f6c8:	0039      	movs	r1, r7
    f6ca:	4b11      	ldr	r3, [pc, #68]	; (f710 <configure_BLE_module+0x1f0>)
    f6cc:	2202      	movs	r2, #2
    f6ce:	0018      	movs	r0, r3
    f6d0:	4b14      	ldr	r3, [pc, #80]	; (f724 <configure_BLE_module+0x204>)
    f6d2:	4798      	blx	r3
    f6d4:	1e03      	subs	r3, r0, #0
    f6d6:	d1f7      	bne.n	f6c8 <configure_BLE_module+0x1a8>
			for(int i = 0; i < 10000; ++i);
    f6d8:	2300      	movs	r3, #0
    f6da:	643b      	str	r3, [r7, #64]	; 0x40
    f6dc:	e002      	b.n	f6e4 <configure_BLE_module+0x1c4>
    f6de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    f6e0:	3301      	adds	r3, #1
    f6e2:	643b      	str	r3, [r7, #64]	; 0x40
    f6e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    f6e6:	4a0c      	ldr	r2, [pc, #48]	; (f718 <configure_BLE_module+0x1f8>)
    f6e8:	4293      	cmp	r3, r2
    f6ea:	ddf8      	ble.n	f6de <configure_BLE_module+0x1be>
			usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
    f6ec:	4907      	ldr	r1, [pc, #28]	; (f70c <configure_BLE_module+0x1ec>)
    f6ee:	4b08      	ldr	r3, [pc, #32]	; (f710 <configure_BLE_module+0x1f0>)
    f6f0:	2213      	movs	r2, #19
    f6f2:	0018      	movs	r0, r3
    f6f4:	4b07      	ldr	r3, [pc, #28]	; (f714 <configure_BLE_module+0x1f4>)
    f6f6:	4798      	blx	r3
			break;
    f6f8:	46c0      	nop			; (mov r8, r8)
		}
	}
}
    f6fa:	46c0      	nop			; (mov r8, r8)
    f6fc:	46bd      	mov	sp, r7
    f6fe:	b01b      	add	sp, #108	; 0x6c
    f700:	bd90      	pop	{r4, r7, pc}
    f702:	46c0      	nop			; (mov r8, r8)
    f704:	0001769c 	.word	0x0001769c
    f708:	0000f499 	.word	0x0000f499
    f70c:	20000f08 	.word	0x20000f08
    f710:	200004a0 	.word	0x200004a0
    f714:	00006671 	.word	0x00006671
    f718:	0000270f 	.word	0x0000270f
    f71c:	00017690 	.word	0x00017690
    f720:	200003b4 	.word	0x200003b4
    f724:	000063bd 	.word	0x000063bd
    f728:	000061a7 	.word	0x000061a7
    f72c:	000176b0 	.word	0x000176b0
    f730:	000176c0 	.word	0x000176c0
    f734:	000101e1 	.word	0x000101e1
    f738:	200003ad 	.word	0x200003ad
    f73c:	00009295 	.word	0x00009295
    f740:	000176cc 	.word	0x000176cc
    f744:	0007a11f 	.word	0x0007a11f
    f748:	00001387 	.word	0x00001387
    f74c:	00005441 	.word	0x00005441

0000f750 <check_ble_AT_recieved>:

inline bool check_ble_AT_recieved(){
    f750:	b580      	push	{r7, lr}
    f752:	af00      	add	r7, sp, #0
	return (ble_USART_read_buffer[0] == 'O' && ble_USART_read_buffer[1] == 'K');
    f754:	4b08      	ldr	r3, [pc, #32]	; (f778 <check_ble_AT_recieved+0x28>)
    f756:	781b      	ldrb	r3, [r3, #0]
    f758:	2b4f      	cmp	r3, #79	; 0x4f
    f75a:	d105      	bne.n	f768 <check_ble_AT_recieved+0x18>
    f75c:	4b06      	ldr	r3, [pc, #24]	; (f778 <check_ble_AT_recieved+0x28>)
    f75e:	785b      	ldrb	r3, [r3, #1]
    f760:	2b4b      	cmp	r3, #75	; 0x4b
    f762:	d101      	bne.n	f768 <check_ble_AT_recieved+0x18>
    f764:	2301      	movs	r3, #1
    f766:	e000      	b.n	f76a <check_ble_AT_recieved+0x1a>
    f768:	2300      	movs	r3, #0
    f76a:	1c1a      	adds	r2, r3, #0
    f76c:	2301      	movs	r3, #1
    f76e:	4013      	ands	r3, r2
    f770:	b2db      	uxtb	r3, r3
}
    f772:	0018      	movs	r0, r3
    f774:	46bd      	mov	sp, r7
    f776:	bd80      	pop	{r7, pc}
    f778:	20000f08 	.word	0x20000f08

0000f77c <check_ble_packet_recieved>:

inline bool check_ble_packet_recieved(){
    f77c:	b580      	push	{r7, lr}
    f77e:	af00      	add	r7, sp, #0
	return (ble_USART_read_buffer[0] == BLE_START_BYTE && ble_USART_read_buffer[ble_USART_read_buffer[1]+3] == BLE_STOP_BYTE);
    f780:	4b0a      	ldr	r3, [pc, #40]	; (f7ac <check_ble_packet_recieved+0x30>)
    f782:	781b      	ldrb	r3, [r3, #0]
    f784:	2ba5      	cmp	r3, #165	; 0xa5
    f786:	d108      	bne.n	f79a <check_ble_packet_recieved+0x1e>
    f788:	4b08      	ldr	r3, [pc, #32]	; (f7ac <check_ble_packet_recieved+0x30>)
    f78a:	785b      	ldrb	r3, [r3, #1]
    f78c:	3303      	adds	r3, #3
    f78e:	4a07      	ldr	r2, [pc, #28]	; (f7ac <check_ble_packet_recieved+0x30>)
    f790:	5cd3      	ldrb	r3, [r2, r3]
    f792:	2b5a      	cmp	r3, #90	; 0x5a
    f794:	d101      	bne.n	f79a <check_ble_packet_recieved+0x1e>
    f796:	2301      	movs	r3, #1
    f798:	e000      	b.n	f79c <check_ble_packet_recieved+0x20>
    f79a:	2300      	movs	r3, #0
    f79c:	1c1a      	adds	r2, r3, #0
    f79e:	2301      	movs	r3, #1
    f7a0:	4013      	ands	r3, r2
    f7a2:	b2db      	uxtb	r3, r3
}
    f7a4:	0018      	movs	r0, r3
    f7a6:	46bd      	mov	sp, r7
    f7a8:	bd80      	pop	{r7, pc}
    f7aa:	46c0      	nop			; (mov r8, r8)
    f7ac:	20000f08 	.word	0x20000f08

0000f7b0 <process_ble_packet>:

void process_ble_packet(){
    f7b0:	b580      	push	{r7, lr}
    f7b2:	af00      	add	r7, sp, #0
	switch(ble_recieve_packet.ID){
    f7b4:	4bf0      	ldr	r3, [pc, #960]	; (fb78 <process_ble_packet+0x3c8>)
    f7b6:	781b      	ldrb	r3, [r3, #0]
    f7b8:	3baa      	subs	r3, #170	; 0xaa
    f7ba:	2b54      	cmp	r3, #84	; 0x54
    f7bc:	d901      	bls.n	f7c2 <process_ble_packet+0x12>
    f7be:	f000 fce1 	bl	10184 <process_ble_packet+0x9d4>
    f7c2:	009a      	lsls	r2, r3, #2
    f7c4:	4bed      	ldr	r3, [pc, #948]	; (fb7c <process_ble_packet+0x3cc>)
    f7c6:	18d3      	adds	r3, r2, r3
    f7c8:	681b      	ldr	r3, [r3, #0]
    f7ca:	469f      	mov	pc, r3
		case Read_Motor_Limits:
			GET_LIMITS = 1;
    f7cc:	4bec      	ldr	r3, [pc, #944]	; (fb80 <process_ble_packet+0x3d0>)
    f7ce:	2201      	movs	r2, #1
    f7d0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f7d2:	4bec      	ldr	r3, [pc, #944]	; (fb84 <process_ble_packet+0x3d4>)
    f7d4:	2200      	movs	r2, #0
    f7d6:	701a      	strb	r2, [r3, #0]
			break;
    f7d8:	f000 fcd4 	bl	10184 <process_ble_packet+0x9d4>
		case (int)Read_LED_Vars:
			SEND_LED_CHARS = 1;
    f7dc:	4bea      	ldr	r3, [pc, #936]	; (fb88 <process_ble_packet+0x3d8>)
    f7de:	2201      	movs	r2, #1
    f7e0:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f7e2:	4be8      	ldr	r3, [pc, #928]	; (fb84 <process_ble_packet+0x3d4>)
    f7e4:	2200      	movs	r2, #0
    f7e6:	701a      	strb	r2, [r3, #0]
			break;
    f7e8:	f000 fccc 	bl	10184 <process_ble_packet+0x9d4>
		case Calibrate_All:
			_autoCalc = false; // Workaround so that calibrate doesnt include the current offset
    f7ec:	4be7      	ldr	r3, [pc, #924]	; (fb8c <process_ble_packet+0x3dc>)
    f7ee:	2200      	movs	r2, #0
    f7f0:	701a      	strb	r2, [r3, #0]
			calibrate(true);
    f7f2:	2001      	movs	r0, #1
    f7f4:	4be6      	ldr	r3, [pc, #920]	; (fb90 <process_ble_packet+0x3e0>)
    f7f6:	4798      	blx	r3
			save_cal_data();
    f7f8:	4be6      	ldr	r3, [pc, #920]	; (fb94 <process_ble_packet+0x3e4>)
    f7fa:	4798      	blx	r3
			break;
    f7fc:	f000 fcc2 	bl	10184 <process_ble_packet+0x9d4>
		case Read_Sensor_Vars:
			SEND_SENSORS = 1;
    f800:	4be5      	ldr	r3, [pc, #916]	; (fb98 <process_ble_packet+0x3e8>)
    f802:	2201      	movs	r2, #1
    f804:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f806:	4bdf      	ldr	r3, [pc, #892]	; (fb84 <process_ble_packet+0x3d4>)
    f808:	2200      	movs	r2, #0
    f80a:	701a      	strb	r2, [r3, #0]
			break;
    f80c:	f000 fcba 	bl	10184 <process_ble_packet+0x9d4>
		case LED_Toggle:
			LIGHTS_ON = !LIGHTS_ON;
    f810:	4be2      	ldr	r3, [pc, #904]	; (fb9c <process_ble_packet+0x3ec>)
    f812:	781b      	ldrb	r3, [r3, #0]
    f814:	425a      	negs	r2, r3
    f816:	4153      	adcs	r3, r2
    f818:	b2db      	uxtb	r3, r3
    f81a:	001a      	movs	r2, r3
    f81c:	4bdf      	ldr	r3, [pc, #892]	; (fb9c <process_ble_packet+0x3ec>)
    f81e:	701a      	strb	r2, [r3, #0]
			save_led_data();
    f820:	4bdf      	ldr	r3, [pc, #892]	; (fba0 <process_ble_packet+0x3f0>)
    f822:	4798      	blx	r3
			break;
    f824:	f000 fcae 	bl	10184 <process_ble_packet+0x9d4>
		case LED_Mode_Down:
			if(light_mode > 0)
    f828:	4bde      	ldr	r3, [pc, #888]	; (fba4 <process_ble_packet+0x3f4>)
    f82a:	781b      	ldrb	r3, [r3, #0]
    f82c:	2b00      	cmp	r3, #0
    f82e:	d005      	beq.n	f83c <process_ble_packet+0x8c>
			light_mode--;
    f830:	4bdc      	ldr	r3, [pc, #880]	; (fba4 <process_ble_packet+0x3f4>)
    f832:	781b      	ldrb	r3, [r3, #0]
    f834:	3b01      	subs	r3, #1
    f836:	b2da      	uxtb	r2, r3
    f838:	4bda      	ldr	r3, [pc, #872]	; (fba4 <process_ble_packet+0x3f4>)
    f83a:	701a      	strb	r2, [r3, #0]
			save_led_data();
    f83c:	4bd8      	ldr	r3, [pc, #864]	; (fba0 <process_ble_packet+0x3f0>)
    f83e:	4798      	blx	r3
			break;
    f840:	f000 fca0 	bl	10184 <process_ble_packet+0x9d4>
		case LED_Mode_Up:
			if(light_mode < light_modes)
    f844:	4bd7      	ldr	r3, [pc, #860]	; (fba4 <process_ble_packet+0x3f4>)
    f846:	781b      	ldrb	r3, [r3, #0]
    f848:	2209      	movs	r2, #9
    f84a:	4293      	cmp	r3, r2
    f84c:	d205      	bcs.n	f85a <process_ble_packet+0xaa>
			light_mode++;
    f84e:	4bd5      	ldr	r3, [pc, #852]	; (fba4 <process_ble_packet+0x3f4>)
    f850:	781b      	ldrb	r3, [r3, #0]
    f852:	3301      	adds	r3, #1
    f854:	b2da      	uxtb	r2, r3
    f856:	4bd3      	ldr	r3, [pc, #844]	; (fba4 <process_ble_packet+0x3f4>)
    f858:	701a      	strb	r2, [r3, #0]
			save_led_data();
    f85a:	4bd1      	ldr	r3, [pc, #836]	; (fba0 <process_ble_packet+0x3f0>)
    f85c:	4798      	blx	r3
			break;
    f85e:	f000 fc91 	bl	10184 <process_ble_packet+0x9d4>
		case Read_Orientaion:
			SEND_ORIENTAION_CONFIG = 1;
    f862:	4bd1      	ldr	r3, [pc, #836]	; (fba8 <process_ble_packet+0x3f8>)
    f864:	2201      	movs	r2, #1
    f866:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f868:	4bc6      	ldr	r3, [pc, #792]	; (fb84 <process_ble_packet+0x3d4>)
    f86a:	2200      	movs	r2, #0
    f86c:	701a      	strb	r2, [r3, #0]
			break;
    f86e:	f000 fc89 	bl	10184 <process_ble_packet+0x9d4>
		case Read_Controls:
			SEND_CONTROLS_CONFIG = 1;
    f872:	4bce      	ldr	r3, [pc, #824]	; (fbac <process_ble_packet+0x3fc>)
    f874:	2201      	movs	r2, #1
    f876:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f878:	4bc2      	ldr	r3, [pc, #776]	; (fb84 <process_ble_packet+0x3d4>)
    f87a:	2200      	movs	r2, #0
    f87c:	701a      	strb	r2, [r3, #0]
			break;
    f87e:	f000 fc81 	bl	10184 <process_ble_packet+0x9d4>
		case Read_Remote_Config:
			SEND_REMOTE_CONFIG = 1;
    f882:	4bcb      	ldr	r3, [pc, #812]	; (fbb0 <process_ble_packet+0x400>)
    f884:	2201      	movs	r2, #1
    f886:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f888:	4bbe      	ldr	r3, [pc, #760]	; (fb84 <process_ble_packet+0x3d4>)
    f88a:	2200      	movs	r2, #0
    f88c:	701a      	strb	r2, [r3, #0]
			break;
    f88e:	f000 fc79 	bl	10184 <process_ble_packet+0x9d4>
		case Read_ESC_Config:
			SEND_ESC_CONFIG = 1;
    f892:	4bc8      	ldr	r3, [pc, #800]	; (fbb4 <process_ble_packet+0x404>)
    f894:	2201      	movs	r2, #1
    f896:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
    f898:	4bba      	ldr	r3, [pc, #744]	; (fb84 <process_ble_packet+0x3d4>)
    f89a:	2200      	movs	r2, #0
    f89c:	701a      	strb	r2, [r3, #0]
			break;
    f89e:	f000 fc71 	bl	10184 <process_ble_packet+0x9d4>
		case Aux_Pressed:
			AppAuxButton = 1;
    f8a2:	4bc5      	ldr	r3, [pc, #788]	; (fbb8 <process_ble_packet+0x408>)
    f8a4:	2201      	movs	r2, #1
    f8a6:	701a      	strb	r2, [r3, #0]
			break;
    f8a8:	f000 fc6c 	bl	10184 <process_ble_packet+0x9d4>
		case Aux_Released:
			AppAuxButton = 0;
    f8ac:	4bc2      	ldr	r3, [pc, #776]	; (fbb8 <process_ble_packet+0x408>)
    f8ae:	2200      	movs	r2, #0
    f8b0:	701a      	strb	r2, [r3, #0]
			break;
    f8b2:	f000 fc67 	bl	10184 <process_ble_packet+0x9d4>
		case Remote_Data:
			AppRemoteY = (ble_recieve_packet.payload[0] & 0x0FF);
    f8b6:	4bb0      	ldr	r3, [pc, #704]	; (fb78 <process_ble_packet+0x3c8>)
    f8b8:	789a      	ldrb	r2, [r3, #2]
    f8ba:	4bc0      	ldr	r3, [pc, #768]	; (fbbc <process_ble_packet+0x40c>)
    f8bc:	701a      	strb	r2, [r3, #0]
			NEW_REMOTE_DATA = 1;
    f8be:	4bc0      	ldr	r3, [pc, #768]	; (fbc0 <process_ble_packet+0x410>)
    f8c0:	2201      	movs	r2, #1
    f8c2:	701a      	strb	r2, [r3, #0]
			break;
    f8c4:	f000 fc5e 	bl	10184 <process_ble_packet+0x9d4>
		case RPM_Throttle:
			LIGHTS_ON = 1;
    f8c8:	4bb4      	ldr	r3, [pc, #720]	; (fb9c <process_ble_packet+0x3ec>)
    f8ca:	2201      	movs	r2, #1
    f8cc:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_RPM_THROTTLE;
    f8ce:	4bb5      	ldr	r3, [pc, #724]	; (fba4 <process_ble_packet+0x3f4>)
    f8d0:	2205      	movs	r2, #5
    f8d2:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    f8d4:	4ba8      	ldr	r3, [pc, #672]	; (fb78 <process_ble_packet+0x3c8>)
    f8d6:	789a      	ldrb	r2, [r3, #2]
    f8d8:	4bba      	ldr	r3, [pc, #744]	; (fbc4 <process_ble_packet+0x414>)
    f8da:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f8dc:	4bb9      	ldr	r3, [pc, #740]	; (fbc4 <process_ble_packet+0x414>)
    f8de:	781b      	ldrb	r3, [r3, #0]
    f8e0:	111b      	asrs	r3, r3, #4
    f8e2:	b2db      	uxtb	r3, r3
    f8e4:	2201      	movs	r2, #1
    f8e6:	4013      	ands	r3, r2
    f8e8:	b2da      	uxtb	r2, r3
    f8ea:	4bb7      	ldr	r3, [pc, #732]	; (fbc8 <process_ble_packet+0x418>)
    f8ec:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f8ee:	4bb5      	ldr	r3, [pc, #724]	; (fbc4 <process_ble_packet+0x414>)
    f8f0:	781b      	ldrb	r3, [r3, #0]
    f8f2:	115b      	asrs	r3, r3, #5
    f8f4:	b2db      	uxtb	r3, r3
    f8f6:	2201      	movs	r2, #1
    f8f8:	4013      	ands	r3, r2
    f8fa:	b2da      	uxtb	r2, r3
    f8fc:	4bb3      	ldr	r3, [pc, #716]	; (fbcc <process_ble_packet+0x41c>)
    f8fe:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f900:	4bb0      	ldr	r3, [pc, #704]	; (fbc4 <process_ble_packet+0x414>)
    f902:	781b      	ldrb	r3, [r3, #0]
    f904:	119b      	asrs	r3, r3, #6
    f906:	b2db      	uxtb	r3, r3
    f908:	2201      	movs	r2, #1
    f90a:	4013      	ands	r3, r2
    f90c:	b2da      	uxtb	r2, r3
    f90e:	4bb0      	ldr	r3, [pc, #704]	; (fbd0 <process_ble_packet+0x420>)
    f910:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f912:	4bac      	ldr	r3, [pc, #688]	; (fbc4 <process_ble_packet+0x414>)
    f914:	781b      	ldrb	r3, [r3, #0]
    f916:	09db      	lsrs	r3, r3, #7
    f918:	b2da      	uxtb	r2, r3
    f91a:	4bae      	ldr	r3, [pc, #696]	; (fbd4 <process_ble_packet+0x424>)
    f91c:	701a      	strb	r2, [r3, #0]
			save_led_data();
    f91e:	4ba0      	ldr	r3, [pc, #640]	; (fba0 <process_ble_packet+0x3f0>)
    f920:	4798      	blx	r3
			break;
    f922:	f000 fc2f 	bl	10184 <process_ble_packet+0x9d4>
		case Compass_Cycle_Values:
			LIGHTS_ON = 1;
    f926:	4b9d      	ldr	r3, [pc, #628]	; (fb9c <process_ble_packet+0x3ec>)
    f928:	2201      	movs	r2, #1
    f92a:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_COMPASS_CYCLE;
    f92c:	4b9d      	ldr	r3, [pc, #628]	; (fba4 <process_ble_packet+0x3f4>)
    f92e:	2202      	movs	r2, #2
    f930:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    f932:	4b91      	ldr	r3, [pc, #580]	; (fb78 <process_ble_packet+0x3c8>)
    f934:	789a      	ldrb	r2, [r3, #2]
    f936:	4ba3      	ldr	r3, [pc, #652]	; (fbc4 <process_ble_packet+0x414>)
    f938:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f93a:	4ba2      	ldr	r3, [pc, #648]	; (fbc4 <process_ble_packet+0x414>)
    f93c:	781b      	ldrb	r3, [r3, #0]
    f93e:	111b      	asrs	r3, r3, #4
    f940:	b2db      	uxtb	r3, r3
    f942:	2201      	movs	r2, #1
    f944:	4013      	ands	r3, r2
    f946:	b2da      	uxtb	r2, r3
    f948:	4b9f      	ldr	r3, [pc, #636]	; (fbc8 <process_ble_packet+0x418>)
    f94a:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f94c:	4b9d      	ldr	r3, [pc, #628]	; (fbc4 <process_ble_packet+0x414>)
    f94e:	781b      	ldrb	r3, [r3, #0]
    f950:	115b      	asrs	r3, r3, #5
    f952:	b2db      	uxtb	r3, r3
    f954:	2201      	movs	r2, #1
    f956:	4013      	ands	r3, r2
    f958:	b2da      	uxtb	r2, r3
    f95a:	4b9c      	ldr	r3, [pc, #624]	; (fbcc <process_ble_packet+0x41c>)
    f95c:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f95e:	4b99      	ldr	r3, [pc, #612]	; (fbc4 <process_ble_packet+0x414>)
    f960:	781b      	ldrb	r3, [r3, #0]
    f962:	119b      	asrs	r3, r3, #6
    f964:	b2db      	uxtb	r3, r3
    f966:	2201      	movs	r2, #1
    f968:	4013      	ands	r3, r2
    f96a:	b2da      	uxtb	r2, r3
    f96c:	4b98      	ldr	r3, [pc, #608]	; (fbd0 <process_ble_packet+0x420>)
    f96e:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f970:	4b94      	ldr	r3, [pc, #592]	; (fbc4 <process_ble_packet+0x414>)
    f972:	781b      	ldrb	r3, [r3, #0]
    f974:	09db      	lsrs	r3, r3, #7
    f976:	b2da      	uxtb	r2, r3
    f978:	4b96      	ldr	r3, [pc, #600]	; (fbd4 <process_ble_packet+0x424>)
    f97a:	701a      	strb	r2, [r3, #0]
			Brightness[MODE_COMPASS_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
    f97c:	4b7e      	ldr	r3, [pc, #504]	; (fb78 <process_ble_packet+0x3c8>)
    f97e:	78da      	ldrb	r2, [r3, #3]
    f980:	4b95      	ldr	r3, [pc, #596]	; (fbd8 <process_ble_packet+0x428>)
    f982:	0010      	movs	r0, r2
    f984:	4798      	blx	r3
    f986:	1c02      	adds	r2, r0, #0
    f988:	4b94      	ldr	r3, [pc, #592]	; (fbdc <process_ble_packet+0x42c>)
    f98a:	4995      	ldr	r1, [pc, #596]	; (fbe0 <process_ble_packet+0x430>)
    f98c:	1c10      	adds	r0, r2, #0
    f98e:	4798      	blx	r3
    f990:	1c03      	adds	r3, r0, #0
    f992:	1c1a      	adds	r2, r3, #0
    f994:	4b93      	ldr	r3, [pc, #588]	; (fbe4 <process_ble_packet+0x434>)
    f996:	609a      	str	r2, [r3, #8]
			save_led_data();
    f998:	4b81      	ldr	r3, [pc, #516]	; (fba0 <process_ble_packet+0x3f0>)
    f99a:	4798      	blx	r3
			break;
    f99c:	f000 fbf2 	bl	10184 <process_ble_packet+0x9d4>
		case RPM_Values:
			LIGHTS_ON = 1;
    f9a0:	4b7e      	ldr	r3, [pc, #504]	; (fb9c <process_ble_packet+0x3ec>)
    f9a2:	2201      	movs	r2, #1
    f9a4:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_RPM_CYCLE;
    f9a6:	4b7f      	ldr	r3, [pc, #508]	; (fba4 <process_ble_packet+0x3f4>)
    f9a8:	2204      	movs	r2, #4
    f9aa:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    f9ac:	4b72      	ldr	r3, [pc, #456]	; (fb78 <process_ble_packet+0x3c8>)
    f9ae:	789a      	ldrb	r2, [r3, #2]
    f9b0:	4b84      	ldr	r3, [pc, #528]	; (fbc4 <process_ble_packet+0x414>)
    f9b2:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    f9b4:	4b83      	ldr	r3, [pc, #524]	; (fbc4 <process_ble_packet+0x414>)
    f9b6:	781b      	ldrb	r3, [r3, #0]
    f9b8:	111b      	asrs	r3, r3, #4
    f9ba:	b2db      	uxtb	r3, r3
    f9bc:	2201      	movs	r2, #1
    f9be:	4013      	ands	r3, r2
    f9c0:	b2da      	uxtb	r2, r3
    f9c2:	4b81      	ldr	r3, [pc, #516]	; (fbc8 <process_ble_packet+0x418>)
    f9c4:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    f9c6:	4b7f      	ldr	r3, [pc, #508]	; (fbc4 <process_ble_packet+0x414>)
    f9c8:	781b      	ldrb	r3, [r3, #0]
    f9ca:	115b      	asrs	r3, r3, #5
    f9cc:	b2db      	uxtb	r3, r3
    f9ce:	2201      	movs	r2, #1
    f9d0:	4013      	ands	r3, r2
    f9d2:	b2da      	uxtb	r2, r3
    f9d4:	4b7d      	ldr	r3, [pc, #500]	; (fbcc <process_ble_packet+0x41c>)
    f9d6:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    f9d8:	4b7a      	ldr	r3, [pc, #488]	; (fbc4 <process_ble_packet+0x414>)
    f9da:	781b      	ldrb	r3, [r3, #0]
    f9dc:	119b      	asrs	r3, r3, #6
    f9de:	b2db      	uxtb	r3, r3
    f9e0:	2201      	movs	r2, #1
    f9e2:	4013      	ands	r3, r2
    f9e4:	b2da      	uxtb	r2, r3
    f9e6:	4b7a      	ldr	r3, [pc, #488]	; (fbd0 <process_ble_packet+0x420>)
    f9e8:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    f9ea:	4b76      	ldr	r3, [pc, #472]	; (fbc4 <process_ble_packet+0x414>)
    f9ec:	781b      	ldrb	r3, [r3, #0]
    f9ee:	09db      	lsrs	r3, r3, #7
    f9f0:	b2da      	uxtb	r2, r3
    f9f2:	4b78      	ldr	r3, [pc, #480]	; (fbd4 <process_ble_packet+0x424>)
    f9f4:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_RPM_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
    f9f6:	4b60      	ldr	r3, [pc, #384]	; (fb78 <process_ble_packet+0x3c8>)
    f9f8:	78da      	ldrb	r2, [r3, #3]
    f9fa:	4b77      	ldr	r3, [pc, #476]	; (fbd8 <process_ble_packet+0x428>)
    f9fc:	0010      	movs	r0, r2
    f9fe:	4798      	blx	r3
    fa00:	1c02      	adds	r2, r0, #0
    fa02:	4b76      	ldr	r3, [pc, #472]	; (fbdc <process_ble_packet+0x42c>)
    fa04:	4976      	ldr	r1, [pc, #472]	; (fbe0 <process_ble_packet+0x430>)
    fa06:	1c10      	adds	r0, r2, #0
    fa08:	4798      	blx	r3
    fa0a:	1c03      	adds	r3, r0, #0
    fa0c:	1c1a      	adds	r2, r3, #0
    fa0e:	4b76      	ldr	r3, [pc, #472]	; (fbe8 <process_ble_packet+0x438>)
    fa10:	611a      	str	r2, [r3, #16]
			save_led_data();
    fa12:	4b63      	ldr	r3, [pc, #396]	; (fba0 <process_ble_packet+0x3f0>)
    fa14:	4798      	blx	r3
			break;
    fa16:	e3b5      	b.n	10184 <process_ble_packet+0x9d4>
		case X_Accel_Values:
			LIGHTS_ON = 1;
    fa18:	4b60      	ldr	r3, [pc, #384]	; (fb9c <process_ble_packet+0x3ec>)
    fa1a:	2201      	movs	r2, #1
    fa1c:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_X_ACCEL;
    fa1e:	4b61      	ldr	r3, [pc, #388]	; (fba4 <process_ble_packet+0x3f4>)
    fa20:	2206      	movs	r2, #6
    fa22:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fa24:	4b54      	ldr	r3, [pc, #336]	; (fb78 <process_ble_packet+0x3c8>)
    fa26:	789a      	ldrb	r2, [r3, #2]
    fa28:	4b66      	ldr	r3, [pc, #408]	; (fbc4 <process_ble_packet+0x414>)
    fa2a:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fa2c:	4b65      	ldr	r3, [pc, #404]	; (fbc4 <process_ble_packet+0x414>)
    fa2e:	781b      	ldrb	r3, [r3, #0]
    fa30:	111b      	asrs	r3, r3, #4
    fa32:	b2db      	uxtb	r3, r3
    fa34:	2201      	movs	r2, #1
    fa36:	4013      	ands	r3, r2
    fa38:	b2da      	uxtb	r2, r3
    fa3a:	4b63      	ldr	r3, [pc, #396]	; (fbc8 <process_ble_packet+0x418>)
    fa3c:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fa3e:	4b61      	ldr	r3, [pc, #388]	; (fbc4 <process_ble_packet+0x414>)
    fa40:	781b      	ldrb	r3, [r3, #0]
    fa42:	115b      	asrs	r3, r3, #5
    fa44:	b2db      	uxtb	r3, r3
    fa46:	2201      	movs	r2, #1
    fa48:	4013      	ands	r3, r2
    fa4a:	b2da      	uxtb	r2, r3
    fa4c:	4b5f      	ldr	r3, [pc, #380]	; (fbcc <process_ble_packet+0x41c>)
    fa4e:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fa50:	4b5c      	ldr	r3, [pc, #368]	; (fbc4 <process_ble_packet+0x414>)
    fa52:	781b      	ldrb	r3, [r3, #0]
    fa54:	119b      	asrs	r3, r3, #6
    fa56:	b2db      	uxtb	r3, r3
    fa58:	2201      	movs	r2, #1
    fa5a:	4013      	ands	r3, r2
    fa5c:	b2da      	uxtb	r2, r3
    fa5e:	4b5c      	ldr	r3, [pc, #368]	; (fbd0 <process_ble_packet+0x420>)
    fa60:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fa62:	4b58      	ldr	r3, [pc, #352]	; (fbc4 <process_ble_packet+0x414>)
    fa64:	781b      	ldrb	r3, [r3, #0]
    fa66:	09db      	lsrs	r3, r3, #7
    fa68:	b2da      	uxtb	r2, r3
    fa6a:	4b5a      	ldr	r3, [pc, #360]	; (fbd4 <process_ble_packet+0x424>)
    fa6c:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_X_ACCEL] = ((float)(ble_recieve_packet.payload[1]))/100;
    fa6e:	4b42      	ldr	r3, [pc, #264]	; (fb78 <process_ble_packet+0x3c8>)
    fa70:	78da      	ldrb	r2, [r3, #3]
    fa72:	4b59      	ldr	r3, [pc, #356]	; (fbd8 <process_ble_packet+0x428>)
    fa74:	0010      	movs	r0, r2
    fa76:	4798      	blx	r3
    fa78:	1c02      	adds	r2, r0, #0
    fa7a:	4b58      	ldr	r3, [pc, #352]	; (fbdc <process_ble_packet+0x42c>)
    fa7c:	4958      	ldr	r1, [pc, #352]	; (fbe0 <process_ble_packet+0x430>)
    fa7e:	1c10      	adds	r0, r2, #0
    fa80:	4798      	blx	r3
    fa82:	1c03      	adds	r3, r0, #0
    fa84:	1c1a      	adds	r2, r3, #0
    fa86:	4b58      	ldr	r3, [pc, #352]	; (fbe8 <process_ble_packet+0x438>)
    fa88:	619a      	str	r2, [r3, #24]
			save_led_data();
    fa8a:	4b45      	ldr	r3, [pc, #276]	; (fba0 <process_ble_packet+0x3f0>)
    fa8c:	4798      	blx	r3
			break;
    fa8e:	e379      	b.n	10184 <process_ble_packet+0x9d4>
		case Y_Accel_Values:
			LIGHTS_ON = 1;
    fa90:	4b42      	ldr	r3, [pc, #264]	; (fb9c <process_ble_packet+0x3ec>)
    fa92:	2201      	movs	r2, #1
    fa94:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_Y_ACCEL;
    fa96:	4b43      	ldr	r3, [pc, #268]	; (fba4 <process_ble_packet+0x3f4>)
    fa98:	2207      	movs	r2, #7
    fa9a:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fa9c:	4b36      	ldr	r3, [pc, #216]	; (fb78 <process_ble_packet+0x3c8>)
    fa9e:	789a      	ldrb	r2, [r3, #2]
    faa0:	4b48      	ldr	r3, [pc, #288]	; (fbc4 <process_ble_packet+0x414>)
    faa2:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    faa4:	4b47      	ldr	r3, [pc, #284]	; (fbc4 <process_ble_packet+0x414>)
    faa6:	781b      	ldrb	r3, [r3, #0]
    faa8:	111b      	asrs	r3, r3, #4
    faaa:	b2db      	uxtb	r3, r3
    faac:	2201      	movs	r2, #1
    faae:	4013      	ands	r3, r2
    fab0:	b2da      	uxtb	r2, r3
    fab2:	4b45      	ldr	r3, [pc, #276]	; (fbc8 <process_ble_packet+0x418>)
    fab4:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fab6:	4b43      	ldr	r3, [pc, #268]	; (fbc4 <process_ble_packet+0x414>)
    fab8:	781b      	ldrb	r3, [r3, #0]
    faba:	115b      	asrs	r3, r3, #5
    fabc:	b2db      	uxtb	r3, r3
    fabe:	2201      	movs	r2, #1
    fac0:	4013      	ands	r3, r2
    fac2:	b2da      	uxtb	r2, r3
    fac4:	4b41      	ldr	r3, [pc, #260]	; (fbcc <process_ble_packet+0x41c>)
    fac6:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fac8:	4b3e      	ldr	r3, [pc, #248]	; (fbc4 <process_ble_packet+0x414>)
    faca:	781b      	ldrb	r3, [r3, #0]
    facc:	119b      	asrs	r3, r3, #6
    face:	b2db      	uxtb	r3, r3
    fad0:	2201      	movs	r2, #1
    fad2:	4013      	ands	r3, r2
    fad4:	b2da      	uxtb	r2, r3
    fad6:	4b3e      	ldr	r3, [pc, #248]	; (fbd0 <process_ble_packet+0x420>)
    fad8:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fada:	4b3a      	ldr	r3, [pc, #232]	; (fbc4 <process_ble_packet+0x414>)
    fadc:	781b      	ldrb	r3, [r3, #0]
    fade:	09db      	lsrs	r3, r3, #7
    fae0:	b2da      	uxtb	r2, r3
    fae2:	4b3c      	ldr	r3, [pc, #240]	; (fbd4 <process_ble_packet+0x424>)
    fae4:	701a      	strb	r2, [r3, #0]
			Brightness[MODE_Y_ACCEL] = ((float)(ble_recieve_packet.payload[1]))/100;
    fae6:	4b24      	ldr	r3, [pc, #144]	; (fb78 <process_ble_packet+0x3c8>)
    fae8:	78da      	ldrb	r2, [r3, #3]
    faea:	4b3b      	ldr	r3, [pc, #236]	; (fbd8 <process_ble_packet+0x428>)
    faec:	0010      	movs	r0, r2
    faee:	4798      	blx	r3
    faf0:	1c02      	adds	r2, r0, #0
    faf2:	4b3a      	ldr	r3, [pc, #232]	; (fbdc <process_ble_packet+0x42c>)
    faf4:	493a      	ldr	r1, [pc, #232]	; (fbe0 <process_ble_packet+0x430>)
    faf6:	1c10      	adds	r0, r2, #0
    faf8:	4798      	blx	r3
    fafa:	1c03      	adds	r3, r0, #0
    fafc:	1c1a      	adds	r2, r3, #0
    fafe:	4b39      	ldr	r3, [pc, #228]	; (fbe4 <process_ble_packet+0x434>)
    fb00:	61da      	str	r2, [r3, #28]
			save_led_data();
    fb02:	4b27      	ldr	r3, [pc, #156]	; (fba0 <process_ble_packet+0x3f0>)
    fb04:	4798      	blx	r3
			break;
    fb06:	e33d      	b.n	10184 <process_ble_packet+0x9d4>
		case Apply_Orientation:
			ORIENTATION[0] = ble_recieve_packet.payload[0];
    fb08:	4b1b      	ldr	r3, [pc, #108]	; (fb78 <process_ble_packet+0x3c8>)
    fb0a:	789a      	ldrb	r2, [r3, #2]
    fb0c:	4b37      	ldr	r3, [pc, #220]	; (fbec <process_ble_packet+0x43c>)
    fb0e:	701a      	strb	r2, [r3, #0]
			ORIENTATION[1] = ble_recieve_packet.payload[1];
    fb10:	4b19      	ldr	r3, [pc, #100]	; (fb78 <process_ble_packet+0x3c8>)
    fb12:	78da      	ldrb	r2, [r3, #3]
    fb14:	4b35      	ldr	r3, [pc, #212]	; (fbec <process_ble_packet+0x43c>)
    fb16:	705a      	strb	r2, [r3, #1]
			save_orientation_controls_remote_esc();
    fb18:	4b35      	ldr	r3, [pc, #212]	; (fbf0 <process_ble_packet+0x440>)
    fb1a:	4798      	blx	r3
			break;
    fb1c:	e332      	b.n	10184 <process_ble_packet+0x9d4>
		case Apply_Remote_Config:
			remote_type = (ble_recieve_packet.payload[0]&0x0F0)>>4;
    fb1e:	4b16      	ldr	r3, [pc, #88]	; (fb78 <process_ble_packet+0x3c8>)
    fb20:	789b      	ldrb	r3, [r3, #2]
    fb22:	091b      	lsrs	r3, r3, #4
    fb24:	b2da      	uxtb	r2, r3
    fb26:	4b33      	ldr	r3, [pc, #204]	; (fbf4 <process_ble_packet+0x444>)
    fb28:	701a      	strb	r2, [r3, #0]
			button_type = (ble_recieve_packet.payload[0]&0x0F);
    fb2a:	4b13      	ldr	r3, [pc, #76]	; (fb78 <process_ble_packet+0x3c8>)
    fb2c:	789b      	ldrb	r3, [r3, #2]
    fb2e:	220f      	movs	r2, #15
    fb30:	4013      	ands	r3, r2
    fb32:	b2da      	uxtb	r2, r3
    fb34:	4b30      	ldr	r3, [pc, #192]	; (fbf8 <process_ble_packet+0x448>)
    fb36:	701a      	strb	r2, [r3, #0]
			deadzone = ble_recieve_packet.payload[1];
    fb38:	4b0f      	ldr	r3, [pc, #60]	; (fb78 <process_ble_packet+0x3c8>)
    fb3a:	78da      	ldrb	r2, [r3, #3]
    fb3c:	4b2f      	ldr	r3, [pc, #188]	; (fbfc <process_ble_packet+0x44c>)
    fb3e:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc();
    fb40:	4b2b      	ldr	r3, [pc, #172]	; (fbf0 <process_ble_packet+0x440>)
    fb42:	4798      	blx	r3
			break;
    fb44:	e31e      	b.n	10184 <process_ble_packet+0x9d4>
		case Apply_ESC_Config:
			esc_fw = ble_recieve_packet.payload[0];
    fb46:	4b0c      	ldr	r3, [pc, #48]	; (fb78 <process_ble_packet+0x3c8>)
    fb48:	789a      	ldrb	r2, [r3, #2]
    fb4a:	4b2d      	ldr	r3, [pc, #180]	; (fc00 <process_ble_packet+0x450>)
    fb4c:	701a      	strb	r2, [r3, #0]
			esc_comms = (ble_recieve_packet.payload[1]&0x0F0)>>4;
    fb4e:	4b0a      	ldr	r3, [pc, #40]	; (fb78 <process_ble_packet+0x3c8>)
    fb50:	78db      	ldrb	r3, [r3, #3]
    fb52:	091b      	lsrs	r3, r3, #4
    fb54:	b2da      	uxtb	r2, r3
    fb56:	4b2b      	ldr	r3, [pc, #172]	; (fc04 <process_ble_packet+0x454>)
    fb58:	701a      	strb	r2, [r3, #0]
			UART_baud = (ble_recieve_packet.payload[1]&0x0F);
    fb5a:	4b07      	ldr	r3, [pc, #28]	; (fb78 <process_ble_packet+0x3c8>)
    fb5c:	78db      	ldrb	r3, [r3, #3]
    fb5e:	220f      	movs	r2, #15
    fb60:	4013      	ands	r3, r2
    fb62:	b2da      	uxtb	r2, r3
    fb64:	4b28      	ldr	r3, [pc, #160]	; (fc08 <process_ble_packet+0x458>)
    fb66:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc();
    fb68:	4b21      	ldr	r3, [pc, #132]	; (fbf0 <process_ble_packet+0x440>)
    fb6a:	4798      	blx	r3
			configured_comms = esc_comms;
    fb6c:	4b25      	ldr	r3, [pc, #148]	; (fc04 <process_ble_packet+0x454>)
    fb6e:	781a      	ldrb	r2, [r3, #0]
    fb70:	4b26      	ldr	r3, [pc, #152]	; (fc0c <process_ble_packet+0x45c>)
    fb72:	701a      	strb	r2, [r3, #0]
			break;
    fb74:	e306      	b.n	10184 <process_ble_packet+0x9d4>
    fb76:	46c0      	nop			; (mov r8, r8)
    fb78:	200004d4 	.word	0x200004d4
    fb7c:	000176dc 	.word	0x000176dc
    fb80:	20000019 	.word	0x20000019
    fb84:	200000b1 	.word	0x200000b1
    fb88:	200003ac 	.word	0x200003ac
    fb8c:	20000908 	.word	0x20000908
    fb90:	000098d9 	.word	0x000098d9
    fb94:	0000ee19 	.word	0x0000ee19
    fb98:	200003af 	.word	0x200003af
    fb9c:	200000a3 	.word	0x200000a3
    fba0:	0000e629 	.word	0x0000e629
    fba4:	2000001b 	.word	0x2000001b
    fba8:	200003b0 	.word	0x200003b0
    fbac:	200003b1 	.word	0x200003b1
    fbb0:	200003b2 	.word	0x200003b2
    fbb4:	200003b3 	.word	0x200003b3
    fbb8:	20000386 	.word	0x20000386
    fbbc:	200000b3 	.word	0x200000b3
    fbc0:	200003ae 	.word	0x200003ae
    fbc4:	20000325 	.word	0x20000325
    fbc8:	200000a2 	.word	0x200000a2
    fbcc:	20000322 	.word	0x20000322
    fbd0:	20000323 	.word	0x20000323
    fbd4:	20000324 	.word	0x20000324
    fbd8:	000152c1 	.word	0x000152c1
    fbdc:	00014889 	.word	0x00014889
    fbe0:	42c80000 	.word	0x42c80000
    fbe4:	2000004c 	.word	0x2000004c
    fbe8:	20000028 	.word	0x20000028
    fbec:	20000004 	.word	0x20000004
    fbf0:	0000f109 	.word	0x0000f109
    fbf4:	20000308 	.word	0x20000308
    fbf8:	20000309 	.word	0x20000309
    fbfc:	20000018 	.word	0x20000018
    fc00:	2000001a 	.word	0x2000001a
    fc04:	20000310 	.word	0x20000310
    fc08:	20000311 	.word	0x20000311
    fc0c:	2000036e 	.word	0x2000036e
		case Color_Cycle_Values:
			LIGHTS_ON = 1;
    fc10:	4bd1      	ldr	r3, [pc, #836]	; (ff58 <process_ble_packet+0x7a8>)
    fc12:	2201      	movs	r2, #1
    fc14:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_COLOR_CYCLE;
    fc16:	4bd1      	ldr	r3, [pc, #836]	; (ff5c <process_ble_packet+0x7ac>)
    fc18:	2201      	movs	r2, #1
    fc1a:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fc1c:	4bd0      	ldr	r3, [pc, #832]	; (ff60 <process_ble_packet+0x7b0>)
    fc1e:	789a      	ldrb	r2, [r3, #2]
    fc20:	4bd0      	ldr	r3, [pc, #832]	; (ff64 <process_ble_packet+0x7b4>)
    fc22:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fc24:	4bcf      	ldr	r3, [pc, #828]	; (ff64 <process_ble_packet+0x7b4>)
    fc26:	781b      	ldrb	r3, [r3, #0]
    fc28:	111b      	asrs	r3, r3, #4
    fc2a:	b2db      	uxtb	r3, r3
    fc2c:	2201      	movs	r2, #1
    fc2e:	4013      	ands	r3, r2
    fc30:	b2da      	uxtb	r2, r3
    fc32:	4bcd      	ldr	r3, [pc, #820]	; (ff68 <process_ble_packet+0x7b8>)
    fc34:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fc36:	4bcb      	ldr	r3, [pc, #812]	; (ff64 <process_ble_packet+0x7b4>)
    fc38:	781b      	ldrb	r3, [r3, #0]
    fc3a:	115b      	asrs	r3, r3, #5
    fc3c:	b2db      	uxtb	r3, r3
    fc3e:	2201      	movs	r2, #1
    fc40:	4013      	ands	r3, r2
    fc42:	b2da      	uxtb	r2, r3
    fc44:	4bc9      	ldr	r3, [pc, #804]	; (ff6c <process_ble_packet+0x7bc>)
    fc46:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fc48:	4bc6      	ldr	r3, [pc, #792]	; (ff64 <process_ble_packet+0x7b4>)
    fc4a:	781b      	ldrb	r3, [r3, #0]
    fc4c:	119b      	asrs	r3, r3, #6
    fc4e:	b2db      	uxtb	r3, r3
    fc50:	2201      	movs	r2, #1
    fc52:	4013      	ands	r3, r2
    fc54:	b2da      	uxtb	r2, r3
    fc56:	4bc6      	ldr	r3, [pc, #792]	; (ff70 <process_ble_packet+0x7c0>)
    fc58:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fc5a:	4bc2      	ldr	r3, [pc, #776]	; (ff64 <process_ble_packet+0x7b4>)
    fc5c:	781b      	ldrb	r3, [r3, #0]
    fc5e:	09db      	lsrs	r3, r3, #7
    fc60:	b2da      	uxtb	r2, r3
    fc62:	4bc4      	ldr	r3, [pc, #784]	; (ff74 <process_ble_packet+0x7c4>)
    fc64:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_COLOR_CYCLE] = ((float)(ble_recieve_packet.payload[1]))/100;
    fc66:	4bbe      	ldr	r3, [pc, #760]	; (ff60 <process_ble_packet+0x7b0>)
    fc68:	78da      	ldrb	r2, [r3, #3]
    fc6a:	4bc3      	ldr	r3, [pc, #780]	; (ff78 <process_ble_packet+0x7c8>)
    fc6c:	0010      	movs	r0, r2
    fc6e:	4798      	blx	r3
    fc70:	1c02      	adds	r2, r0, #0
    fc72:	4bc2      	ldr	r3, [pc, #776]	; (ff7c <process_ble_packet+0x7cc>)
    fc74:	49c2      	ldr	r1, [pc, #776]	; (ff80 <process_ble_packet+0x7d0>)
    fc76:	1c10      	adds	r0, r2, #0
    fc78:	4798      	blx	r3
    fc7a:	1c03      	adds	r3, r0, #0
    fc7c:	1c1a      	adds	r2, r3, #0
    fc7e:	4bc1      	ldr	r3, [pc, #772]	; (ff84 <process_ble_packet+0x7d4>)
    fc80:	605a      	str	r2, [r3, #4]
			Brightness[MODE_COLOR_CYCLE] = ((float)(ble_recieve_packet.payload[2]))/100;
    fc82:	4bb7      	ldr	r3, [pc, #732]	; (ff60 <process_ble_packet+0x7b0>)
    fc84:	791a      	ldrb	r2, [r3, #4]
    fc86:	4bbc      	ldr	r3, [pc, #752]	; (ff78 <process_ble_packet+0x7c8>)
    fc88:	0010      	movs	r0, r2
    fc8a:	4798      	blx	r3
    fc8c:	1c02      	adds	r2, r0, #0
    fc8e:	4bbb      	ldr	r3, [pc, #748]	; (ff7c <process_ble_packet+0x7cc>)
    fc90:	49bb      	ldr	r1, [pc, #748]	; (ff80 <process_ble_packet+0x7d0>)
    fc92:	1c10      	adds	r0, r2, #0
    fc94:	4798      	blx	r3
    fc96:	1c03      	adds	r3, r0, #0
    fc98:	1c1a      	adds	r2, r3, #0
    fc9a:	4bbb      	ldr	r3, [pc, #748]	; (ff88 <process_ble_packet+0x7d8>)
    fc9c:	605a      	str	r2, [r3, #4]
			save_led_data();
    fc9e:	4bbb      	ldr	r3, [pc, #748]	; (ff8c <process_ble_packet+0x7dc>)
    fca0:	4798      	blx	r3
			break;
    fca2:	e26f      	b.n	10184 <process_ble_packet+0x9d4>
		case Throttle_Values:
			LIGHTS_ON = 1;
    fca4:	4bac      	ldr	r3, [pc, #688]	; (ff58 <process_ble_packet+0x7a8>)
    fca6:	2201      	movs	r2, #1
    fca8:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_THROTTLE;
    fcaa:	4bac      	ldr	r3, [pc, #688]	; (ff5c <process_ble_packet+0x7ac>)
    fcac:	2203      	movs	r2, #3
    fcae:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fcb0:	4bab      	ldr	r3, [pc, #684]	; (ff60 <process_ble_packet+0x7b0>)
    fcb2:	789a      	ldrb	r2, [r3, #2]
    fcb4:	4bab      	ldr	r3, [pc, #684]	; (ff64 <process_ble_packet+0x7b4>)
    fcb6:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fcb8:	4baa      	ldr	r3, [pc, #680]	; (ff64 <process_ble_packet+0x7b4>)
    fcba:	781b      	ldrb	r3, [r3, #0]
    fcbc:	111b      	asrs	r3, r3, #4
    fcbe:	b2db      	uxtb	r3, r3
    fcc0:	2201      	movs	r2, #1
    fcc2:	4013      	ands	r3, r2
    fcc4:	b2da      	uxtb	r2, r3
    fcc6:	4ba8      	ldr	r3, [pc, #672]	; (ff68 <process_ble_packet+0x7b8>)
    fcc8:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fcca:	4ba6      	ldr	r3, [pc, #664]	; (ff64 <process_ble_packet+0x7b4>)
    fccc:	781b      	ldrb	r3, [r3, #0]
    fcce:	115b      	asrs	r3, r3, #5
    fcd0:	b2db      	uxtb	r3, r3
    fcd2:	2201      	movs	r2, #1
    fcd4:	4013      	ands	r3, r2
    fcd6:	b2da      	uxtb	r2, r3
    fcd8:	4ba4      	ldr	r3, [pc, #656]	; (ff6c <process_ble_packet+0x7bc>)
    fcda:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fcdc:	4ba1      	ldr	r3, [pc, #644]	; (ff64 <process_ble_packet+0x7b4>)
    fcde:	781b      	ldrb	r3, [r3, #0]
    fce0:	119b      	asrs	r3, r3, #6
    fce2:	b2db      	uxtb	r3, r3
    fce4:	2201      	movs	r2, #1
    fce6:	4013      	ands	r3, r2
    fce8:	b2da      	uxtb	r2, r3
    fcea:	4ba1      	ldr	r3, [pc, #644]	; (ff70 <process_ble_packet+0x7c0>)
    fcec:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fcee:	4b9d      	ldr	r3, [pc, #628]	; (ff64 <process_ble_packet+0x7b4>)
    fcf0:	781b      	ldrb	r3, [r3, #0]
    fcf2:	09db      	lsrs	r3, r3, #7
    fcf4:	b2da      	uxtb	r2, r3
    fcf6:	4b9f      	ldr	r3, [pc, #636]	; (ff74 <process_ble_packet+0x7c4>)
    fcf8:	701a      	strb	r2, [r3, #0]
			RateSens[MODE_THROTTLE] = ((float)(ble_recieve_packet.payload[1]))/100;
    fcfa:	4b99      	ldr	r3, [pc, #612]	; (ff60 <process_ble_packet+0x7b0>)
    fcfc:	78da      	ldrb	r2, [r3, #3]
    fcfe:	4b9e      	ldr	r3, [pc, #632]	; (ff78 <process_ble_packet+0x7c8>)
    fd00:	0010      	movs	r0, r2
    fd02:	4798      	blx	r3
    fd04:	1c02      	adds	r2, r0, #0
    fd06:	4b9d      	ldr	r3, [pc, #628]	; (ff7c <process_ble_packet+0x7cc>)
    fd08:	499d      	ldr	r1, [pc, #628]	; (ff80 <process_ble_packet+0x7d0>)
    fd0a:	1c10      	adds	r0, r2, #0
    fd0c:	4798      	blx	r3
    fd0e:	1c03      	adds	r3, r0, #0
    fd10:	1c1a      	adds	r2, r3, #0
    fd12:	4b9c      	ldr	r3, [pc, #624]	; (ff84 <process_ble_packet+0x7d4>)
    fd14:	60da      	str	r2, [r3, #12]
			Brightness[MODE_THROTTLE] = ((float)(ble_recieve_packet.payload[2]))/100;
    fd16:	4b92      	ldr	r3, [pc, #584]	; (ff60 <process_ble_packet+0x7b0>)
    fd18:	791a      	ldrb	r2, [r3, #4]
    fd1a:	4b97      	ldr	r3, [pc, #604]	; (ff78 <process_ble_packet+0x7c8>)
    fd1c:	0010      	movs	r0, r2
    fd1e:	4798      	blx	r3
    fd20:	1c02      	adds	r2, r0, #0
    fd22:	4b96      	ldr	r3, [pc, #600]	; (ff7c <process_ble_packet+0x7cc>)
    fd24:	4996      	ldr	r1, [pc, #600]	; (ff80 <process_ble_packet+0x7d0>)
    fd26:	1c10      	adds	r0, r2, #0
    fd28:	4798      	blx	r3
    fd2a:	1c03      	adds	r3, r0, #0
    fd2c:	1c1a      	adds	r2, r3, #0
    fd2e:	4b96      	ldr	r3, [pc, #600]	; (ff88 <process_ble_packet+0x7d8>)
    fd30:	60da      	str	r2, [r3, #12]
			save_led_data();
    fd32:	4b96      	ldr	r3, [pc, #600]	; (ff8c <process_ble_packet+0x7dc>)
    fd34:	4798      	blx	r3
			break;
    fd36:	e225      	b.n	10184 <process_ble_packet+0x9d4>
		case Static_Values:
			LIGHTS_ON = 1;
    fd38:	4b87      	ldr	r3, [pc, #540]	; (ff58 <process_ble_packet+0x7a8>)
    fd3a:	2201      	movs	r2, #1
    fd3c:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_STATIC;
    fd3e:	4b87      	ldr	r3, [pc, #540]	; (ff5c <process_ble_packet+0x7ac>)
    fd40:	2200      	movs	r2, #0
    fd42:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fd44:	4b86      	ldr	r3, [pc, #536]	; (ff60 <process_ble_packet+0x7b0>)
    fd46:	789a      	ldrb	r2, [r3, #2]
    fd48:	4b86      	ldr	r3, [pc, #536]	; (ff64 <process_ble_packet+0x7b4>)
    fd4a:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fd4c:	4b85      	ldr	r3, [pc, #532]	; (ff64 <process_ble_packet+0x7b4>)
    fd4e:	781b      	ldrb	r3, [r3, #0]
    fd50:	111b      	asrs	r3, r3, #4
    fd52:	b2db      	uxtb	r3, r3
    fd54:	2201      	movs	r2, #1
    fd56:	4013      	ands	r3, r2
    fd58:	b2da      	uxtb	r2, r3
    fd5a:	4b83      	ldr	r3, [pc, #524]	; (ff68 <process_ble_packet+0x7b8>)
    fd5c:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
    fd5e:	4b81      	ldr	r3, [pc, #516]	; (ff64 <process_ble_packet+0x7b4>)
    fd60:	781b      	ldrb	r3, [r3, #0]
    fd62:	115b      	asrs	r3, r3, #5
    fd64:	b2db      	uxtb	r3, r3
    fd66:	2201      	movs	r2, #1
    fd68:	4013      	ands	r3, r2
    fd6a:	b2da      	uxtb	r2, r3
    fd6c:	4b7f      	ldr	r3, [pc, #508]	; (ff6c <process_ble_packet+0x7bc>)
    fd6e:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
    fd70:	4b7c      	ldr	r3, [pc, #496]	; (ff64 <process_ble_packet+0x7b4>)
    fd72:	781b      	ldrb	r3, [r3, #0]
    fd74:	119b      	asrs	r3, r3, #6
    fd76:	b2db      	uxtb	r3, r3
    fd78:	2201      	movs	r2, #1
    fd7a:	4013      	ands	r3, r2
    fd7c:	b2da      	uxtb	r2, r3
    fd7e:	4b7c      	ldr	r3, [pc, #496]	; (ff70 <process_ble_packet+0x7c0>)
    fd80:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
    fd82:	4b78      	ldr	r3, [pc, #480]	; (ff64 <process_ble_packet+0x7b4>)
    fd84:	781b      	ldrb	r3, [r3, #0]
    fd86:	09db      	lsrs	r3, r3, #7
    fd88:	b2da      	uxtb	r2, r3
    fd8a:	4b7a      	ldr	r3, [pc, #488]	; (ff74 <process_ble_packet+0x7c4>)
    fd8c:	701a      	strb	r2, [r3, #0]
			Static_RGB.LR = (uint16_t)((float)ble_recieve_packet.payload[1] * 257);
    fd8e:	4b74      	ldr	r3, [pc, #464]	; (ff60 <process_ble_packet+0x7b0>)
    fd90:	78da      	ldrb	r2, [r3, #3]
    fd92:	4b79      	ldr	r3, [pc, #484]	; (ff78 <process_ble_packet+0x7c8>)
    fd94:	0010      	movs	r0, r2
    fd96:	4798      	blx	r3
    fd98:	1c02      	adds	r2, r0, #0
    fd9a:	4b7d      	ldr	r3, [pc, #500]	; (ff90 <process_ble_packet+0x7e0>)
    fd9c:	497d      	ldr	r1, [pc, #500]	; (ff94 <process_ble_packet+0x7e4>)
    fd9e:	1c10      	adds	r0, r2, #0
    fda0:	4798      	blx	r3
    fda2:	1c03      	adds	r3, r0, #0
    fda4:	1c1a      	adds	r2, r3, #0
    fda6:	4b7c      	ldr	r3, [pc, #496]	; (ff98 <process_ble_packet+0x7e8>)
    fda8:	1c10      	adds	r0, r2, #0
    fdaa:	4798      	blx	r3
    fdac:	0003      	movs	r3, r0
    fdae:	b29a      	uxth	r2, r3
    fdb0:	4b7a      	ldr	r3, [pc, #488]	; (ff9c <process_ble_packet+0x7ec>)
    fdb2:	801a      	strh	r2, [r3, #0]
			Static_RGB.LG = (uint16_t)((float)ble_recieve_packet.payload[2] * 257);
    fdb4:	4b6a      	ldr	r3, [pc, #424]	; (ff60 <process_ble_packet+0x7b0>)
    fdb6:	791a      	ldrb	r2, [r3, #4]
    fdb8:	4b6f      	ldr	r3, [pc, #444]	; (ff78 <process_ble_packet+0x7c8>)
    fdba:	0010      	movs	r0, r2
    fdbc:	4798      	blx	r3
    fdbe:	1c02      	adds	r2, r0, #0
    fdc0:	4b73      	ldr	r3, [pc, #460]	; (ff90 <process_ble_packet+0x7e0>)
    fdc2:	4974      	ldr	r1, [pc, #464]	; (ff94 <process_ble_packet+0x7e4>)
    fdc4:	1c10      	adds	r0, r2, #0
    fdc6:	4798      	blx	r3
    fdc8:	1c03      	adds	r3, r0, #0
    fdca:	1c1a      	adds	r2, r3, #0
    fdcc:	4b72      	ldr	r3, [pc, #456]	; (ff98 <process_ble_packet+0x7e8>)
    fdce:	1c10      	adds	r0, r2, #0
    fdd0:	4798      	blx	r3
    fdd2:	0003      	movs	r3, r0
    fdd4:	b29a      	uxth	r2, r3
    fdd6:	4b71      	ldr	r3, [pc, #452]	; (ff9c <process_ble_packet+0x7ec>)
    fdd8:	805a      	strh	r2, [r3, #2]
			Static_RGB.LB = (uint16_t)((float)ble_recieve_packet.payload[3] * 257);
    fdda:	4b61      	ldr	r3, [pc, #388]	; (ff60 <process_ble_packet+0x7b0>)
    fddc:	795a      	ldrb	r2, [r3, #5]
    fdde:	4b66      	ldr	r3, [pc, #408]	; (ff78 <process_ble_packet+0x7c8>)
    fde0:	0010      	movs	r0, r2
    fde2:	4798      	blx	r3
    fde4:	1c02      	adds	r2, r0, #0
    fde6:	4b6a      	ldr	r3, [pc, #424]	; (ff90 <process_ble_packet+0x7e0>)
    fde8:	496a      	ldr	r1, [pc, #424]	; (ff94 <process_ble_packet+0x7e4>)
    fdea:	1c10      	adds	r0, r2, #0
    fdec:	4798      	blx	r3
    fdee:	1c03      	adds	r3, r0, #0
    fdf0:	1c1a      	adds	r2, r3, #0
    fdf2:	4b69      	ldr	r3, [pc, #420]	; (ff98 <process_ble_packet+0x7e8>)
    fdf4:	1c10      	adds	r0, r2, #0
    fdf6:	4798      	blx	r3
    fdf8:	0003      	movs	r3, r0
    fdfa:	b29a      	uxth	r2, r3
    fdfc:	4b67      	ldr	r3, [pc, #412]	; (ff9c <process_ble_packet+0x7ec>)
    fdfe:	809a      	strh	r2, [r3, #4]
			Static_RGB.RR = (uint16_t)((float)ble_recieve_packet.payload[4] * 257);
    fe00:	4b57      	ldr	r3, [pc, #348]	; (ff60 <process_ble_packet+0x7b0>)
    fe02:	799a      	ldrb	r2, [r3, #6]
    fe04:	4b5c      	ldr	r3, [pc, #368]	; (ff78 <process_ble_packet+0x7c8>)
    fe06:	0010      	movs	r0, r2
    fe08:	4798      	blx	r3
    fe0a:	1c02      	adds	r2, r0, #0
    fe0c:	4b60      	ldr	r3, [pc, #384]	; (ff90 <process_ble_packet+0x7e0>)
    fe0e:	4961      	ldr	r1, [pc, #388]	; (ff94 <process_ble_packet+0x7e4>)
    fe10:	1c10      	adds	r0, r2, #0
    fe12:	4798      	blx	r3
    fe14:	1c03      	adds	r3, r0, #0
    fe16:	1c1a      	adds	r2, r3, #0
    fe18:	4b5f      	ldr	r3, [pc, #380]	; (ff98 <process_ble_packet+0x7e8>)
    fe1a:	1c10      	adds	r0, r2, #0
    fe1c:	4798      	blx	r3
    fe1e:	0003      	movs	r3, r0
    fe20:	b29a      	uxth	r2, r3
    fe22:	4b5e      	ldr	r3, [pc, #376]	; (ff9c <process_ble_packet+0x7ec>)
    fe24:	80da      	strh	r2, [r3, #6]
			Static_RGB.RG = (uint16_t)((float)ble_recieve_packet.payload[5] * 257);
    fe26:	4b4e      	ldr	r3, [pc, #312]	; (ff60 <process_ble_packet+0x7b0>)
    fe28:	79da      	ldrb	r2, [r3, #7]
    fe2a:	4b53      	ldr	r3, [pc, #332]	; (ff78 <process_ble_packet+0x7c8>)
    fe2c:	0010      	movs	r0, r2
    fe2e:	4798      	blx	r3
    fe30:	1c02      	adds	r2, r0, #0
    fe32:	4b57      	ldr	r3, [pc, #348]	; (ff90 <process_ble_packet+0x7e0>)
    fe34:	4957      	ldr	r1, [pc, #348]	; (ff94 <process_ble_packet+0x7e4>)
    fe36:	1c10      	adds	r0, r2, #0
    fe38:	4798      	blx	r3
    fe3a:	1c03      	adds	r3, r0, #0
    fe3c:	1c1a      	adds	r2, r3, #0
    fe3e:	4b56      	ldr	r3, [pc, #344]	; (ff98 <process_ble_packet+0x7e8>)
    fe40:	1c10      	adds	r0, r2, #0
    fe42:	4798      	blx	r3
    fe44:	0003      	movs	r3, r0
    fe46:	b29a      	uxth	r2, r3
    fe48:	4b54      	ldr	r3, [pc, #336]	; (ff9c <process_ble_packet+0x7ec>)
    fe4a:	811a      	strh	r2, [r3, #8]
			Static_RGB.RB = (uint16_t)((float)ble_recieve_packet.payload[6] * 257);
    fe4c:	4b44      	ldr	r3, [pc, #272]	; (ff60 <process_ble_packet+0x7b0>)
    fe4e:	7a1a      	ldrb	r2, [r3, #8]
    fe50:	4b49      	ldr	r3, [pc, #292]	; (ff78 <process_ble_packet+0x7c8>)
    fe52:	0010      	movs	r0, r2
    fe54:	4798      	blx	r3
    fe56:	1c02      	adds	r2, r0, #0
    fe58:	4b4d      	ldr	r3, [pc, #308]	; (ff90 <process_ble_packet+0x7e0>)
    fe5a:	494e      	ldr	r1, [pc, #312]	; (ff94 <process_ble_packet+0x7e4>)
    fe5c:	1c10      	adds	r0, r2, #0
    fe5e:	4798      	blx	r3
    fe60:	1c03      	adds	r3, r0, #0
    fe62:	1c1a      	adds	r2, r3, #0
    fe64:	4b4c      	ldr	r3, [pc, #304]	; (ff98 <process_ble_packet+0x7e8>)
    fe66:	1c10      	adds	r0, r2, #0
    fe68:	4798      	blx	r3
    fe6a:	0003      	movs	r3, r0
    fe6c:	b29a      	uxth	r2, r3
    fe6e:	4b4b      	ldr	r3, [pc, #300]	; (ff9c <process_ble_packet+0x7ec>)
    fe70:	815a      	strh	r2, [r3, #10]
			save_led_data();
    fe72:	4b46      	ldr	r3, [pc, #280]	; (ff8c <process_ble_packet+0x7dc>)
    fe74:	4798      	blx	r3
			break;
    fe76:	e185      	b.n	10184 <process_ble_packet+0x9d4>
		case Apply_Control_Settings:
			AUX_ENABLED = (ble_recieve_packet.payload[0]&0x80)>>7;
    fe78:	4b39      	ldr	r3, [pc, #228]	; (ff60 <process_ble_packet+0x7b0>)
    fe7a:	789b      	ldrb	r3, [r3, #2]
    fe7c:	09db      	lsrs	r3, r3, #7
    fe7e:	b2db      	uxtb	r3, r3
    fe80:	1e5a      	subs	r2, r3, #1
    fe82:	4193      	sbcs	r3, r2
    fe84:	b2da      	uxtb	r2, r3
    fe86:	4b46      	ldr	r3, [pc, #280]	; (ffa0 <process_ble_packet+0x7f0>)
    fe88:	701a      	strb	r2, [r3, #0]
			TURN_ENABLED = (ble_recieve_packet.payload[0]&0x40)>>6;
    fe8a:	4b35      	ldr	r3, [pc, #212]	; (ff60 <process_ble_packet+0x7b0>)
    fe8c:	789b      	ldrb	r3, [r3, #2]
    fe8e:	119b      	asrs	r3, r3, #6
    fe90:	2201      	movs	r2, #1
    fe92:	4013      	ands	r3, r2
    fe94:	1e5a      	subs	r2, r3, #1
    fe96:	4193      	sbcs	r3, r2
    fe98:	b2da      	uxtb	r2, r3
    fe9a:	4b42      	ldr	r3, [pc, #264]	; (ffa4 <process_ble_packet+0x7f4>)
    fe9c:	701a      	strb	r2, [r3, #0]
			auxControlType = (ble_recieve_packet.payload[0]&0x0F);
    fe9e:	4b30      	ldr	r3, [pc, #192]	; (ff60 <process_ble_packet+0x7b0>)
    fea0:	789b      	ldrb	r3, [r3, #2]
    fea2:	220f      	movs	r2, #15
    fea4:	4013      	ands	r3, r2
    fea6:	b2da      	uxtb	r2, r3
    fea8:	4b3f      	ldr	r3, [pc, #252]	; (ffa8 <process_ble_packet+0x7f8>)
    feaa:	701a      	strb	r2, [r3, #0]
			auxTimedDuration = (ble_recieve_packet.payload[1]&0xFF);
    feac:	4b2c      	ldr	r3, [pc, #176]	; (ff60 <process_ble_packet+0x7b0>)
    feae:	78da      	ldrb	r2, [r3, #3]
    feb0:	4b3e      	ldr	r3, [pc, #248]	; (ffac <process_ble_packet+0x7fc>)
    feb2:	701a      	strb	r2, [r3, #0]
			single_aux_control = (ble_recieve_packet.payload[2]&0xF0)>>4;
    feb4:	4b2a      	ldr	r3, [pc, #168]	; (ff60 <process_ble_packet+0x7b0>)
    feb6:	791b      	ldrb	r3, [r3, #4]
    feb8:	091b      	lsrs	r3, r3, #4
    feba:	b2da      	uxtb	r2, r3
    febc:	4b3c      	ldr	r3, [pc, #240]	; (ffb0 <process_ble_packet+0x800>)
    febe:	701a      	strb	r2, [r3, #0]
			single_all_control = (ble_recieve_packet.payload[2]&0x0F);
    fec0:	4b27      	ldr	r3, [pc, #156]	; (ff60 <process_ble_packet+0x7b0>)
    fec2:	791b      	ldrb	r3, [r3, #4]
    fec4:	220f      	movs	r2, #15
    fec6:	4013      	ands	r3, r2
    fec8:	b2da      	uxtb	r2, r3
    feca:	4b3a      	ldr	r3, [pc, #232]	; (ffb4 <process_ble_packet+0x804>)
    fecc:	701a      	strb	r2, [r3, #0]
			single_head_control = (ble_recieve_packet.payload[3]&0xF0)>>4;
    fece:	4b24      	ldr	r3, [pc, #144]	; (ff60 <process_ble_packet+0x7b0>)
    fed0:	795b      	ldrb	r3, [r3, #5]
    fed2:	091b      	lsrs	r3, r3, #4
    fed4:	b2da      	uxtb	r2, r3
    fed6:	4b38      	ldr	r3, [pc, #224]	; (ffb8 <process_ble_packet+0x808>)
    fed8:	701a      	strb	r2, [r3, #0]
			single_side_control = (ble_recieve_packet.payload[3]&0x0F);
    feda:	4b21      	ldr	r3, [pc, #132]	; (ff60 <process_ble_packet+0x7b0>)
    fedc:	795b      	ldrb	r3, [r3, #5]
    fede:	220f      	movs	r2, #15
    fee0:	4013      	ands	r3, r2
    fee2:	b2da      	uxtb	r2, r3
    fee4:	4b35      	ldr	r3, [pc, #212]	; (ffbc <process_ble_packet+0x80c>)
    fee6:	701a      	strb	r2, [r3, #0]
			single_down_control = (ble_recieve_packet.payload[4]&0xF0)>>4;
    fee8:	4b1d      	ldr	r3, [pc, #116]	; (ff60 <process_ble_packet+0x7b0>)
    feea:	799b      	ldrb	r3, [r3, #6]
    feec:	091b      	lsrs	r3, r3, #4
    feee:	b2da      	uxtb	r2, r3
    fef0:	4b33      	ldr	r3, [pc, #204]	; (ffc0 <process_ble_packet+0x810>)
    fef2:	701a      	strb	r2, [r3, #0]
			single_up_control = (ble_recieve_packet.payload[4]&0x0F);
    fef4:	4b1a      	ldr	r3, [pc, #104]	; (ff60 <process_ble_packet+0x7b0>)
    fef6:	799b      	ldrb	r3, [r3, #6]
    fef8:	220f      	movs	r2, #15
    fefa:	4013      	ands	r3, r2
    fefc:	b2da      	uxtb	r2, r3
    fefe:	4b31      	ldr	r3, [pc, #196]	; (ffc4 <process_ble_packet+0x814>)
    ff00:	701a      	strb	r2, [r3, #0]
			dual_aux_control = (ble_recieve_packet.payload[5]&0xF0)>>4;
    ff02:	4b17      	ldr	r3, [pc, #92]	; (ff60 <process_ble_packet+0x7b0>)
    ff04:	79db      	ldrb	r3, [r3, #7]
    ff06:	091b      	lsrs	r3, r3, #4
    ff08:	b2da      	uxtb	r2, r3
    ff0a:	4b2f      	ldr	r3, [pc, #188]	; (ffc8 <process_ble_packet+0x818>)
    ff0c:	701a      	strb	r2, [r3, #0]
			dual_all_control = (ble_recieve_packet.payload[5]&0x0F);
    ff0e:	4b14      	ldr	r3, [pc, #80]	; (ff60 <process_ble_packet+0x7b0>)
    ff10:	79db      	ldrb	r3, [r3, #7]
    ff12:	220f      	movs	r2, #15
    ff14:	4013      	ands	r3, r2
    ff16:	b2da      	uxtb	r2, r3
    ff18:	4b2c      	ldr	r3, [pc, #176]	; (ffcc <process_ble_packet+0x81c>)
    ff1a:	701a      	strb	r2, [r3, #0]
			dual_head_control = (ble_recieve_packet.payload[6]&0xF0)>>4;
    ff1c:	4b10      	ldr	r3, [pc, #64]	; (ff60 <process_ble_packet+0x7b0>)
    ff1e:	7a1b      	ldrb	r3, [r3, #8]
    ff20:	091b      	lsrs	r3, r3, #4
    ff22:	b2da      	uxtb	r2, r3
    ff24:	4b2a      	ldr	r3, [pc, #168]	; (ffd0 <process_ble_packet+0x820>)
    ff26:	701a      	strb	r2, [r3, #0]
			dual_side_control = (ble_recieve_packet.payload[6]&0x0F);
    ff28:	4b0d      	ldr	r3, [pc, #52]	; (ff60 <process_ble_packet+0x7b0>)
    ff2a:	7a1b      	ldrb	r3, [r3, #8]
    ff2c:	220f      	movs	r2, #15
    ff2e:	4013      	ands	r3, r2
    ff30:	b2da      	uxtb	r2, r3
    ff32:	4b28      	ldr	r3, [pc, #160]	; (ffd4 <process_ble_packet+0x824>)
    ff34:	701a      	strb	r2, [r3, #0]
			dual_down_control = (ble_recieve_packet.payload[7]&0xF0)>>4;
    ff36:	4b0a      	ldr	r3, [pc, #40]	; (ff60 <process_ble_packet+0x7b0>)
    ff38:	7a5b      	ldrb	r3, [r3, #9]
    ff3a:	091b      	lsrs	r3, r3, #4
    ff3c:	b2da      	uxtb	r2, r3
    ff3e:	4b26      	ldr	r3, [pc, #152]	; (ffd8 <process_ble_packet+0x828>)
    ff40:	701a      	strb	r2, [r3, #0]
			dual_up_control = (ble_recieve_packet.payload[7]&0x0F);
    ff42:	4b07      	ldr	r3, [pc, #28]	; (ff60 <process_ble_packet+0x7b0>)
    ff44:	7a5b      	ldrb	r3, [r3, #9]
    ff46:	220f      	movs	r2, #15
    ff48:	4013      	ands	r3, r2
    ff4a:	b2da      	uxtb	r2, r3
    ff4c:	4b23      	ldr	r3, [pc, #140]	; (ffdc <process_ble_packet+0x82c>)
    ff4e:	701a      	strb	r2, [r3, #0]
			save_orientation_controls_remote_esc();
    ff50:	4b23      	ldr	r3, [pc, #140]	; (ffe0 <process_ble_packet+0x830>)
    ff52:	4798      	blx	r3
			break;
    ff54:	e116      	b.n	10184 <process_ble_packet+0x9d4>
    ff56:	46c0      	nop			; (mov r8, r8)
    ff58:	200000a3 	.word	0x200000a3
    ff5c:	2000001b 	.word	0x2000001b
    ff60:	200004d4 	.word	0x200004d4
    ff64:	20000325 	.word	0x20000325
    ff68:	200000a2 	.word	0x200000a2
    ff6c:	20000322 	.word	0x20000322
    ff70:	20000323 	.word	0x20000323
    ff74:	20000324 	.word	0x20000324
    ff78:	000152c1 	.word	0x000152c1
    ff7c:	00014889 	.word	0x00014889
    ff80:	42c80000 	.word	0x42c80000
    ff84:	20000028 	.word	0x20000028
    ff88:	2000004c 	.word	0x2000004c
    ff8c:	0000e629 	.word	0x0000e629
    ff90:	00014c69 	.word	0x00014c69
    ff94:	43808000 	.word	0x43808000
    ff98:	000144f9 	.word	0x000144f9
    ff9c:	2000001c 	.word	0x2000001c
    ffa0:	20000375 	.word	0x20000375
    ffa4:	20000376 	.word	0x20000376
    ffa8:	20000378 	.word	0x20000378
    ffac:	20000379 	.word	0x20000379
    ffb0:	2000037a 	.word	0x2000037a
    ffb4:	2000037b 	.word	0x2000037b
    ffb8:	2000037c 	.word	0x2000037c
    ffbc:	2000037d 	.word	0x2000037d
    ffc0:	2000037f 	.word	0x2000037f
    ffc4:	2000037e 	.word	0x2000037e
    ffc8:	20000380 	.word	0x20000380
    ffcc:	20000381 	.word	0x20000381
    ffd0:	20000382 	.word	0x20000382
    ffd4:	20000383 	.word	0x20000383
    ffd8:	20000385 	.word	0x20000385
    ffdc:	20000384 	.word	0x20000384
    ffe0:	0000f109 	.word	0x0000f109
		case Custom_Values:
			LIGHTS_ON = 1;
    ffe4:	4b69      	ldr	r3, [pc, #420]	; (1018c <process_ble_packet+0x9dc>)
    ffe6:	2201      	movs	r2, #1
    ffe8:	701a      	strb	r2, [r3, #0]
			light_mode = MODE_CUSTOM;
    ffea:	4b69      	ldr	r3, [pc, #420]	; (10190 <process_ble_packet+0x9e0>)
    ffec:	2208      	movs	r2, #8
    ffee:	701a      	strb	r2, [r3, #0]
			SWITCHES = ble_recieve_packet.payload[0];
    fff0:	4b68      	ldr	r3, [pc, #416]	; (10194 <process_ble_packet+0x9e4>)
    fff2:	789a      	ldrb	r2, [r3, #2]
    fff4:	4b68      	ldr	r3, [pc, #416]	; (10198 <process_ble_packet+0x9e8>)
    fff6:	701a      	strb	r2, [r3, #0]
			SIDELIGHTS = (SWITCHES & 0x10) >> 4;
    fff8:	4b67      	ldr	r3, [pc, #412]	; (10198 <process_ble_packet+0x9e8>)
    fffa:	781b      	ldrb	r3, [r3, #0]
    fffc:	111b      	asrs	r3, r3, #4
    fffe:	b2db      	uxtb	r3, r3
   10000:	2201      	movs	r2, #1
   10002:	4013      	ands	r3, r2
   10004:	b2da      	uxtb	r2, r3
   10006:	4b65      	ldr	r3, [pc, #404]	; (1019c <process_ble_packet+0x9ec>)
   10008:	701a      	strb	r2, [r3, #0]
			HEADLIGHTS = (SWITCHES & 0x20) >> 5;
   1000a:	4b63      	ldr	r3, [pc, #396]	; (10198 <process_ble_packet+0x9e8>)
   1000c:	781b      	ldrb	r3, [r3, #0]
   1000e:	115b      	asrs	r3, r3, #5
   10010:	b2db      	uxtb	r3, r3
   10012:	2201      	movs	r2, #1
   10014:	4013      	ands	r3, r2
   10016:	b2da      	uxtb	r2, r3
   10018:	4b61      	ldr	r3, [pc, #388]	; (101a0 <process_ble_packet+0x9f0>)
   1001a:	701a      	strb	r2, [r3, #0]
			LIGHT_CONTROLLED = (SWITCHES & 0x40) >> 6;
   1001c:	4b5e      	ldr	r3, [pc, #376]	; (10198 <process_ble_packet+0x9e8>)
   1001e:	781b      	ldrb	r3, [r3, #0]
   10020:	119b      	asrs	r3, r3, #6
   10022:	b2db      	uxtb	r3, r3
   10024:	2201      	movs	r2, #1
   10026:	4013      	ands	r3, r2
   10028:	b2da      	uxtb	r2, r3
   1002a:	4b5e      	ldr	r3, [pc, #376]	; (101a4 <process_ble_packet+0x9f4>)
   1002c:	701a      	strb	r2, [r3, #0]
			IMU_CONTROLED = (SWITCHES & 0x80) >> 7;
   1002e:	4b5a      	ldr	r3, [pc, #360]	; (10198 <process_ble_packet+0x9e8>)
   10030:	781b      	ldrb	r3, [r3, #0]
   10032:	09db      	lsrs	r3, r3, #7
   10034:	b2da      	uxtb	r2, r3
   10036:	4b5c      	ldr	r3, [pc, #368]	; (101a8 <process_ble_packet+0x9f8>)
   10038:	701a      	strb	r2, [r3, #0]
			ColorBase[MODE_CUSTOM] = (SWITCHES & 0x0F);
   1003a:	4b57      	ldr	r3, [pc, #348]	; (10198 <process_ble_packet+0x9e8>)
   1003c:	781b      	ldrb	r3, [r3, #0]
   1003e:	220f      	movs	r2, #15
   10040:	4013      	ands	r3, r2
   10042:	b2da      	uxtb	r2, r3
   10044:	4b59      	ldr	r3, [pc, #356]	; (101ac <process_ble_packet+0x9fc>)
   10046:	721a      	strb	r2, [r3, #8]
			RateBase[MODE_CUSTOM] = (ble_recieve_packet.payload[1] & 0xF0) >> 4;
   10048:	4b52      	ldr	r3, [pc, #328]	; (10194 <process_ble_packet+0x9e4>)
   1004a:	78db      	ldrb	r3, [r3, #3]
   1004c:	091b      	lsrs	r3, r3, #4
   1004e:	b2da      	uxtb	r2, r3
   10050:	4b57      	ldr	r3, [pc, #348]	; (101b0 <process_ble_packet+0xa00>)
   10052:	721a      	strb	r2, [r3, #8]
			BrightBase[MODE_CUSTOM] = (ble_recieve_packet.payload[1] & 0x0F);
   10054:	4b4f      	ldr	r3, [pc, #316]	; (10194 <process_ble_packet+0x9e4>)
   10056:	78db      	ldrb	r3, [r3, #3]
   10058:	220f      	movs	r2, #15
   1005a:	4013      	ands	r3, r2
   1005c:	b2da      	uxtb	r2, r3
   1005e:	4b55      	ldr	r3, [pc, #340]	; (101b4 <process_ble_packet+0xa04>)
   10060:	721a      	strb	r2, [r3, #8]
			Custom_RGB.LR = (uint16_t)((float)ble_recieve_packet.payload[2] * 257);
   10062:	4b4c      	ldr	r3, [pc, #304]	; (10194 <process_ble_packet+0x9e4>)
   10064:	791a      	ldrb	r2, [r3, #4]
   10066:	4b54      	ldr	r3, [pc, #336]	; (101b8 <process_ble_packet+0xa08>)
   10068:	0010      	movs	r0, r2
   1006a:	4798      	blx	r3
   1006c:	1c02      	adds	r2, r0, #0
   1006e:	4b53      	ldr	r3, [pc, #332]	; (101bc <process_ble_packet+0xa0c>)
   10070:	4953      	ldr	r1, [pc, #332]	; (101c0 <process_ble_packet+0xa10>)
   10072:	1c10      	adds	r0, r2, #0
   10074:	4798      	blx	r3
   10076:	1c03      	adds	r3, r0, #0
   10078:	1c1a      	adds	r2, r3, #0
   1007a:	4b52      	ldr	r3, [pc, #328]	; (101c4 <process_ble_packet+0xa14>)
   1007c:	1c10      	adds	r0, r2, #0
   1007e:	4798      	blx	r3
   10080:	0003      	movs	r3, r0
   10082:	b29a      	uxth	r2, r3
   10084:	4b50      	ldr	r3, [pc, #320]	; (101c8 <process_ble_packet+0xa18>)
   10086:	801a      	strh	r2, [r3, #0]
			Custom_RGB.LG = (uint16_t)((float)ble_recieve_packet.payload[3] * 257);
   10088:	4b42      	ldr	r3, [pc, #264]	; (10194 <process_ble_packet+0x9e4>)
   1008a:	795a      	ldrb	r2, [r3, #5]
   1008c:	4b4a      	ldr	r3, [pc, #296]	; (101b8 <process_ble_packet+0xa08>)
   1008e:	0010      	movs	r0, r2
   10090:	4798      	blx	r3
   10092:	1c02      	adds	r2, r0, #0
   10094:	4b49      	ldr	r3, [pc, #292]	; (101bc <process_ble_packet+0xa0c>)
   10096:	494a      	ldr	r1, [pc, #296]	; (101c0 <process_ble_packet+0xa10>)
   10098:	1c10      	adds	r0, r2, #0
   1009a:	4798      	blx	r3
   1009c:	1c03      	adds	r3, r0, #0
   1009e:	1c1a      	adds	r2, r3, #0
   100a0:	4b48      	ldr	r3, [pc, #288]	; (101c4 <process_ble_packet+0xa14>)
   100a2:	1c10      	adds	r0, r2, #0
   100a4:	4798      	blx	r3
   100a6:	0003      	movs	r3, r0
   100a8:	b29a      	uxth	r2, r3
   100aa:	4b47      	ldr	r3, [pc, #284]	; (101c8 <process_ble_packet+0xa18>)
   100ac:	805a      	strh	r2, [r3, #2]
			Custom_RGB.LB = (uint16_t)((float)ble_recieve_packet.payload[4] * 257);
   100ae:	4b39      	ldr	r3, [pc, #228]	; (10194 <process_ble_packet+0x9e4>)
   100b0:	799a      	ldrb	r2, [r3, #6]
   100b2:	4b41      	ldr	r3, [pc, #260]	; (101b8 <process_ble_packet+0xa08>)
   100b4:	0010      	movs	r0, r2
   100b6:	4798      	blx	r3
   100b8:	1c02      	adds	r2, r0, #0
   100ba:	4b40      	ldr	r3, [pc, #256]	; (101bc <process_ble_packet+0xa0c>)
   100bc:	4940      	ldr	r1, [pc, #256]	; (101c0 <process_ble_packet+0xa10>)
   100be:	1c10      	adds	r0, r2, #0
   100c0:	4798      	blx	r3
   100c2:	1c03      	adds	r3, r0, #0
   100c4:	1c1a      	adds	r2, r3, #0
   100c6:	4b3f      	ldr	r3, [pc, #252]	; (101c4 <process_ble_packet+0xa14>)
   100c8:	1c10      	adds	r0, r2, #0
   100ca:	4798      	blx	r3
   100cc:	0003      	movs	r3, r0
   100ce:	b29a      	uxth	r2, r3
   100d0:	4b3d      	ldr	r3, [pc, #244]	; (101c8 <process_ble_packet+0xa18>)
   100d2:	809a      	strh	r2, [r3, #4]
			Custom_RGB.RR = (uint16_t)((float)ble_recieve_packet.payload[5] * 257);
   100d4:	4b2f      	ldr	r3, [pc, #188]	; (10194 <process_ble_packet+0x9e4>)
   100d6:	79da      	ldrb	r2, [r3, #7]
   100d8:	4b37      	ldr	r3, [pc, #220]	; (101b8 <process_ble_packet+0xa08>)
   100da:	0010      	movs	r0, r2
   100dc:	4798      	blx	r3
   100de:	1c02      	adds	r2, r0, #0
   100e0:	4b36      	ldr	r3, [pc, #216]	; (101bc <process_ble_packet+0xa0c>)
   100e2:	4937      	ldr	r1, [pc, #220]	; (101c0 <process_ble_packet+0xa10>)
   100e4:	1c10      	adds	r0, r2, #0
   100e6:	4798      	blx	r3
   100e8:	1c03      	adds	r3, r0, #0
   100ea:	1c1a      	adds	r2, r3, #0
   100ec:	4b35      	ldr	r3, [pc, #212]	; (101c4 <process_ble_packet+0xa14>)
   100ee:	1c10      	adds	r0, r2, #0
   100f0:	4798      	blx	r3
   100f2:	0003      	movs	r3, r0
   100f4:	b29a      	uxth	r2, r3
   100f6:	4b34      	ldr	r3, [pc, #208]	; (101c8 <process_ble_packet+0xa18>)
   100f8:	80da      	strh	r2, [r3, #6]
			Custom_RGB.RG = (uint16_t)((float)ble_recieve_packet.payload[6] * 257);
   100fa:	4b26      	ldr	r3, [pc, #152]	; (10194 <process_ble_packet+0x9e4>)
   100fc:	7a1a      	ldrb	r2, [r3, #8]
   100fe:	4b2e      	ldr	r3, [pc, #184]	; (101b8 <process_ble_packet+0xa08>)
   10100:	0010      	movs	r0, r2
   10102:	4798      	blx	r3
   10104:	1c02      	adds	r2, r0, #0
   10106:	4b2d      	ldr	r3, [pc, #180]	; (101bc <process_ble_packet+0xa0c>)
   10108:	492d      	ldr	r1, [pc, #180]	; (101c0 <process_ble_packet+0xa10>)
   1010a:	1c10      	adds	r0, r2, #0
   1010c:	4798      	blx	r3
   1010e:	1c03      	adds	r3, r0, #0
   10110:	1c1a      	adds	r2, r3, #0
   10112:	4b2c      	ldr	r3, [pc, #176]	; (101c4 <process_ble_packet+0xa14>)
   10114:	1c10      	adds	r0, r2, #0
   10116:	4798      	blx	r3
   10118:	0003      	movs	r3, r0
   1011a:	b29a      	uxth	r2, r3
   1011c:	4b2a      	ldr	r3, [pc, #168]	; (101c8 <process_ble_packet+0xa18>)
   1011e:	811a      	strh	r2, [r3, #8]
			Custom_RGB.RB = (uint16_t)((float)ble_recieve_packet.payload[7] * 257);
   10120:	4b1c      	ldr	r3, [pc, #112]	; (10194 <process_ble_packet+0x9e4>)
   10122:	7a5a      	ldrb	r2, [r3, #9]
   10124:	4b24      	ldr	r3, [pc, #144]	; (101b8 <process_ble_packet+0xa08>)
   10126:	0010      	movs	r0, r2
   10128:	4798      	blx	r3
   1012a:	1c02      	adds	r2, r0, #0
   1012c:	4b23      	ldr	r3, [pc, #140]	; (101bc <process_ble_packet+0xa0c>)
   1012e:	4924      	ldr	r1, [pc, #144]	; (101c0 <process_ble_packet+0xa10>)
   10130:	1c10      	adds	r0, r2, #0
   10132:	4798      	blx	r3
   10134:	1c03      	adds	r3, r0, #0
   10136:	1c1a      	adds	r2, r3, #0
   10138:	4b22      	ldr	r3, [pc, #136]	; (101c4 <process_ble_packet+0xa14>)
   1013a:	1c10      	adds	r0, r2, #0
   1013c:	4798      	blx	r3
   1013e:	0003      	movs	r3, r0
   10140:	b29a      	uxth	r2, r3
   10142:	4b21      	ldr	r3, [pc, #132]	; (101c8 <process_ble_packet+0xa18>)
   10144:	815a      	strh	r2, [r3, #10]
			RateSens[MODE_CUSTOM] = ((float)(ble_recieve_packet.payload[8]))/100;
   10146:	4b13      	ldr	r3, [pc, #76]	; (10194 <process_ble_packet+0x9e4>)
   10148:	7a9a      	ldrb	r2, [r3, #10]
   1014a:	4b1b      	ldr	r3, [pc, #108]	; (101b8 <process_ble_packet+0xa08>)
   1014c:	0010      	movs	r0, r2
   1014e:	4798      	blx	r3
   10150:	1c02      	adds	r2, r0, #0
   10152:	4b1e      	ldr	r3, [pc, #120]	; (101cc <process_ble_packet+0xa1c>)
   10154:	491e      	ldr	r1, [pc, #120]	; (101d0 <process_ble_packet+0xa20>)
   10156:	1c10      	adds	r0, r2, #0
   10158:	4798      	blx	r3
   1015a:	1c03      	adds	r3, r0, #0
   1015c:	1c1a      	adds	r2, r3, #0
   1015e:	4b1d      	ldr	r3, [pc, #116]	; (101d4 <process_ble_packet+0xa24>)
   10160:	621a      	str	r2, [r3, #32]
			Brightness[MODE_CUSTOM] = ((float)(ble_recieve_packet.payload[9]))/100;
   10162:	4b0c      	ldr	r3, [pc, #48]	; (10194 <process_ble_packet+0x9e4>)
   10164:	7ada      	ldrb	r2, [r3, #11]
   10166:	4b14      	ldr	r3, [pc, #80]	; (101b8 <process_ble_packet+0xa08>)
   10168:	0010      	movs	r0, r2
   1016a:	4798      	blx	r3
   1016c:	1c02      	adds	r2, r0, #0
   1016e:	4b17      	ldr	r3, [pc, #92]	; (101cc <process_ble_packet+0xa1c>)
   10170:	4917      	ldr	r1, [pc, #92]	; (101d0 <process_ble_packet+0xa20>)
   10172:	1c10      	adds	r0, r2, #0
   10174:	4798      	blx	r3
   10176:	1c03      	adds	r3, r0, #0
   10178:	1c1a      	adds	r2, r3, #0
   1017a:	4b17      	ldr	r3, [pc, #92]	; (101d8 <process_ble_packet+0xa28>)
   1017c:	621a      	str	r2, [r3, #32]
			save_led_data();
   1017e:	4b17      	ldr	r3, [pc, #92]	; (101dc <process_ble_packet+0xa2c>)
   10180:	4798      	blx	r3
			break;
   10182:	46c0      	nop			; (mov r8, r8)
	}
}
   10184:	46c0      	nop			; (mov r8, r8)
   10186:	46bd      	mov	sp, r7
   10188:	bd80      	pop	{r7, pc}
   1018a:	46c0      	nop			; (mov r8, r8)
   1018c:	200000a3 	.word	0x200000a3
   10190:	2000001b 	.word	0x2000001b
   10194:	200004d4 	.word	0x200004d4
   10198:	20000325 	.word	0x20000325
   1019c:	200000a2 	.word	0x200000a2
   101a0:	20000322 	.word	0x20000322
   101a4:	20000323 	.word	0x20000323
   101a8:	20000324 	.word	0x20000324
   101ac:	20000070 	.word	0x20000070
   101b0:	20000088 	.word	0x20000088
   101b4:	2000007c 	.word	0x2000007c
   101b8:	000152c1 	.word	0x000152c1
   101bc:	00014c69 	.word	0x00014c69
   101c0:	43808000 	.word	0x43808000
   101c4:	000144f9 	.word	0x000144f9
   101c8:	20000094 	.word	0x20000094
   101cc:	00014889 	.word	0x00014889
   101d0:	42c80000 	.word	0x42c80000
   101d4:	20000028 	.word	0x20000028
   101d8:	2000004c 	.word	0x2000004c
   101dc:	0000e629 	.word	0x0000e629

000101e0 <read_ble_packet>:

void read_ble_packet(){
   101e0:	b580      	push	{r7, lr}
   101e2:	af00      	add	r7, sp, #0
	if(check_ble_packet_recieved()){
   101e4:	4b28      	ldr	r3, [pc, #160]	; (10288 <read_ble_packet+0xa8>)
   101e6:	4798      	blx	r3
   101e8:	1e03      	subs	r3, r0, #0
   101ea:	d023      	beq.n	10234 <read_ble_packet+0x54>
		ble_recieve_packet.size = ble_USART_read_buffer[1];
   101ec:	4b27      	ldr	r3, [pc, #156]	; (1028c <read_ble_packet+0xac>)
   101ee:	785a      	ldrb	r2, [r3, #1]
   101f0:	4b27      	ldr	r3, [pc, #156]	; (10290 <read_ble_packet+0xb0>)
   101f2:	705a      	strb	r2, [r3, #1]
		ble_recieve_packet.ID = ble_USART_read_buffer[2];
   101f4:	4b25      	ldr	r3, [pc, #148]	; (1028c <read_ble_packet+0xac>)
   101f6:	789a      	ldrb	r2, [r3, #2]
   101f8:	4b25      	ldr	r3, [pc, #148]	; (10290 <read_ble_packet+0xb0>)
   101fa:	701a      	strb	r2, [r3, #0]
		memcpy(ble_recieve_packet.payload, ble_USART_read_buffer+3, ble_recieve_packet.size);
   101fc:	4925      	ldr	r1, [pc, #148]	; (10294 <read_ble_packet+0xb4>)
   101fe:	4b24      	ldr	r3, [pc, #144]	; (10290 <read_ble_packet+0xb0>)
   10200:	785b      	ldrb	r3, [r3, #1]
   10202:	001a      	movs	r2, r3
   10204:	4b24      	ldr	r3, [pc, #144]	; (10298 <read_ble_packet+0xb8>)
   10206:	0018      	movs	r0, r3
   10208:	4b24      	ldr	r3, [pc, #144]	; (1029c <read_ble_packet+0xbc>)
   1020a:	4798      	blx	r3
		process_ble_packet();
   1020c:	4b24      	ldr	r3, [pc, #144]	; (102a0 <read_ble_packet+0xc0>)
   1020e:	4798      	blx	r3
			
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE);
   10210:	4b1e      	ldr	r3, [pc, #120]	; (1028c <read_ble_packet+0xac>)
   10212:	2213      	movs	r2, #19
   10214:	2100      	movs	r1, #0
   10216:	0018      	movs	r0, r3
   10218:	4b22      	ldr	r3, [pc, #136]	; (102a4 <read_ble_packet+0xc4>)
   1021a:	4798      	blx	r3
		//Stop listening to the BLE UART
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX);
   1021c:	4b22      	ldr	r3, [pc, #136]	; (102a8 <read_ble_packet+0xc8>)
   1021e:	2100      	movs	r1, #0
   10220:	0018      	movs	r0, r3
   10222:	4b22      	ldr	r3, [pc, #136]	; (102ac <read_ble_packet+0xcc>)
   10224:	4798      	blx	r3
		// Start listening to the BLE UART
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
   10226:	4919      	ldr	r1, [pc, #100]	; (1028c <read_ble_packet+0xac>)
   10228:	4b1f      	ldr	r3, [pc, #124]	; (102a8 <read_ble_packet+0xc8>)
   1022a:	2213      	movs	r2, #19
   1022c:	0018      	movs	r0, r3
   1022e:	4b20      	ldr	r3, [pc, #128]	; (102b0 <read_ble_packet+0xd0>)
   10230:	4798      	blx	r3
		//Stop listening to the BLE UART
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX);
		// Start listening to the BLE UART
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
	}
   10232:	e025      	b.n	10280 <read_ble_packet+0xa0>
	} else if(check_ble_AT_recieved()){
   10234:	4b1f      	ldr	r3, [pc, #124]	; (102b4 <read_ble_packet+0xd4>)
   10236:	4798      	blx	r3
   10238:	1e03      	subs	r3, r0, #0
   1023a:	d021      	beq.n	10280 <read_ble_packet+0xa0>
		if(!BLE_CONFIGURED && OK_EXPECTED){
   1023c:	4b1e      	ldr	r3, [pc, #120]	; (102b8 <read_ble_packet+0xd8>)
   1023e:	781b      	ldrb	r3, [r3, #0]
   10240:	2201      	movs	r2, #1
   10242:	4053      	eors	r3, r2
   10244:	b2db      	uxtb	r3, r3
   10246:	2b00      	cmp	r3, #0
   10248:	d009      	beq.n	1025e <read_ble_packet+0x7e>
   1024a:	4b1c      	ldr	r3, [pc, #112]	; (102bc <read_ble_packet+0xdc>)
   1024c:	781b      	ldrb	r3, [r3, #0]
   1024e:	2b00      	cmp	r3, #0
   10250:	d005      	beq.n	1025e <read_ble_packet+0x7e>
			BLE_CONFIGURED = true;
   10252:	4b19      	ldr	r3, [pc, #100]	; (102b8 <read_ble_packet+0xd8>)
   10254:	2201      	movs	r2, #1
   10256:	701a      	strb	r2, [r3, #0]
			OK_EXPECTED = false;
   10258:	4b18      	ldr	r3, [pc, #96]	; (102bc <read_ble_packet+0xdc>)
   1025a:	2200      	movs	r2, #0
   1025c:	701a      	strb	r2, [r3, #0]
		memset(ble_USART_read_buffer, 0, MAX_BLE_MESSAGE_SIZE);
   1025e:	4b0b      	ldr	r3, [pc, #44]	; (1028c <read_ble_packet+0xac>)
   10260:	2213      	movs	r2, #19
   10262:	2100      	movs	r1, #0
   10264:	0018      	movs	r0, r3
   10266:	4b0f      	ldr	r3, [pc, #60]	; (102a4 <read_ble_packet+0xc4>)
   10268:	4798      	blx	r3
		usart_abort_job(&ble_usart, USART_TRANSCEIVER_RX);
   1026a:	4b0f      	ldr	r3, [pc, #60]	; (102a8 <read_ble_packet+0xc8>)
   1026c:	2100      	movs	r1, #0
   1026e:	0018      	movs	r0, r3
   10270:	4b0e      	ldr	r3, [pc, #56]	; (102ac <read_ble_packet+0xcc>)
   10272:	4798      	blx	r3
		usart_read_buffer_job(&ble_usart, ble_USART_read_buffer, MAX_BLE_MESSAGE_SIZE);
   10274:	4905      	ldr	r1, [pc, #20]	; (1028c <read_ble_packet+0xac>)
   10276:	4b0c      	ldr	r3, [pc, #48]	; (102a8 <read_ble_packet+0xc8>)
   10278:	2213      	movs	r2, #19
   1027a:	0018      	movs	r0, r3
   1027c:	4b0c      	ldr	r3, [pc, #48]	; (102b0 <read_ble_packet+0xd0>)
   1027e:	4798      	blx	r3
   10280:	46c0      	nop			; (mov r8, r8)
   10282:	46bd      	mov	sp, r7
   10284:	bd80      	pop	{r7, pc}
   10286:	46c0      	nop			; (mov r8, r8)
   10288:	0000f77d 	.word	0x0000f77d
   1028c:	20000f08 	.word	0x20000f08
   10290:	200004d4 	.word	0x200004d4
   10294:	20000f0b 	.word	0x20000f0b
   10298:	200004d6 	.word	0x200004d6
   1029c:	000170a5 	.word	0x000170a5
   102a0:	0000f7b1 	.word	0x0000f7b1
   102a4:	000170b7 	.word	0x000170b7
   102a8:	200004a0 	.word	0x200004a0
   102ac:	000066b9 	.word	0x000066b9
   102b0:	00006671 	.word	0x00006671
   102b4:	0000f751 	.word	0x0000f751
   102b8:	200003ad 	.word	0x200003ad
   102bc:	200003b4 	.word	0x200003b4

000102c0 <configure_ADC>:
float getPitch(void);
float updateKalman(float meas, int kalmanIndex);

// Configure the light sensor port as an input
void configure_ADC(void)
{
   102c0:	b580      	push	{r7, lr}
   102c2:	b08e      	sub	sp, #56	; 0x38
   102c4:	af00      	add	r7, sp, #0
	for(int i = 0; i < LGHTsamples; ++i){
   102c6:	2300      	movs	r3, #0
   102c8:	637b      	str	r3, [r7, #52]	; 0x34
   102ca:	e007      	b.n	102dc <configure_ADC+0x1c>
		LGHTaverage[i] = 0;
   102cc:	4b1a      	ldr	r3, [pc, #104]	; (10338 <configure_ADC+0x78>)
   102ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
   102d0:	0052      	lsls	r2, r2, #1
   102d2:	2100      	movs	r1, #0
   102d4:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < LGHTsamples; ++i){
   102d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   102d8:	3301      	adds	r3, #1
   102da:	637b      	str	r3, [r7, #52]	; 0x34
   102dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   102de:	2b95      	cmp	r3, #149	; 0x95
   102e0:	ddf4      	ble.n	102cc <configure_ADC+0xc>
	}

	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
   102e2:	1d3b      	adds	r3, r7, #4
   102e4:	0018      	movs	r0, r3
   102e6:	4b15      	ldr	r3, [pc, #84]	; (1033c <configure_ADC+0x7c>)
   102e8:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_INTVCC1;
   102ea:	1d3b      	adds	r3, r7, #4
   102ec:	2202      	movs	r2, #2
   102ee:	705a      	strb	r2, [r3, #1]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
   102f0:	1d3b      	adds	r3, r7, #4
   102f2:	2210      	movs	r2, #16
   102f4:	711a      	strb	r2, [r3, #4]
	config_adc.differential_mode = DISABLE;
   102f6:	1d3b      	adds	r3, r7, #4
   102f8:	2200      	movs	r2, #0
   102fa:	74da      	strb	r2, [r3, #19]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
   102fc:	1d3b      	adds	r3, r7, #4
   102fe:	22c0      	movs	r2, #192	; 0xc0
   10300:	0152      	lsls	r2, r2, #5
   10302:	81da      	strh	r2, [r3, #14]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN17;
   10304:	1d3b      	adds	r3, r7, #4
   10306:	2211      	movs	r2, #17
   10308:	731a      	strb	r2, [r3, #12]
	config_adc.freerunning = DISABLE;
   1030a:	1d3b      	adds	r3, r7, #4
   1030c:	2200      	movs	r2, #0
   1030e:	751a      	strb	r2, [r3, #20]
	config_adc.run_in_standby = true;
   10310:	1d3b      	adds	r3, r7, #4
   10312:	2201      	movs	r2, #1
   10314:	755a      	strb	r2, [r3, #21]
	config_adc.left_adjust = false;
   10316:	1d3b      	adds	r3, r7, #4
   10318:	2200      	movs	r2, #0
   1031a:	749a      	strb	r2, [r3, #18]
	adc_init(&adc1, ADC, &config_adc);
   1031c:	1d3a      	adds	r2, r7, #4
   1031e:	4908      	ldr	r1, [pc, #32]	; (10340 <configure_ADC+0x80>)
   10320:	4b08      	ldr	r3, [pc, #32]	; (10344 <configure_ADC+0x84>)
   10322:	0018      	movs	r0, r3
   10324:	4b08      	ldr	r3, [pc, #32]	; (10348 <configure_ADC+0x88>)
   10326:	4798      	blx	r3
	adc_enable(&adc1);
   10328:	4b06      	ldr	r3, [pc, #24]	; (10344 <configure_ADC+0x84>)
   1032a:	0018      	movs	r0, r3
   1032c:	4b07      	ldr	r3, [pc, #28]	; (1034c <configure_ADC+0x8c>)
   1032e:	4798      	blx	r3
}
   10330:	46c0      	nop			; (mov r8, r8)
   10332:	46bd      	mov	sp, r7
   10334:	b00e      	add	sp, #56	; 0x38
   10336:	bd80      	pop	{r7, pc}
   10338:	200007dc 	.word	0x200007dc
   1033c:	00002219 	.word	0x00002219
   10340:	42004000 	.word	0x42004000
   10344:	200009b4 	.word	0x200009b4
   10348:	00002869 	.word	0x00002869
   1034c:	00008c5d 	.word	0x00008c5d

00010350 <configure_port_pins>:

// Configure the LED selection port as output
void configure_port_pins(void)
{
   10350:	b580      	push	{r7, lr}
   10352:	b082      	sub	sp, #8
   10354:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
   10356:	1d3b      	adds	r3, r7, #4
   10358:	0018      	movs	r0, r3
   1035a:	4b1a      	ldr	r3, [pc, #104]	; (103c4 <configure_port_pins+0x74>)
   1035c:	4798      	blx	r3
	
	config_port_pin.powersave = false;
   1035e:	1d3b      	adds	r3, r7, #4
   10360:	2200      	movs	r2, #0
   10362:	709a      	strb	r2, [r3, #2]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   10364:	1d3b      	adds	r3, r7, #4
   10366:	2201      	movs	r2, #1
   10368:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PIN_PA06E_TCC1_WO0, &config_port_pin);
   1036a:	1d3b      	adds	r3, r7, #4
   1036c:	0019      	movs	r1, r3
   1036e:	2006      	movs	r0, #6
   10370:	4b15      	ldr	r3, [pc, #84]	; (103c8 <configure_port_pins+0x78>)
   10372:	4798      	blx	r3
	port_pin_set_output_level(PIN_PA06E_TCC1_WO0,false);
   10374:	2100      	movs	r1, #0
   10376:	2006      	movs	r0, #6
   10378:	4b14      	ldr	r3, [pc, #80]	; (103cc <configure_port_pins+0x7c>)
   1037a:	4798      	blx	r3

	config_port_pin.powersave = false;
   1037c:	1d3b      	adds	r3, r7, #4
   1037e:	2200      	movs	r2, #0
   10380:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
   10382:	1d3b      	adds	r3, r7, #4
   10384:	2201      	movs	r2, #1
   10386:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
   10388:	1d3b      	adds	r3, r7, #4
   1038a:	2200      	movs	r2, #0
   1038c:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PPM_IN, &config_port_pin);
   1038e:	1d3b      	adds	r3, r7, #4
   10390:	0019      	movs	r1, r3
   10392:	2022      	movs	r0, #34	; 0x22
   10394:	4b0c      	ldr	r3, [pc, #48]	; (103c8 <configure_port_pins+0x78>)
   10396:	4798      	blx	r3
	
	config_port_pin.powersave = false;
   10398:	1d3b      	adds	r3, r7, #4
   1039a:	2200      	movs	r2, #0
   1039c:	709a      	strb	r2, [r3, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
   1039e:	1d3b      	adds	r3, r7, #4
   103a0:	2200      	movs	r2, #0
   103a2:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
   103a4:	1d3b      	adds	r3, r7, #4
   103a6:	2201      	movs	r2, #1
   103a8:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(AUX_PIN, &config_port_pin);
   103aa:	1d3b      	adds	r3, r7, #4
   103ac:	0019      	movs	r1, r3
   103ae:	2008      	movs	r0, #8
   103b0:	4b05      	ldr	r3, [pc, #20]	; (103c8 <configure_port_pins+0x78>)
   103b2:	4798      	blx	r3
	port_pin_set_output_level(AUX_PIN,true);
   103b4:	2101      	movs	r1, #1
   103b6:	2008      	movs	r0, #8
   103b8:	4b04      	ldr	r3, [pc, #16]	; (103cc <configure_port_pins+0x7c>)
   103ba:	4798      	blx	r3
}
   103bc:	46c0      	nop			; (mov r8, r8)
   103be:	46bd      	mov	sp, r7
   103c0:	b002      	add	sp, #8
   103c2:	bd80      	pop	{r7, pc}
   103c4:	00008d8d 	.word	0x00008d8d
   103c8:	00007205 	.word	0x00007205
   103cc:	00008df5 	.word	0x00008df5

000103d0 <configure_i2c_slave>:
	}
}

// Configure SERCOM1 as I2C slave for VESC communication
void configure_i2c_slave(void)
{	
   103d0:	b580      	push	{r7, lr}
   103d2:	b08a      	sub	sp, #40	; 0x28
   103d4:	af00      	add	r7, sp, #0
	/* Create and initialize config_i2c_slave structure */
	struct i2c_slave_config config_i2c_slave;
	i2c_slave_get_config_defaults(&config_i2c_slave);
   103d6:	003b      	movs	r3, r7
   103d8:	0018      	movs	r0, r3
   103da:	4b0f      	ldr	r3, [pc, #60]	; (10418 <configure_i2c_slave+0x48>)
   103dc:	4798      	blx	r3
	/* Change address and address_mode */
	config_i2c_slave.address        = SLAVE_ADDRESS;
   103de:	003b      	movs	r3, r7
   103e0:	2212      	movs	r2, #18
   103e2:	819a      	strh	r2, [r3, #12]
	config_i2c_slave.address_mode   = I2C_SLAVE_ADDRESS_MODE_MASK;
   103e4:	003b      	movs	r3, r7
   103e6:	2200      	movs	r2, #0
   103e8:	815a      	strh	r2, [r3, #10]
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
   103ea:	003b      	movs	r3, r7
   103ec:	4a0b      	ldr	r2, [pc, #44]	; (1041c <configure_i2c_slave+0x4c>)
   103ee:	61da      	str	r2, [r3, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
   103f0:	003b      	movs	r3, r7
   103f2:	4a0b      	ldr	r2, [pc, #44]	; (10420 <configure_i2c_slave+0x50>)
   103f4:	621a      	str	r2, [r3, #32]
	config_i2c_slave.generator_source = GCLK_GENERATOR_0;
   103f6:	003b      	movs	r3, r7
   103f8:	2200      	movs	r2, #0
   103fa:	765a      	strb	r2, [r3, #25]
	/* Initialize and enable device with config_i2c_slave */
	i2c_slave_init(&i2c_slave_instance, SERCOM1, &config_i2c_slave);
   103fc:	003a      	movs	r2, r7
   103fe:	4909      	ldr	r1, [pc, #36]	; (10424 <configure_i2c_slave+0x54>)
   10400:	4b09      	ldr	r3, [pc, #36]	; (10428 <configure_i2c_slave+0x58>)
   10402:	0018      	movs	r0, r3
   10404:	4b09      	ldr	r3, [pc, #36]	; (1042c <configure_i2c_slave+0x5c>)
   10406:	4798      	blx	r3
	i2c_slave_enable(&i2c_slave_instance);
   10408:	4b07      	ldr	r3, [pc, #28]	; (10428 <configure_i2c_slave+0x58>)
   1040a:	0018      	movs	r0, r3
   1040c:	4b08      	ldr	r3, [pc, #32]	; (10430 <configure_i2c_slave+0x60>)
   1040e:	4798      	blx	r3
}
   10410:	46c0      	nop			; (mov r8, r8)
   10412:	46bd      	mov	sp, r7
   10414:	b00a      	add	sp, #40	; 0x28
   10416:	bd80      	pop	{r7, pc}
   10418:	0000902d 	.word	0x0000902d
   1041c:	00100002 	.word	0x00100002
   10420:	00110002 	.word	0x00110002
   10424:	42000c00 	.word	0x42000c00
   10428:	20001020 	.word	0x20001020
   1042c:	000044b5 	.word	0x000044b5
   10430:	000090ad 	.word	0x000090ad

00010434 <i2c_write_request_callback>:

void i2c_write_request_callback(struct i2c_slave_module *const module)
{
   10434:	b580      	push	{r7, lr}
   10436:	b082      	sub	sp, #8
   10438:	af00      	add	r7, sp, #0
   1043a:	6078      	str	r0, [r7, #4]
	/* Init i2c packet. */
	packet.data_length = SLAVE_READ_DATA_LENGTH;
   1043c:	4bae      	ldr	r3, [pc, #696]	; (106f8 <i2c_write_request_callback+0x2c4>)
   1043e:	221e      	movs	r2, #30
   10440:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_read_buffer;
   10442:	4bad      	ldr	r3, [pc, #692]	; (106f8 <i2c_write_request_callback+0x2c4>)
   10444:	4aad      	ldr	r2, [pc, #692]	; (106fc <i2c_write_request_callback+0x2c8>)
   10446:	605a      	str	r2, [r3, #4]
	
	if(FIRST_MESSAGE == 1){
   10448:	4bad      	ldr	r3, [pc, #692]	; (10700 <i2c_write_request_callback+0x2cc>)
   1044a:	781b      	ldrb	r3, [r3, #0]
   1044c:	2b01      	cmp	r3, #1
   1044e:	d105      	bne.n	1045c <i2c_write_request_callback+0x28>
		FIRST_MESSAGE = 0;
   10450:	4bab      	ldr	r3, [pc, #684]	; (10700 <i2c_write_request_callback+0x2cc>)
   10452:	2200      	movs	r2, #0
   10454:	701a      	strb	r2, [r3, #0]
		GET_LIMITS = 1; // Read the limits on first message to set lighting variables
   10456:	4bab      	ldr	r3, [pc, #684]	; (10704 <i2c_write_request_callback+0x2d0>)
   10458:	2201      	movs	r2, #1
   1045a:	701a      	strb	r2, [r3, #0]
	}
	i2c_slave_read_packet_job(module, &packet);
   1045c:	4aa6      	ldr	r2, [pc, #664]	; (106f8 <i2c_write_request_callback+0x2c4>)
   1045e:	687b      	ldr	r3, [r7, #4]
   10460:	0011      	movs	r1, r2
   10462:	0018      	movs	r0, r3
   10464:	4ba8      	ldr	r3, [pc, #672]	; (10708 <i2c_write_request_callback+0x2d4>)
   10466:	4798      	blx	r3
		if(I2C_slave_read_buffer[0] == 0x8D && I2C_slave_read_buffer[28] == 0xAD) {
   10468:	4ba4      	ldr	r3, [pc, #656]	; (106fc <i2c_write_request_callback+0x2c8>)
   1046a:	781b      	ldrb	r3, [r3, #0]
   1046c:	2b8d      	cmp	r3, #141	; 0x8d
   1046e:	d000      	beq.n	10472 <i2c_write_request_callback+0x3e>
   10470:	e090      	b.n	10594 <i2c_write_request_callback+0x160>
   10472:	4ba2      	ldr	r3, [pc, #648]	; (106fc <i2c_write_request_callback+0x2c8>)
   10474:	7f1b      	ldrb	r3, [r3, #28]
   10476:	2bad      	cmp	r3, #173	; 0xad
   10478:	d000      	beq.n	1047c <i2c_write_request_callback+0x48>
   1047a:	e08b      	b.n	10594 <i2c_write_request_callback+0x160>
			mcconf_limits.motor_current_max = I2C_slave_read_buffer[1];
   1047c:	4b9f      	ldr	r3, [pc, #636]	; (106fc <i2c_write_request_callback+0x2c8>)
   1047e:	785b      	ldrb	r3, [r3, #1]
   10480:	001a      	movs	r2, r3
   10482:	4ba2      	ldr	r3, [pc, #648]	; (1070c <i2c_write_request_callback+0x2d8>)
   10484:	601a      	str	r2, [r3, #0]
			mcconf_limits.motor_current_min = I2C_slave_read_buffer[2];
   10486:	4b9d      	ldr	r3, [pc, #628]	; (106fc <i2c_write_request_callback+0x2c8>)
   10488:	789b      	ldrb	r3, [r3, #2]
   1048a:	001a      	movs	r2, r3
   1048c:	4b9f      	ldr	r3, [pc, #636]	; (1070c <i2c_write_request_callback+0x2d8>)
   1048e:	605a      	str	r2, [r3, #4]
			mcconf_limits.input_current_max = I2C_slave_read_buffer[3];
   10490:	4b9a      	ldr	r3, [pc, #616]	; (106fc <i2c_write_request_callback+0x2c8>)
   10492:	78db      	ldrb	r3, [r3, #3]
   10494:	001a      	movs	r2, r3
   10496:	4b9d      	ldr	r3, [pc, #628]	; (1070c <i2c_write_request_callback+0x2d8>)
   10498:	609a      	str	r2, [r3, #8]
			mcconf_limits.input_current_min = I2C_slave_read_buffer[4];
   1049a:	4b98      	ldr	r3, [pc, #608]	; (106fc <i2c_write_request_callback+0x2c8>)
   1049c:	791b      	ldrb	r3, [r3, #4]
   1049e:	001a      	movs	r2, r3
   104a0:	4b9a      	ldr	r3, [pc, #616]	; (1070c <i2c_write_request_callback+0x2d8>)
   104a2:	60da      	str	r2, [r3, #12]
			mcconf_limits.abs_current_max = I2C_slave_read_buffer[5];
   104a4:	4b95      	ldr	r3, [pc, #596]	; (106fc <i2c_write_request_callback+0x2c8>)
   104a6:	795b      	ldrb	r3, [r3, #5]
   104a8:	001a      	movs	r2, r3
   104aa:	4b98      	ldr	r3, [pc, #608]	; (1070c <i2c_write_request_callback+0x2d8>)
   104ac:	611a      	str	r2, [r3, #16]
			mcconf_limits.max_vin = I2C_slave_read_buffer[6];
   104ae:	4b93      	ldr	r3, [pc, #588]	; (106fc <i2c_write_request_callback+0x2c8>)
   104b0:	799b      	ldrb	r3, [r3, #6]
   104b2:	001a      	movs	r2, r3
   104b4:	4b95      	ldr	r3, [pc, #596]	; (1070c <i2c_write_request_callback+0x2d8>)
   104b6:	629a      	str	r2, [r3, #40]	; 0x28
			mcconf_limits.min_vin = I2C_slave_read_buffer[7];
   104b8:	4b90      	ldr	r3, [pc, #576]	; (106fc <i2c_write_request_callback+0x2c8>)
   104ba:	79db      	ldrb	r3, [r3, #7]
   104bc:	001a      	movs	r2, r3
   104be:	4b93      	ldr	r3, [pc, #588]	; (1070c <i2c_write_request_callback+0x2d8>)
   104c0:	625a      	str	r2, [r3, #36]	; 0x24
			mcconf_limits.battery_cut_start = I2C_slave_read_buffer[8];
   104c2:	4b8e      	ldr	r3, [pc, #568]	; (106fc <i2c_write_request_callback+0x2c8>)
   104c4:	7a1a      	ldrb	r2, [r3, #8]
   104c6:	4b92      	ldr	r3, [pc, #584]	; (10710 <i2c_write_request_callback+0x2dc>)
   104c8:	0010      	movs	r0, r2
   104ca:	4798      	blx	r3
   104cc:	1c02      	adds	r2, r0, #0
   104ce:	4b8f      	ldr	r3, [pc, #572]	; (1070c <i2c_write_request_callback+0x2d8>)
   104d0:	62da      	str	r2, [r3, #44]	; 0x2c
			mcconf_limits.battery_cut_end = I2C_slave_read_buffer[9];
   104d2:	4b8a      	ldr	r3, [pc, #552]	; (106fc <i2c_write_request_callback+0x2c8>)
   104d4:	7a5a      	ldrb	r2, [r3, #9]
   104d6:	4b8e      	ldr	r3, [pc, #568]	; (10710 <i2c_write_request_callback+0x2dc>)
   104d8:	0010      	movs	r0, r2
   104da:	4798      	blx	r3
   104dc:	1c02      	adds	r2, r0, #0
   104de:	4b8b      	ldr	r3, [pc, #556]	; (1070c <i2c_write_request_callback+0x2d8>)
   104e0:	631a      	str	r2, [r3, #48]	; 0x30
			mcconf_limits.max_erpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   104e2:	4b86      	ldr	r3, [pc, #536]	; (106fc <i2c_write_request_callback+0x2c8>)
   104e4:	7a9b      	ldrb	r3, [r3, #10]
   104e6:	001a      	movs	r2, r3
   104e8:	4b84      	ldr	r3, [pc, #528]	; (106fc <i2c_write_request_callback+0x2c8>)
   104ea:	7adb      	ldrb	r3, [r3, #11]
   104ec:	021b      	lsls	r3, r3, #8
   104ee:	431a      	orrs	r2, r3
   104f0:	4b82      	ldr	r3, [pc, #520]	; (106fc <i2c_write_request_callback+0x2c8>)
   104f2:	7b1b      	ldrb	r3, [r3, #12]
   104f4:	041b      	lsls	r3, r3, #16
   104f6:	431a      	orrs	r2, r3
   104f8:	4b84      	ldr	r3, [pc, #528]	; (1070c <i2c_write_request_callback+0x2d8>)
   104fa:	619a      	str	r2, [r3, #24]
			mcconf_limits.min_erpm = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   104fc:	4b7f      	ldr	r3, [pc, #508]	; (106fc <i2c_write_request_callback+0x2c8>)
   104fe:	7b5b      	ldrb	r3, [r3, #13]
   10500:	001a      	movs	r2, r3
   10502:	4b7e      	ldr	r3, [pc, #504]	; (106fc <i2c_write_request_callback+0x2c8>)
   10504:	7b9b      	ldrb	r3, [r3, #14]
   10506:	021b      	lsls	r3, r3, #8
   10508:	431a      	orrs	r2, r3
   1050a:	4b7c      	ldr	r3, [pc, #496]	; (106fc <i2c_write_request_callback+0x2c8>)
   1050c:	7bdb      	ldrb	r3, [r3, #15]
   1050e:	041b      	lsls	r3, r3, #16
   10510:	431a      	orrs	r2, r3
   10512:	4b7e      	ldr	r3, [pc, #504]	; (1070c <i2c_write_request_callback+0x2d8>)
   10514:	615a      	str	r2, [r3, #20]
			mcconf_limits.max_erpm_fbrake = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   10516:	4b79      	ldr	r3, [pc, #484]	; (106fc <i2c_write_request_callback+0x2c8>)
   10518:	7c1b      	ldrb	r3, [r3, #16]
   1051a:	001a      	movs	r2, r3
   1051c:	4b77      	ldr	r3, [pc, #476]	; (106fc <i2c_write_request_callback+0x2c8>)
   1051e:	7c5b      	ldrb	r3, [r3, #17]
   10520:	021b      	lsls	r3, r3, #8
   10522:	431a      	orrs	r2, r3
   10524:	4b75      	ldr	r3, [pc, #468]	; (106fc <i2c_write_request_callback+0x2c8>)
   10526:	7c9b      	ldrb	r3, [r3, #18]
   10528:	041b      	lsls	r3, r3, #16
   1052a:	431a      	orrs	r2, r3
   1052c:	4b77      	ldr	r3, [pc, #476]	; (1070c <i2c_write_request_callback+0x2d8>)
   1052e:	61da      	str	r2, [r3, #28]
			mcconf_limits.max_erpm_fbrake_cc = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   10530:	4b72      	ldr	r3, [pc, #456]	; (106fc <i2c_write_request_callback+0x2c8>)
   10532:	7cdb      	ldrb	r3, [r3, #19]
   10534:	001a      	movs	r2, r3
   10536:	4b71      	ldr	r3, [pc, #452]	; (106fc <i2c_write_request_callback+0x2c8>)
   10538:	7d1b      	ldrb	r3, [r3, #20]
   1053a:	021b      	lsls	r3, r3, #8
   1053c:	431a      	orrs	r2, r3
   1053e:	4b6f      	ldr	r3, [pc, #444]	; (106fc <i2c_write_request_callback+0x2c8>)
   10540:	7d5b      	ldrb	r3, [r3, #21]
   10542:	041b      	lsls	r3, r3, #16
   10544:	431a      	orrs	r2, r3
   10546:	4b71      	ldr	r3, [pc, #452]	; (1070c <i2c_write_request_callback+0x2d8>)
   10548:	621a      	str	r2, [r3, #32]
			mcconf_limits.temp_fet_start = I2C_slave_read_buffer[22];
   1054a:	4b6c      	ldr	r3, [pc, #432]	; (106fc <i2c_write_request_callback+0x2c8>)
   1054c:	7d9b      	ldrb	r3, [r3, #22]
   1054e:	001a      	movs	r2, r3
   10550:	4b6e      	ldr	r3, [pc, #440]	; (1070c <i2c_write_request_callback+0x2d8>)
   10552:	635a      	str	r2, [r3, #52]	; 0x34
			mcconf_limits.temp_fet_end = I2C_slave_read_buffer[23];
   10554:	4b69      	ldr	r3, [pc, #420]	; (106fc <i2c_write_request_callback+0x2c8>)
   10556:	7ddb      	ldrb	r3, [r3, #23]
   10558:	001a      	movs	r2, r3
   1055a:	4b6c      	ldr	r3, [pc, #432]	; (1070c <i2c_write_request_callback+0x2d8>)
   1055c:	639a      	str	r2, [r3, #56]	; 0x38
			mcconf_limits.temp_motor_start = I2C_slave_read_buffer[24];
   1055e:	4b67      	ldr	r3, [pc, #412]	; (106fc <i2c_write_request_callback+0x2c8>)
   10560:	7e1b      	ldrb	r3, [r3, #24]
   10562:	001a      	movs	r2, r3
   10564:	4b69      	ldr	r3, [pc, #420]	; (1070c <i2c_write_request_callback+0x2d8>)
   10566:	63da      	str	r2, [r3, #60]	; 0x3c
			mcconf_limits.temp_motor_end = I2C_slave_read_buffer[25];
   10568:	4b64      	ldr	r3, [pc, #400]	; (106fc <i2c_write_request_callback+0x2c8>)
   1056a:	7e5b      	ldrb	r3, [r3, #25]
   1056c:	001a      	movs	r2, r3
   1056e:	4b67      	ldr	r3, [pc, #412]	; (1070c <i2c_write_request_callback+0x2d8>)
   10570:	641a      	str	r2, [r3, #64]	; 0x40
			mcconf_limits.max_duty = I2C_slave_read_buffer[26];
   10572:	4b62      	ldr	r3, [pc, #392]	; (106fc <i2c_write_request_callback+0x2c8>)
   10574:	7e9b      	ldrb	r3, [r3, #26]
   10576:	001a      	movs	r2, r3
   10578:	4b64      	ldr	r3, [pc, #400]	; (1070c <i2c_write_request_callback+0x2d8>)
   1057a:	649a      	str	r2, [r3, #72]	; 0x48
			mcconf_limits.min_duty = I2C_slave_read_buffer[27];
   1057c:	4b5f      	ldr	r3, [pc, #380]	; (106fc <i2c_write_request_callback+0x2c8>)
   1057e:	7edb      	ldrb	r3, [r3, #27]
   10580:	001a      	movs	r2, r3
   10582:	4b62      	ldr	r3, [pc, #392]	; (1070c <i2c_write_request_callback+0x2d8>)
   10584:	645a      	str	r2, [r3, #68]	; 0x44
			SEND_LIMITS = 1;
   10586:	4b63      	ldr	r3, [pc, #396]	; (10714 <i2c_write_request_callback+0x2e0>)
   10588:	2201      	movs	r2, #1
   1058a:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 0;
   1058c:	4b62      	ldr	r3, [pc, #392]	; (10718 <i2c_write_request_callback+0x2e4>)
   1058e:	2200      	movs	r2, #0
   10590:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
		}
}
   10592:	e0ad      	b.n	106f0 <i2c_write_request_callback+0x2bc>
		} else if(I2C_slave_read_buffer[0] == 0xDD && I2C_slave_read_buffer[29] == 0xAD) {
   10594:	4b59      	ldr	r3, [pc, #356]	; (106fc <i2c_write_request_callback+0x2c8>)
   10596:	781b      	ldrb	r3, [r3, #0]
   10598:	2bdd      	cmp	r3, #221	; 0xdd
   1059a:	d000      	beq.n	1059e <i2c_write_request_callback+0x16a>
   1059c:	e0a8      	b.n	106f0 <i2c_write_request_callback+0x2bc>
   1059e:	4b57      	ldr	r3, [pc, #348]	; (106fc <i2c_write_request_callback+0x2c8>)
   105a0:	7f5b      	ldrb	r3, [r3, #29]
   105a2:	2bad      	cmp	r3, #173	; 0xad
   105a4:	d000      	beq.n	105a8 <i2c_write_request_callback+0x174>
   105a6:	e0a3      	b.n	106f0 <i2c_write_request_callback+0x2bc>
			latest_vesc_vals.avg_input_current = I2C_slave_read_buffer[1];
   105a8:	4b54      	ldr	r3, [pc, #336]	; (106fc <i2c_write_request_callback+0x2c8>)
   105aa:	785b      	ldrb	r3, [r3, #1]
   105ac:	001a      	movs	r2, r3
   105ae:	4b5b      	ldr	r3, [pc, #364]	; (1071c <i2c_write_request_callback+0x2e8>)
   105b0:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.avg_input_current += (I2C_slave_read_buffer[2] << 8);
   105b2:	4b5a      	ldr	r3, [pc, #360]	; (1071c <i2c_write_request_callback+0x2e8>)
   105b4:	689a      	ldr	r2, [r3, #8]
   105b6:	4b51      	ldr	r3, [pc, #324]	; (106fc <i2c_write_request_callback+0x2c8>)
   105b8:	789b      	ldrb	r3, [r3, #2]
   105ba:	021b      	lsls	r3, r3, #8
   105bc:	18d2      	adds	r2, r2, r3
   105be:	4b57      	ldr	r3, [pc, #348]	; (1071c <i2c_write_request_callback+0x2e8>)
   105c0:	609a      	str	r2, [r3, #8]
			latest_vesc_vals.INPUT_VOLTAGE = I2C_slave_read_buffer[3];
   105c2:	4b4e      	ldr	r3, [pc, #312]	; (106fc <i2c_write_request_callback+0x2c8>)
   105c4:	78db      	ldrb	r3, [r3, #3]
   105c6:	b21a      	sxth	r2, r3
   105c8:	4b54      	ldr	r3, [pc, #336]	; (1071c <i2c_write_request_callback+0x2e8>)
   105ca:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.INPUT_VOLTAGE += (I2C_slave_read_buffer[4] << 8);
   105cc:	4b53      	ldr	r3, [pc, #332]	; (1071c <i2c_write_request_callback+0x2e8>)
   105ce:	2214      	movs	r2, #20
   105d0:	5e9b      	ldrsh	r3, [r3, r2]
   105d2:	b29a      	uxth	r2, r3
   105d4:	4b49      	ldr	r3, [pc, #292]	; (106fc <i2c_write_request_callback+0x2c8>)
   105d6:	791b      	ldrb	r3, [r3, #4]
   105d8:	b29b      	uxth	r3, r3
   105da:	021b      	lsls	r3, r3, #8
   105dc:	b29b      	uxth	r3, r3
   105de:	18d3      	adds	r3, r2, r3
   105e0:	b29b      	uxth	r3, r3
   105e2:	b21a      	sxth	r2, r3
   105e4:	4b4d      	ldr	r3, [pc, #308]	; (1071c <i2c_write_request_callback+0x2e8>)
   105e6:	829a      	strh	r2, [r3, #20]
			latest_vesc_vals.avg_motor_current = I2C_slave_read_buffer[5];
   105e8:	4b44      	ldr	r3, [pc, #272]	; (106fc <i2c_write_request_callback+0x2c8>)
   105ea:	795b      	ldrb	r3, [r3, #5]
   105ec:	001a      	movs	r2, r3
   105ee:	4b4b      	ldr	r3, [pc, #300]	; (1071c <i2c_write_request_callback+0x2e8>)
   105f0:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.avg_motor_current += (I2C_slave_read_buffer[6] << 8);
   105f2:	4b4a      	ldr	r3, [pc, #296]	; (1071c <i2c_write_request_callback+0x2e8>)
   105f4:	685a      	ldr	r2, [r3, #4]
   105f6:	4b41      	ldr	r3, [pc, #260]	; (106fc <i2c_write_request_callback+0x2c8>)
   105f8:	799b      	ldrb	r3, [r3, #6]
   105fa:	021b      	lsls	r3, r3, #8
   105fc:	18d2      	adds	r2, r2, r3
   105fe:	4b47      	ldr	r3, [pc, #284]	; (1071c <i2c_write_request_callback+0x2e8>)
   10600:	605a      	str	r2, [r3, #4]
			latest_vesc_vals.temp_fet_filtered = I2C_slave_read_buffer[7];
   10602:	4b3e      	ldr	r3, [pc, #248]	; (106fc <i2c_write_request_callback+0x2c8>)
   10604:	79db      	ldrb	r3, [r3, #7]
   10606:	b21a      	sxth	r2, r3
   10608:	4b44      	ldr	r3, [pc, #272]	; (1071c <i2c_write_request_callback+0x2e8>)
   1060a:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.temp_fet_filtered += (I2C_slave_read_buffer[8] << 8);
   1060c:	4b43      	ldr	r3, [pc, #268]	; (1071c <i2c_write_request_callback+0x2e8>)
   1060e:	2200      	movs	r2, #0
   10610:	5e9b      	ldrsh	r3, [r3, r2]
   10612:	b29a      	uxth	r2, r3
   10614:	4b39      	ldr	r3, [pc, #228]	; (106fc <i2c_write_request_callback+0x2c8>)
   10616:	7a1b      	ldrb	r3, [r3, #8]
   10618:	b29b      	uxth	r3, r3
   1061a:	021b      	lsls	r3, r3, #8
   1061c:	b29b      	uxth	r3, r3
   1061e:	18d3      	adds	r3, r2, r3
   10620:	b29b      	uxth	r3, r3
   10622:	b21a      	sxth	r2, r3
   10624:	4b3d      	ldr	r3, [pc, #244]	; (1071c <i2c_write_request_callback+0x2e8>)
   10626:	801a      	strh	r2, [r3, #0]
			latest_vesc_vals.duty_cycle = I2C_slave_read_buffer[9];
   10628:	4b34      	ldr	r3, [pc, #208]	; (106fc <i2c_write_request_callback+0x2c8>)
   1062a:	7a5b      	ldrb	r3, [r3, #9]
   1062c:	b21a      	sxth	r2, r3
   1062e:	4b3b      	ldr	r3, [pc, #236]	; (1071c <i2c_write_request_callback+0x2e8>)
   10630:	819a      	strh	r2, [r3, #12]
			latest_vesc_vals.rpm = (I2C_slave_read_buffer[10] | (I2C_slave_read_buffer[11] << 8) | (I2C_slave_read_buffer[12] << 16));
   10632:	4b32      	ldr	r3, [pc, #200]	; (106fc <i2c_write_request_callback+0x2c8>)
   10634:	7a9b      	ldrb	r3, [r3, #10]
   10636:	001a      	movs	r2, r3
   10638:	4b30      	ldr	r3, [pc, #192]	; (106fc <i2c_write_request_callback+0x2c8>)
   1063a:	7adb      	ldrb	r3, [r3, #11]
   1063c:	021b      	lsls	r3, r3, #8
   1063e:	431a      	orrs	r2, r3
   10640:	4b2e      	ldr	r3, [pc, #184]	; (106fc <i2c_write_request_callback+0x2c8>)
   10642:	7b1b      	ldrb	r3, [r3, #12]
   10644:	041b      	lsls	r3, r3, #16
   10646:	431a      	orrs	r2, r3
   10648:	4b34      	ldr	r3, [pc, #208]	; (1071c <i2c_write_request_callback+0x2e8>)
   1064a:	611a      	str	r2, [r3, #16]
			latest_vesc_vals.amp_hours = (I2C_slave_read_buffer[13] | (I2C_slave_read_buffer[14] << 8) | (I2C_slave_read_buffer[15] << 16));
   1064c:	4b2b      	ldr	r3, [pc, #172]	; (106fc <i2c_write_request_callback+0x2c8>)
   1064e:	7b5b      	ldrb	r3, [r3, #13]
   10650:	001a      	movs	r2, r3
   10652:	4b2a      	ldr	r3, [pc, #168]	; (106fc <i2c_write_request_callback+0x2c8>)
   10654:	7b9b      	ldrb	r3, [r3, #14]
   10656:	021b      	lsls	r3, r3, #8
   10658:	431a      	orrs	r2, r3
   1065a:	4b28      	ldr	r3, [pc, #160]	; (106fc <i2c_write_request_callback+0x2c8>)
   1065c:	7bdb      	ldrb	r3, [r3, #15]
   1065e:	041b      	lsls	r3, r3, #16
   10660:	431a      	orrs	r2, r3
   10662:	4b2e      	ldr	r3, [pc, #184]	; (1071c <i2c_write_request_callback+0x2e8>)
   10664:	619a      	str	r2, [r3, #24]
			latest_vesc_vals.amp_hours_charged = (I2C_slave_read_buffer[16] | (I2C_slave_read_buffer[17] << 8) | (I2C_slave_read_buffer[18] << 16));
   10666:	4b25      	ldr	r3, [pc, #148]	; (106fc <i2c_write_request_callback+0x2c8>)
   10668:	7c1b      	ldrb	r3, [r3, #16]
   1066a:	001a      	movs	r2, r3
   1066c:	4b23      	ldr	r3, [pc, #140]	; (106fc <i2c_write_request_callback+0x2c8>)
   1066e:	7c5b      	ldrb	r3, [r3, #17]
   10670:	021b      	lsls	r3, r3, #8
   10672:	431a      	orrs	r2, r3
   10674:	4b21      	ldr	r3, [pc, #132]	; (106fc <i2c_write_request_callback+0x2c8>)
   10676:	7c9b      	ldrb	r3, [r3, #18]
   10678:	041b      	lsls	r3, r3, #16
   1067a:	431a      	orrs	r2, r3
   1067c:	4b27      	ldr	r3, [pc, #156]	; (1071c <i2c_write_request_callback+0x2e8>)
   1067e:	61da      	str	r2, [r3, #28]
			latest_vesc_vals.watt_hours = (I2C_slave_read_buffer[19] | (I2C_slave_read_buffer[20] << 8) | (I2C_slave_read_buffer[21] << 16));
   10680:	4b1e      	ldr	r3, [pc, #120]	; (106fc <i2c_write_request_callback+0x2c8>)
   10682:	7cdb      	ldrb	r3, [r3, #19]
   10684:	001a      	movs	r2, r3
   10686:	4b1d      	ldr	r3, [pc, #116]	; (106fc <i2c_write_request_callback+0x2c8>)
   10688:	7d1b      	ldrb	r3, [r3, #20]
   1068a:	021b      	lsls	r3, r3, #8
   1068c:	431a      	orrs	r2, r3
   1068e:	4b1b      	ldr	r3, [pc, #108]	; (106fc <i2c_write_request_callback+0x2c8>)
   10690:	7d5b      	ldrb	r3, [r3, #21]
   10692:	041b      	lsls	r3, r3, #16
   10694:	431a      	orrs	r2, r3
   10696:	4b21      	ldr	r3, [pc, #132]	; (1071c <i2c_write_request_callback+0x2e8>)
   10698:	621a      	str	r2, [r3, #32]
			latest_vesc_vals.watt_hours_charged = (I2C_slave_read_buffer[22] | (I2C_slave_read_buffer[23] << 8) | (I2C_slave_read_buffer[24] << 16));
   1069a:	4b18      	ldr	r3, [pc, #96]	; (106fc <i2c_write_request_callback+0x2c8>)
   1069c:	7d9b      	ldrb	r3, [r3, #22]
   1069e:	001a      	movs	r2, r3
   106a0:	4b16      	ldr	r3, [pc, #88]	; (106fc <i2c_write_request_callback+0x2c8>)
   106a2:	7ddb      	ldrb	r3, [r3, #23]
   106a4:	021b      	lsls	r3, r3, #8
   106a6:	431a      	orrs	r2, r3
   106a8:	4b14      	ldr	r3, [pc, #80]	; (106fc <i2c_write_request_callback+0x2c8>)
   106aa:	7e1b      	ldrb	r3, [r3, #24]
   106ac:	041b      	lsls	r3, r3, #16
   106ae:	431a      	orrs	r2, r3
   106b0:	4b1a      	ldr	r3, [pc, #104]	; (1071c <i2c_write_request_callback+0x2e8>)
   106b2:	625a      	str	r2, [r3, #36]	; 0x24
			remote_x = I2C_slave_read_buffer[25];
   106b4:	4b11      	ldr	r3, [pc, #68]	; (106fc <i2c_write_request_callback+0x2c8>)
   106b6:	7e5a      	ldrb	r2, [r3, #25]
   106b8:	4b19      	ldr	r3, [pc, #100]	; (10720 <i2c_write_request_callback+0x2ec>)
   106ba:	701a      	strb	r2, [r3, #0]
			remote_y = I2C_slave_read_buffer[26];
   106bc:	4b0f      	ldr	r3, [pc, #60]	; (106fc <i2c_write_request_callback+0x2c8>)
   106be:	7e9a      	ldrb	r2, [r3, #26]
   106c0:	4b18      	ldr	r3, [pc, #96]	; (10724 <i2c_write_request_callback+0x2f0>)
   106c2:	701a      	strb	r2, [r3, #0]
			remote_type = (I2C_slave_read_buffer[27] & 0x6) >> 1; // needs to change to conform with new use of remote_type
   106c4:	4b0d      	ldr	r3, [pc, #52]	; (106fc <i2c_write_request_callback+0x2c8>)
   106c6:	7edb      	ldrb	r3, [r3, #27]
   106c8:	105b      	asrs	r3, r3, #1
   106ca:	b2db      	uxtb	r3, r3
   106cc:	2203      	movs	r2, #3
   106ce:	4013      	ands	r3, r2
   106d0:	b2da      	uxtb	r2, r3
   106d2:	4b15      	ldr	r3, [pc, #84]	; (10728 <i2c_write_request_callback+0x2f4>)
   106d4:	701a      	strb	r2, [r3, #0]
			remote_btn_state = I2C_slave_read_buffer[27] & 0x1;
   106d6:	4b09      	ldr	r3, [pc, #36]	; (106fc <i2c_write_request_callback+0x2c8>)
   106d8:	7edb      	ldrb	r3, [r3, #27]
   106da:	2201      	movs	r2, #1
   106dc:	4013      	ands	r3, r2
   106de:	b2da      	uxtb	r2, r3
   106e0:	4b12      	ldr	r3, [pc, #72]	; (1072c <i2c_write_request_callback+0x2f8>)
   106e2:	701a      	strb	r2, [r3, #0]
			latest_vesc_vals.fault = I2C_slave_read_buffer[28];
   106e4:	4b05      	ldr	r3, [pc, #20]	; (106fc <i2c_write_request_callback+0x2c8>)
   106e6:	7f1b      	ldrb	r3, [r3, #28]
   106e8:	b259      	sxtb	r1, r3
   106ea:	4b0c      	ldr	r3, [pc, #48]	; (1071c <i2c_write_request_callback+0x2e8>)
   106ec:	222c      	movs	r2, #44	; 0x2c
   106ee:	5499      	strb	r1, [r3, r2]
}
   106f0:	46c0      	nop			; (mov r8, r8)
   106f2:	46bd      	mov	sp, r7
   106f4:	b002      	add	sp, #8
   106f6:	bd80      	pop	{r7, pc}
   106f8:	200003b8 	.word	0x200003b8
   106fc:	200007a8 	.word	0x200007a8
   10700:	200000b2 	.word	0x200000b2
   10704:	20000019 	.word	0x20000019
   10708:	0000473b 	.word	0x0000473b
   1070c:	20000fd4 	.word	0x20000fd4
   10710:	000152c1 	.word	0x000152c1
   10714:	2000030e 	.word	0x2000030e
   10718:	200000b1 	.word	0x200000b1
   1071c:	20000958 	.word	0x20000958
   10720:	2000030b 	.word	0x2000030b
   10724:	2000030a 	.word	0x2000030a
   10728:	20000308 	.word	0x20000308
   1072c:	2000030c 	.word	0x2000030c

00010730 <i2c_read_request_callback>:

uint8_t app_remote_check = 0;
void i2c_read_request_callback(struct i2c_slave_module *const module)
{
   10730:	b580      	push	{r7, lr}
   10732:	b082      	sub	sp, #8
   10734:	af00      	add	r7, sp, #0
   10736:	6078      	str	r0, [r7, #4]
	I2C_slave_write_buffer[0] = AppRemoteY;
   10738:	4b10      	ldr	r3, [pc, #64]	; (1077c <i2c_read_request_callback+0x4c>)
   1073a:	781a      	ldrb	r2, [r3, #0]
   1073c:	4b10      	ldr	r3, [pc, #64]	; (10780 <i2c_read_request_callback+0x50>)
   1073e:	701a      	strb	r2, [r3, #0]
	I2C_slave_write_buffer[1] = GET_LIMITS;
   10740:	4b10      	ldr	r3, [pc, #64]	; (10784 <i2c_read_request_callback+0x54>)
   10742:	781a      	ldrb	r2, [r3, #0]
   10744:	4b0e      	ldr	r3, [pc, #56]	; (10780 <i2c_read_request_callback+0x50>)
   10746:	705a      	strb	r2, [r3, #1]
	I2C_slave_write_buffer[2] = app_remote_check;
   10748:	4b0f      	ldr	r3, [pc, #60]	; (10788 <i2c_read_request_callback+0x58>)
   1074a:	781a      	ldrb	r2, [r3, #0]
   1074c:	4b0c      	ldr	r3, [pc, #48]	; (10780 <i2c_read_request_callback+0x50>)
   1074e:	709a      	strb	r2, [r3, #2]

	/* Init i2c packet. */
	packet.data_length = SLAVE_WRITE_DATA_LENGTH;
   10750:	4b0e      	ldr	r3, [pc, #56]	; (1078c <i2c_read_request_callback+0x5c>)
   10752:	2203      	movs	r2, #3
   10754:	801a      	strh	r2, [r3, #0]
	packet.data        = I2C_slave_write_buffer;
   10756:	4b0d      	ldr	r3, [pc, #52]	; (1078c <i2c_read_request_callback+0x5c>)
   10758:	4a09      	ldr	r2, [pc, #36]	; (10780 <i2c_read_request_callback+0x50>)
   1075a:	605a      	str	r2, [r3, #4]
	/* Write buffer to master */
	i2c_slave_write_packet_job(module, &packet);
   1075c:	4a0b      	ldr	r2, [pc, #44]	; (1078c <i2c_read_request_callback+0x5c>)
   1075e:	687b      	ldr	r3, [r7, #4]
   10760:	0011      	movs	r1, r2
   10762:	0018      	movs	r0, r3
   10764:	4b0a      	ldr	r3, [pc, #40]	; (10790 <i2c_read_request_callback+0x60>)
   10766:	4798      	blx	r3
	NEW_REMOTE_DATA = 0;
   10768:	4b0a      	ldr	r3, [pc, #40]	; (10794 <i2c_read_request_callback+0x64>)
   1076a:	2200      	movs	r2, #0
   1076c:	701a      	strb	r2, [r3, #0]

	GET_LIMITS = 0;
   1076e:	4b05      	ldr	r3, [pc, #20]	; (10784 <i2c_read_request_callback+0x54>)
   10770:	2200      	movs	r2, #0
   10772:	701a      	strb	r2, [r3, #0]
}
   10774:	46c0      	nop			; (mov r8, r8)
   10776:	46bd      	mov	sp, r7
   10778:	b002      	add	sp, #8
   1077a:	bd80      	pop	{r7, pc}
   1077c:	200000b3 	.word	0x200000b3
   10780:	20000990 	.word	0x20000990
   10784:	20000019 	.word	0x20000019
   10788:	200003e8 	.word	0x200003e8
   1078c:	200003b8 	.word	0x200003b8
   10790:	00004787 	.word	0x00004787
   10794:	200003ae 	.word	0x200003ae

00010798 <configure_i2c_slave_callbacks>:


void configure_i2c_slave_callbacks(void)
{
   10798:	b580      	push	{r7, lr}
   1079a:	af00      	add	r7, sp, #0
	/* Register and enable callback functions */
	i2c_slave_register_callback(&i2c_slave_instance, i2c_read_request_callback, I2C_SLAVE_CALLBACK_READ_REQUEST);
   1079c:	490c      	ldr	r1, [pc, #48]	; (107d0 <configure_i2c_slave_callbacks+0x38>)
   1079e:	4b0d      	ldr	r3, [pc, #52]	; (107d4 <configure_i2c_slave_callbacks+0x3c>)
   107a0:	2202      	movs	r2, #2
   107a2:	0018      	movs	r0, r3
   107a4:	4b0c      	ldr	r3, [pc, #48]	; (107d8 <configure_i2c_slave_callbacks+0x40>)
   107a6:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_READ_REQUEST);
   107a8:	4b0a      	ldr	r3, [pc, #40]	; (107d4 <configure_i2c_slave_callbacks+0x3c>)
   107aa:	2102      	movs	r1, #2
   107ac:	0018      	movs	r0, r3
   107ae:	4b0b      	ldr	r3, [pc, #44]	; (107dc <configure_i2c_slave_callbacks+0x44>)
   107b0:	4798      	blx	r3

	i2c_slave_register_callback(&i2c_slave_instance, i2c_write_request_callback, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   107b2:	490b      	ldr	r1, [pc, #44]	; (107e0 <configure_i2c_slave_callbacks+0x48>)
   107b4:	4b07      	ldr	r3, [pc, #28]	; (107d4 <configure_i2c_slave_callbacks+0x3c>)
   107b6:	2203      	movs	r2, #3
   107b8:	0018      	movs	r0, r3
   107ba:	4b07      	ldr	r3, [pc, #28]	; (107d8 <configure_i2c_slave_callbacks+0x40>)
   107bc:	4798      	blx	r3
	i2c_slave_enable_callback(&i2c_slave_instance, I2C_SLAVE_CALLBACK_WRITE_REQUEST);
   107be:	4b05      	ldr	r3, [pc, #20]	; (107d4 <configure_i2c_slave_callbacks+0x3c>)
   107c0:	2103      	movs	r1, #3
   107c2:	0018      	movs	r0, r3
   107c4:	4b05      	ldr	r3, [pc, #20]	; (107dc <configure_i2c_slave_callbacks+0x44>)
   107c6:	4798      	blx	r3
}
   107c8:	46c0      	nop			; (mov r8, r8)
   107ca:	46bd      	mov	sp, r7
   107cc:	bd80      	pop	{r7, pc}
   107ce:	46c0      	nop			; (mov r8, r8)
   107d0:	00010731 	.word	0x00010731
   107d4:	20001020 	.word	0x20001020
   107d8:	000046f1 	.word	0x000046f1
   107dc:	000090f5 	.word	0x000090f5
   107e0:	00010435 	.word	0x00010435

000107e4 <configure_eeprom>:

void configure_eeprom(void)
{
   107e4:	b590      	push	{r4, r7, lr}
   107e6:	b083      	sub	sp, #12
   107e8:	af00      	add	r7, sp, #0
	/* Setup EEPROM emulator service */
	enum status_code error_code = eeprom_emulator_init();
   107ea:	1dfc      	adds	r4, r7, #7
   107ec:	4b0a      	ldr	r3, [pc, #40]	; (10818 <configure_eeprom+0x34>)
   107ee:	4798      	blx	r3
   107f0:	0003      	movs	r3, r0
   107f2:	7023      	strb	r3, [r4, #0]
	if (error_code == STATUS_ERR_NO_MEMORY) {
   107f4:	1dfb      	adds	r3, r7, #7
   107f6:	781b      	ldrb	r3, [r3, #0]
   107f8:	2b16      	cmp	r3, #22
   107fa:	d100      	bne.n	107fe <configure_eeprom+0x1a>
		while (true) {
   107fc:	e7fe      	b.n	107fc <configure_eeprom+0x18>
			/* No EEPROM section has been set in the device's fuses */
		}
	}
	else if (error_code != STATUS_OK) {
   107fe:	1dfb      	adds	r3, r7, #7
   10800:	781b      	ldrb	r3, [r3, #0]
   10802:	2b00      	cmp	r3, #0
   10804:	d003      	beq.n	1080e <configure_eeprom+0x2a>
		/* Erase the emulated EEPROM memory (assume it is unformatted or
		 * irrecoverably corrupt) */
		eeprom_emulator_erase_memory();
   10806:	4b05      	ldr	r3, [pc, #20]	; (1081c <configure_eeprom+0x38>)
   10808:	4798      	blx	r3
		eeprom_emulator_init();
   1080a:	4b03      	ldr	r3, [pc, #12]	; (10818 <configure_eeprom+0x34>)
   1080c:	4798      	blx	r3
	}
}
   1080e:	46c0      	nop			; (mov r8, r8)
   10810:	46bd      	mov	sp, r7
   10812:	b003      	add	sp, #12
   10814:	bd90      	pop	{r4, r7, pc}
   10816:	46c0      	nop			; (mov r8, r8)
   10818:	00008721 	.word	0x00008721
   1081c:	00008809 	.word	0x00008809

00010820 <main>:




int main (void)
{
   10820:	b5f0      	push	{r4, r5, r6, r7, lr}
   10822:	b095      	sub	sp, #84	; 0x54
   10824:	af00      	add	r7, sp, #0
	system_init();
   10826:	4bd5      	ldr	r3, [pc, #852]	; (10b7c <main+0x35c>)
   10828:	4798      	blx	r3
	configure_tc(); // Configure millis timer
   1082a:	4bd5      	ldr	r3, [pc, #852]	; (10b80 <main+0x360>)
   1082c:	4798      	blx	r3
	
	// Configure Devices
	configure_ADC();
   1082e:	4bd5      	ldr	r3, [pc, #852]	; (10b84 <main+0x364>)
   10830:	4798      	blx	r3
	configure_port_pins();
   10832:	4bd5      	ldr	r3, [pc, #852]	; (10b88 <main+0x368>)
   10834:	4798      	blx	r3
	configure_LED_PWM();
   10836:	4bd5      	ldr	r3, [pc, #852]	; (10b8c <main+0x36c>)
   10838:	4798      	blx	r3

	// Configure The button input pin and interrupt handlers for pulse width measurement
	config_eic();    // Configure the external interruption
   1083a:	4bd5      	ldr	r3, [pc, #852]	; (10b90 <main+0x370>)
   1083c:	4798      	blx	r3
	config_evsys();  // Configure the event system
   1083e:	4bd5      	ldr	r3, [pc, #852]	; (10b94 <main+0x374>)
   10840:	4798      	blx	r3
	config_gpio();   // Configure the dedicated pin
   10842:	4bd5      	ldr	r3, [pc, #852]	; (10b98 <main+0x378>)
   10844:	4798      	blx	r3
	
	//ERROR_LEDs(2); // Uncomment for testing SAM-BA and LED output functionality
	configure_BLE_module(); // Blocks when no BLE module is installed
   10846:	4bd5      	ldr	r3, [pc, #852]	; (10b9c <main+0x37c>)
   10848:	4798      	blx	r3
	initIMU();
   1084a:	4bd5      	ldr	r3, [pc, #852]	; (10ba0 <main+0x380>)
   1084c:	4798      	blx	r3
	if(!beginIMU()) ERROR_LEDs(0);
   1084e:	4bd5      	ldr	r3, [pc, #852]	; (10ba4 <main+0x384>)
   10850:	4798      	blx	r3
   10852:	1e03      	subs	r3, r0, #0
   10854:	d102      	bne.n	1085c <main+0x3c>
   10856:	2000      	movs	r0, #0
   10858:	4bd3      	ldr	r3, [pc, #844]	; (10ba8 <main+0x388>)
   1085a:	4798      	blx	r3
	initKalman(0.1, 0.1, 0.5);
   1085c:	22fc      	movs	r2, #252	; 0xfc
   1085e:	0592      	lsls	r2, r2, #22
   10860:	49d2      	ldr	r1, [pc, #840]	; (10bac <main+0x38c>)
   10862:	4bd2      	ldr	r3, [pc, #840]	; (10bac <main+0x38c>)
   10864:	1c18      	adds	r0, r3, #0
   10866:	4bd2      	ldr	r3, [pc, #840]	; (10bb0 <main+0x390>)
   10868:	4798      	blx	r3
	  
	configure_eeprom();
   1086a:	4bd2      	ldr	r3, [pc, #840]	; (10bb4 <main+0x394>)
   1086c:	4798      	blx	r3
	restore_led_data();
   1086e:	4bd2      	ldr	r3, [pc, #840]	; (10bb8 <main+0x398>)
   10870:	4798      	blx	r3
	restore_orientation_controls_remote_esc();
   10872:	4bd2      	ldr	r3, [pc, #840]	; (10bbc <main+0x39c>)
   10874:	4798      	blx	r3
	restore_cal_data(true);
   10876:	2001      	movs	r0, #1
   10878:	4bd1      	ldr	r3, [pc, #836]	; (10bc0 <main+0x3a0>)
   1087a:	4798      	blx	r3

	setConstBases();
   1087c:	4bd1      	ldr	r3, [pc, #836]	; (10bc4 <main+0x3a4>)
   1087e:	4798      	blx	r3

	if(esc_comms == COMMS_I2C){
   10880:	4bd1      	ldr	r3, [pc, #836]	; (10bc8 <main+0x3a8>)
   10882:	781b      	ldrb	r3, [r3, #0]
   10884:	2b01      	cmp	r3, #1
   10886:	d104      	bne.n	10892 <main+0x72>
		configure_i2c_slave();
   10888:	4bd0      	ldr	r3, [pc, #832]	; (10bcc <main+0x3ac>)
   1088a:	4798      	blx	r3
		configure_i2c_slave_callbacks();
   1088c:	4bd0      	ldr	r3, [pc, #832]	; (10bd0 <main+0x3b0>)
   1088e:	4798      	blx	r3
   10890:	e00e      	b.n	108b0 <main+0x90>

	} else if(esc_comms == COMMS_UART){
   10892:	4bcd      	ldr	r3, [pc, #820]	; (10bc8 <main+0x3a8>)
   10894:	781b      	ldrb	r3, [r3, #0]
   10896:	2b02      	cmp	r3, #2
   10898:	d10a      	bne.n	108b0 <main+0x90>
		configure_vesc_usart();
   1089a:	4bce      	ldr	r3, [pc, #824]	; (10bd4 <main+0x3b4>)
   1089c:	4798      	blx	r3

		vesc_uart_expected_bytes = VESC_UART_BYTES_START;  // Start listening for start byte
   1089e:	4bce      	ldr	r3, [pc, #824]	; (10bd8 <main+0x3b8>)
   108a0:	2200      	movs	r2, #0
   108a2:	701a      	strb	r2, [r3, #0]
		usart_read_buffer_job(&vesc_usart, vesc_USART_read_buffer, MAX_PAYLOAD_LEN+6);
   108a4:	4acd      	ldr	r2, [pc, #820]	; (10bdc <main+0x3bc>)
   108a6:	49ce      	ldr	r1, [pc, #824]	; (10be0 <main+0x3c0>)
   108a8:	4bce      	ldr	r3, [pc, #824]	; (10be4 <main+0x3c4>)
   108aa:	0018      	movs	r0, r3
   108ac:	4bce      	ldr	r3, [pc, #824]	; (10be8 <main+0x3c8>)
   108ae:	4798      	blx	r3
	}
	
	////////////////////////////////////////////

	configured_comms = esc_comms;
   108b0:	4bc5      	ldr	r3, [pc, #788]	; (10bc8 <main+0x3a8>)
   108b2:	781a      	ldrb	r2, [r3, #0]
   108b4:	4bcd      	ldr	r3, [pc, #820]	; (10bec <main+0x3cc>)
   108b6:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < ACCELsamples; ++i){
   108b8:	2300      	movs	r3, #0
   108ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   108bc:	e007      	b.n	108ce <main+0xae>
		AXaverage[i] = 0;
   108be:	4bcc      	ldr	r3, [pc, #816]	; (10bf0 <main+0x3d0>)
   108c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
   108c2:	0052      	lsls	r2, r2, #1
   108c4:	2100      	movs	r1, #0
   108c6:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   108c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   108ca:	3301      	adds	r3, #1
   108cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   108ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   108d0:	2b0e      	cmp	r3, #14
   108d2:	ddf4      	ble.n	108be <main+0x9e>
	}
	
	for(int i = 0; i < ACCELsamples; ++i){
   108d4:	2300      	movs	r3, #0
   108d6:	64bb      	str	r3, [r7, #72]	; 0x48
   108d8:	e007      	b.n	108ea <main+0xca>
		AYaverage[i] = 0;
   108da:	4bc6      	ldr	r3, [pc, #792]	; (10bf4 <main+0x3d4>)
   108dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
   108de:	0052      	lsls	r2, r2, #1
   108e0:	2100      	movs	r1, #0
   108e2:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   108e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   108e6:	3301      	adds	r3, #1
   108e8:	64bb      	str	r3, [r7, #72]	; 0x48
   108ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   108ec:	2b0e      	cmp	r3, #14
   108ee:	ddf4      	ble.n	108da <main+0xba>
	}
	
	for(int i = 0; i < ACCELsamples; ++i){
   108f0:	2300      	movs	r3, #0
   108f2:	647b      	str	r3, [r7, #68]	; 0x44
   108f4:	e007      	b.n	10906 <main+0xe6>
		AZaverage[i] = 0;
   108f6:	4bc0      	ldr	r3, [pc, #768]	; (10bf8 <main+0x3d8>)
   108f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
   108fa:	0052      	lsls	r2, r2, #1
   108fc:	2100      	movs	r1, #0
   108fe:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < ACCELsamples; ++i){
   10900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   10902:	3301      	adds	r3, #1
   10904:	647b      	str	r3, [r7, #68]	; 0x44
   10906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   10908:	2b0e      	cmp	r3, #14
   1090a:	ddf4      	ble.n	108f6 <main+0xd6>
	}

	for(int i = 0; i < SLAVE_READ_DATA_LENGTH; ++i){
   1090c:	2300      	movs	r3, #0
   1090e:	643b      	str	r3, [r7, #64]	; 0x40
   10910:	e007      	b.n	10922 <main+0x102>
		I2C_slave_read_buffer[i] = 0;
   10912:	4aba      	ldr	r2, [pc, #744]	; (10bfc <main+0x3dc>)
   10914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10916:	18d3      	adds	r3, r2, r3
   10918:	2200      	movs	r2, #0
   1091a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SLAVE_READ_DATA_LENGTH; ++i){
   1091c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   1091e:	3301      	adds	r3, #1
   10920:	643b      	str	r3, [r7, #64]	; 0x40
   10922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   10924:	2b1d      	cmp	r3, #29
   10926:	ddf4      	ble.n	10912 <main+0xf2>
	}

	for(int i = 0; i < SLAVE_WRITE_DATA_LENGTH; ++i){
   10928:	2300      	movs	r3, #0
   1092a:	63fb      	str	r3, [r7, #60]	; 0x3c
   1092c:	e007      	b.n	1093e <main+0x11e>
		I2C_slave_write_buffer[i] = 0;
   1092e:	4ab4      	ldr	r2, [pc, #720]	; (10c00 <main+0x3e0>)
   10930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   10932:	18d3      	adds	r3, r2, r3
   10934:	2200      	movs	r2, #0
   10936:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SLAVE_WRITE_DATA_LENGTH; ++i){
   10938:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   1093a:	3301      	adds	r3, #1
   1093c:	63fb      	str	r3, [r7, #60]	; 0x3c
   1093e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   10940:	2b02      	cmp	r3, #2
   10942:	ddf4      	ble.n	1092e <main+0x10e>
	}

	// Initialize local variables used in main
	for(int i = 0; i < 44; ++i){
   10944:	2300      	movs	r3, #0
   10946:	63bb      	str	r3, [r7, #56]	; 0x38
   10948:	e007      	b.n	1095a <main+0x13a>
		ble_write_buffer[i] = 0;
   1094a:	4aae      	ldr	r2, [pc, #696]	; (10c04 <main+0x3e4>)
   1094c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   1094e:	18d3      	adds	r3, r2, r3
   10950:	2200      	movs	r2, #0
   10952:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 44; ++i){
   10954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   10956:	3301      	adds	r3, #1
   10958:	63bb      	str	r3, [r7, #56]	; 0x38
   1095a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   1095c:	2b2b      	cmp	r3, #43	; 0x2b
   1095e:	ddf4      	ble.n	1094a <main+0x12a>
	}
	VescRemoteX = VescRemoteY = 128;
   10960:	4ba9      	ldr	r3, [pc, #676]	; (10c08 <main+0x3e8>)
   10962:	2280      	movs	r2, #128	; 0x80
   10964:	701a      	strb	r2, [r3, #0]
   10966:	4ba8      	ldr	r3, [pc, #672]	; (10c08 <main+0x3e8>)
   10968:	781a      	ldrb	r2, [r3, #0]
   1096a:	4ba8      	ldr	r3, [pc, #672]	; (10c0c <main+0x3ec>)
   1096c:	701a      	strb	r2, [r3, #0]

	float heading = 0;
   1096e:	2300      	movs	r3, #0
   10970:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t headingTime = 0;
   10972:	2300      	movs	r3, #0
   10974:	623b      	str	r3, [r7, #32]
	uint32_t lheadingTime = 0;
   10976:	2300      	movs	r3, #0
   10978:	633b      	str	r3, [r7, #48]	; 0x30

	int BLE_TX_INDEX = 0;
   1097a:	2300      	movs	r3, #0
   1097c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint16_t BLE_TX_DELAY = 15;
   1097e:	231e      	movs	r3, #30
   10980:	18fb      	adds	r3, r7, r3
   10982:	220f      	movs	r2, #15
   10984:	801a      	strh	r2, [r3, #0]
	uint32_t BLE_TX_TIME = 0;
   10986:	2300      	movs	r3, #0
   10988:	62bb      	str	r3, [r7, #40]	; 0x28
	//uint32_t BLE_DUMMY_TIME = 0;

	mcconf_limits.max_erpm = 1000000;
   1098a:	4ba1      	ldr	r3, [pc, #644]	; (10c10 <main+0x3f0>)
   1098c:	4aa1      	ldr	r2, [pc, #644]	; (10c14 <main+0x3f4>)
   1098e:	619a      	str	r2, [r3, #24]
	mcconf_limits.min_erpm = -1000000;
   10990:	4b9f      	ldr	r3, [pc, #636]	; (10c10 <main+0x3f0>)
   10992:	4aa1      	ldr	r2, [pc, #644]	; (10c18 <main+0x3f8>)
   10994:	615a      	str	r2, [r3, #20]

	////////////////////////////////////////////

	while(1)
	{
		if(configured_comms != esc_comms)
   10996:	4b95      	ldr	r3, [pc, #596]	; (10bec <main+0x3cc>)
   10998:	781a      	ldrb	r2, [r3, #0]
   1099a:	4b8b      	ldr	r3, [pc, #556]	; (10bc8 <main+0x3a8>)
   1099c:	781b      	ldrb	r3, [r3, #0]
   1099e:	429a      	cmp	r2, r3
   109a0:	d002      	beq.n	109a8 <main+0x188>
		{
			// TODO: Deconfigure old comms and configure new comms
			ERROR_LEDs(5);
   109a2:	2005      	movs	r0, #5
   109a4:	4b80      	ldr	r3, [pc, #512]	; (10ba8 <main+0x388>)
   109a6:	4798      	blx	r3
		}

		// Handle BLE Communication
		read_ble_packet();
   109a8:	4b9c      	ldr	r3, [pc, #624]	; (10c1c <main+0x3fc>)
   109aa:	4798      	blx	r3

		// Communicate with the ESC
		if(esc_comms == COMMS_UART){
   109ac:	4b86      	ldr	r3, [pc, #536]	; (10bc8 <main+0x3a8>)
   109ae:	781b      	ldrb	r3, [r3, #0]
   109b0:	2b02      	cmp	r3, #2
   109b2:	d118      	bne.n	109e6 <main+0x1c6>
			read_vesc_packet();
   109b4:	4b9a      	ldr	r3, [pc, #616]	; (10c20 <main+0x400>)
   109b6:	4798      	blx	r3
			if(ESC_FW_READ){
   109b8:	4b9a      	ldr	r3, [pc, #616]	; (10c24 <main+0x404>)
   109ba:	781b      	ldrb	r3, [r3, #0]
   109bc:	2b00      	cmp	r3, #0
   109be:	d010      	beq.n	109e2 <main+0x1c2>
				if(GET_LIMITS) {
   109c0:	4b99      	ldr	r3, [pc, #612]	; (10c28 <main+0x408>)
   109c2:	781b      	ldrb	r3, [r3, #0]
   109c4:	2b00      	cmp	r3, #0
   109c6:	d002      	beq.n	109ce <main+0x1ae>
					vesc_get_mcconf();
   109c8:	4b98      	ldr	r3, [pc, #608]	; (10c2c <main+0x40c>)
   109ca:	4798      	blx	r3
   109cc:	e00b      	b.n	109e6 <main+0x1c6>
				} else if(SEND_CONTINUOUS){
   109ce:	4b98      	ldr	r3, [pc, #608]	; (10c30 <main+0x410>)
   109d0:	781b      	ldrb	r3, [r3, #0]
   109d2:	2b00      	cmp	r3, #0
   109d4:	d007      	beq.n	109e6 <main+0x1c6>
					READ_VESC_VALS = true;
   109d6:	4b97      	ldr	r3, [pc, #604]	; (10c34 <main+0x414>)
   109d8:	2201      	movs	r2, #1
   109da:	701a      	strb	r2, [r3, #0]
					vesc_read_all();
   109dc:	4b96      	ldr	r3, [pc, #600]	; (10c38 <main+0x418>)
   109de:	4798      	blx	r3
   109e0:	e001      	b.n	109e6 <main+0x1c6>
				}
			} else{
				detect_vesc_firmware();
   109e2:	4b96      	ldr	r3, [pc, #600]	; (10c3c <main+0x41c>)
   109e4:	4798      	blx	r3
			}
		}

		readAccel();
   109e6:	4b96      	ldr	r3, [pc, #600]	; (10c40 <main+0x420>)
   109e8:	4798      	blx	r3
		readGyro();
   109ea:	4b96      	ldr	r3, [pc, #600]	; (10c44 <main+0x424>)
   109ec:	4798      	blx	r3
		readMag();
   109ee:	4b96      	ldr	r3, [pc, #600]	; (10c48 <main+0x428>)
   109f0:	4798      	blx	r3

		// All IMU measurements are corrected to orient power to front and connectors up
		CorrectIMUvalues(ORIENTATION[0], ORIENTATION[1]);
   109f2:	4b96      	ldr	r3, [pc, #600]	; (10c4c <main+0x42c>)
   109f4:	781a      	ldrb	r2, [r3, #0]
   109f6:	4b95      	ldr	r3, [pc, #596]	; (10c4c <main+0x42c>)
   109f8:	785b      	ldrb	r3, [r3, #1]
   109fa:	0019      	movs	r1, r3
   109fc:	0010      	movs	r0, r2
   109fe:	4b94      	ldr	r3, [pc, #592]	; (10c50 <main+0x430>)
   10a00:	4798      	blx	r3


		if(abs(axKalman - cax) < 10000)
   10a02:	4b94      	ldr	r3, [pc, #592]	; (10c54 <main+0x434>)
   10a04:	681c      	ldr	r4, [r3, #0]
   10a06:	4b94      	ldr	r3, [pc, #592]	; (10c58 <main+0x438>)
   10a08:	2200      	movs	r2, #0
   10a0a:	5e9a      	ldrsh	r2, [r3, r2]
   10a0c:	4b93      	ldr	r3, [pc, #588]	; (10c5c <main+0x43c>)
   10a0e:	0010      	movs	r0, r2
   10a10:	4798      	blx	r3
   10a12:	1c02      	adds	r2, r0, #0
   10a14:	4b92      	ldr	r3, [pc, #584]	; (10c60 <main+0x440>)
   10a16:	1c11      	adds	r1, r2, #0
   10a18:	1c20      	adds	r0, r4, #0
   10a1a:	4798      	blx	r3
   10a1c:	1c03      	adds	r3, r0, #0
   10a1e:	1c1a      	adds	r2, r3, #0
   10a20:	4b90      	ldr	r3, [pc, #576]	; (10c64 <main+0x444>)
   10a22:	1c10      	adds	r0, r2, #0
   10a24:	4798      	blx	r3
   10a26:	0002      	movs	r2, r0
   10a28:	4b8f      	ldr	r3, [pc, #572]	; (10c68 <main+0x448>)
   10a2a:	429a      	cmp	r2, r3
   10a2c:	db29      	blt.n	10a82 <main+0x262>
   10a2e:	4b89      	ldr	r3, [pc, #548]	; (10c54 <main+0x434>)
   10a30:	681c      	ldr	r4, [r3, #0]
   10a32:	4b89      	ldr	r3, [pc, #548]	; (10c58 <main+0x438>)
   10a34:	2200      	movs	r2, #0
   10a36:	5e9a      	ldrsh	r2, [r3, r2]
   10a38:	4b88      	ldr	r3, [pc, #544]	; (10c5c <main+0x43c>)
   10a3a:	0010      	movs	r0, r2
   10a3c:	4798      	blx	r3
   10a3e:	1c02      	adds	r2, r0, #0
   10a40:	4b87      	ldr	r3, [pc, #540]	; (10c60 <main+0x440>)
   10a42:	1c11      	adds	r1, r2, #0
   10a44:	1c20      	adds	r0, r4, #0
   10a46:	4798      	blx	r3
   10a48:	1c03      	adds	r3, r0, #0
   10a4a:	1c1a      	adds	r2, r3, #0
   10a4c:	4b85      	ldr	r3, [pc, #532]	; (10c64 <main+0x444>)
   10a4e:	1c10      	adds	r0, r2, #0
   10a50:	4798      	blx	r3
   10a52:	0002      	movs	r2, r0
   10a54:	4b85      	ldr	r3, [pc, #532]	; (10c6c <main+0x44c>)
   10a56:	429a      	cmp	r2, r3
   10a58:	dc13      	bgt.n	10a82 <main+0x262>
		{
			avgAX = averageAX();
   10a5a:	4b85      	ldr	r3, [pc, #532]	; (10c70 <main+0x450>)
   10a5c:	4798      	blx	r3
   10a5e:	0003      	movs	r3, r0
   10a60:	001a      	movs	r2, r3
   10a62:	4b84      	ldr	r3, [pc, #528]	; (10c74 <main+0x454>)
   10a64:	801a      	strh	r2, [r3, #0]
			axKalman = updateKalman(avgAX, ax_kalman);
   10a66:	4b83      	ldr	r3, [pc, #524]	; (10c74 <main+0x454>)
   10a68:	2200      	movs	r2, #0
   10a6a:	5e9a      	ldrsh	r2, [r3, r2]
   10a6c:	4b7b      	ldr	r3, [pc, #492]	; (10c5c <main+0x43c>)
   10a6e:	0010      	movs	r0, r2
   10a70:	4798      	blx	r3
   10a72:	1c03      	adds	r3, r0, #0
   10a74:	2100      	movs	r1, #0
   10a76:	1c18      	adds	r0, r3, #0
   10a78:	4b7f      	ldr	r3, [pc, #508]	; (10c78 <main+0x458>)
   10a7a:	4798      	blx	r3
   10a7c:	1c02      	adds	r2, r0, #0
   10a7e:	4b75      	ldr	r3, [pc, #468]	; (10c54 <main+0x434>)
   10a80:	601a      	str	r2, [r3, #0]
		}
		avgAY = averageAY();
   10a82:	4b7e      	ldr	r3, [pc, #504]	; (10c7c <main+0x45c>)
   10a84:	4798      	blx	r3
   10a86:	0003      	movs	r3, r0
   10a88:	001a      	movs	r2, r3
   10a8a:	4b7d      	ldr	r3, [pc, #500]	; (10c80 <main+0x460>)
   10a8c:	801a      	strh	r2, [r3, #0]
		//avgAZ = averageAZ();
		
		getLightSens(&light_sens);
   10a8e:	4b7d      	ldr	r3, [pc, #500]	; (10c84 <main+0x464>)
   10a90:	0018      	movs	r0, r3
   10a92:	4b7d      	ldr	r3, [pc, #500]	; (10c88 <main+0x468>)
   10a94:	4798      	blx	r3
		light_sens = updateKalman(light_sens, light_kalman);
   10a96:	4b7b      	ldr	r3, [pc, #492]	; (10c84 <main+0x464>)
   10a98:	881a      	ldrh	r2, [r3, #0]
   10a9a:	4b7c      	ldr	r3, [pc, #496]	; (10c8c <main+0x46c>)
   10a9c:	0010      	movs	r0, r2
   10a9e:	4798      	blx	r3
   10aa0:	1c03      	adds	r3, r0, #0
   10aa2:	2106      	movs	r1, #6
   10aa4:	1c18      	adds	r0, r3, #0
   10aa6:	4b74      	ldr	r3, [pc, #464]	; (10c78 <main+0x458>)
   10aa8:	4798      	blx	r3
   10aaa:	1c02      	adds	r2, r0, #0
   10aac:	4b78      	ldr	r3, [pc, #480]	; (10c90 <main+0x470>)
   10aae:	1c10      	adds	r0, r2, #0
   10ab0:	4798      	blx	r3
   10ab2:	0003      	movs	r3, r0
   10ab4:	b29a      	uxth	r2, r3
   10ab6:	4b73      	ldr	r3, [pc, #460]	; (10c84 <main+0x464>)
   10ab8:	801a      	strh	r2, [r3, #0]
		
		ayKalman = updateKalman(avgAY, ay_kalman);
   10aba:	4b71      	ldr	r3, [pc, #452]	; (10c80 <main+0x460>)
   10abc:	2200      	movs	r2, #0
   10abe:	5e9a      	ldrsh	r2, [r3, r2]
   10ac0:	4b66      	ldr	r3, [pc, #408]	; (10c5c <main+0x43c>)
   10ac2:	0010      	movs	r0, r2
   10ac4:	4798      	blx	r3
   10ac6:	1c03      	adds	r3, r0, #0
   10ac8:	2101      	movs	r1, #1
   10aca:	1c18      	adds	r0, r3, #0
   10acc:	4b6a      	ldr	r3, [pc, #424]	; (10c78 <main+0x458>)
   10ace:	4798      	blx	r3
   10ad0:	1c02      	adds	r2, r0, #0
   10ad2:	4b70      	ldr	r3, [pc, #448]	; (10c94 <main+0x474>)
   10ad4:	601a      	str	r2, [r3, #0]
		azKalman = updateKalman(caz, az_kalman);
   10ad6:	4b70      	ldr	r3, [pc, #448]	; (10c98 <main+0x478>)
   10ad8:	2200      	movs	r2, #0
   10ada:	5e9a      	ldrsh	r2, [r3, r2]
   10adc:	4b5f      	ldr	r3, [pc, #380]	; (10c5c <main+0x43c>)
   10ade:	0010      	movs	r0, r2
   10ae0:	4798      	blx	r3
   10ae2:	1c03      	adds	r3, r0, #0
   10ae4:	2102      	movs	r1, #2
   10ae6:	1c18      	adds	r0, r3, #0
   10ae8:	4b63      	ldr	r3, [pc, #396]	; (10c78 <main+0x458>)
   10aea:	4798      	blx	r3
   10aec:	1c02      	adds	r2, r0, #0
   10aee:	4b6b      	ldr	r3, [pc, #428]	; (10c9c <main+0x47c>)
   10af0:	601a      	str	r2, [r3, #0]
		//avgAZ = averageAZ();
		gxKalman = calcGyro(cgx);//(uint16_t)(updateKalman(calcGyro(cgx), gx_kalman)*10);
   10af2:	4b6b      	ldr	r3, [pc, #428]	; (10ca0 <main+0x480>)
   10af4:	2200      	movs	r2, #0
   10af6:	5e9b      	ldrsh	r3, [r3, r2]
   10af8:	0018      	movs	r0, r3
   10afa:	4b6a      	ldr	r3, [pc, #424]	; (10ca4 <main+0x484>)
   10afc:	4798      	blx	r3
   10afe:	1c02      	adds	r2, r0, #0
   10b00:	4b69      	ldr	r3, [pc, #420]	; (10ca8 <main+0x488>)
   10b02:	601a      	str	r2, [r3, #0]
		gyKalman = calcGyro(cgy);//(uint16_t)(updateKalman(calcGyro(cgy), gy_kalman)*10);
   10b04:	4b69      	ldr	r3, [pc, #420]	; (10cac <main+0x48c>)
   10b06:	2200      	movs	r2, #0
   10b08:	5e9b      	ldrsh	r3, [r3, r2]
   10b0a:	0018      	movs	r0, r3
   10b0c:	4b65      	ldr	r3, [pc, #404]	; (10ca4 <main+0x484>)
   10b0e:	4798      	blx	r3
   10b10:	1c02      	adds	r2, r0, #0
   10b12:	4b67      	ldr	r3, [pc, #412]	; (10cb0 <main+0x490>)
   10b14:	601a      	str	r2, [r3, #0]
		gzKalman = calcGyro(cgz);//(updateKalman(calcGyro(cgz), gz_kalman));
   10b16:	4b67      	ldr	r3, [pc, #412]	; (10cb4 <main+0x494>)
   10b18:	2200      	movs	r2, #0
   10b1a:	5e9b      	ldrsh	r3, [r3, r2]
   10b1c:	0018      	movs	r0, r3
   10b1e:	4b61      	ldr	r3, [pc, #388]	; (10ca4 <main+0x484>)
   10b20:	4798      	blx	r3
   10b22:	1c02      	adds	r2, r0, #0
   10b24:	4b64      	ldr	r3, [pc, #400]	; (10cb8 <main+0x498>)
   10b26:	601a      	str	r2, [r3, #0]

		if(axKalman > kalmanAX_max)
   10b28:	4b4a      	ldr	r3, [pc, #296]	; (10c54 <main+0x434>)
   10b2a:	681a      	ldr	r2, [r3, #0]
   10b2c:	4b63      	ldr	r3, [pc, #396]	; (10cbc <main+0x49c>)
   10b2e:	6819      	ldr	r1, [r3, #0]
   10b30:	4b63      	ldr	r3, [pc, #396]	; (10cc0 <main+0x4a0>)
   10b32:	1c10      	adds	r0, r2, #0
   10b34:	4798      	blx	r3
   10b36:	1e03      	subs	r3, r0, #0
   10b38:	d004      	beq.n	10b44 <main+0x324>
			kalmanAX_max = axKalman;
   10b3a:	4b46      	ldr	r3, [pc, #280]	; (10c54 <main+0x434>)
   10b3c:	681a      	ldr	r2, [r3, #0]
   10b3e:	4b5f      	ldr	r3, [pc, #380]	; (10cbc <main+0x49c>)
   10b40:	601a      	str	r2, [r3, #0]
   10b42:	e00c      	b.n	10b5e <main+0x33e>
		else if(axKalman < kalmanAX_min)
   10b44:	4b43      	ldr	r3, [pc, #268]	; (10c54 <main+0x434>)
   10b46:	681a      	ldr	r2, [r3, #0]
   10b48:	4b5e      	ldr	r3, [pc, #376]	; (10cc4 <main+0x4a4>)
   10b4a:	6819      	ldr	r1, [r3, #0]
   10b4c:	4b5e      	ldr	r3, [pc, #376]	; (10cc8 <main+0x4a8>)
   10b4e:	1c10      	adds	r0, r2, #0
   10b50:	4798      	blx	r3
   10b52:	1e03      	subs	r3, r0, #0
   10b54:	d003      	beq.n	10b5e <main+0x33e>
			kalmanAX_min = axKalman;
   10b56:	4b3f      	ldr	r3, [pc, #252]	; (10c54 <main+0x434>)
   10b58:	681a      	ldr	r2, [r3, #0]
   10b5a:	4b5a      	ldr	r3, [pc, #360]	; (10cc4 <main+0x4a4>)
   10b5c:	601a      	str	r2, [r3, #0]

		if(ayKalman > kalmanAY_max)
   10b5e:	4b4d      	ldr	r3, [pc, #308]	; (10c94 <main+0x474>)
   10b60:	681a      	ldr	r2, [r3, #0]
   10b62:	4b5a      	ldr	r3, [pc, #360]	; (10ccc <main+0x4ac>)
   10b64:	6819      	ldr	r1, [r3, #0]
   10b66:	4b56      	ldr	r3, [pc, #344]	; (10cc0 <main+0x4a0>)
   10b68:	1c10      	adds	r0, r2, #0
   10b6a:	4798      	blx	r3
   10b6c:	1e03      	subs	r3, r0, #0
   10b6e:	d100      	bne.n	10b72 <main+0x352>
   10b70:	e0ae      	b.n	10cd0 <main+0x4b0>
			kalmanAY_max = ayKalman;
   10b72:	4b48      	ldr	r3, [pc, #288]	; (10c94 <main+0x474>)
   10b74:	681a      	ldr	r2, [r3, #0]
   10b76:	4b55      	ldr	r3, [pc, #340]	; (10ccc <main+0x4ac>)
   10b78:	601a      	str	r2, [r3, #0]
   10b7a:	e0b6      	b.n	10cea <main+0x4ca>
   10b7c:	00007f65 	.word	0x00007f65
   10b80:	0000b0b1 	.word	0x0000b0b1
   10b84:	000102c1 	.word	0x000102c1
   10b88:	00010351 	.word	0x00010351
   10b8c:	0000b161 	.word	0x0000b161
   10b90:	0000da45 	.word	0x0000da45
   10b94:	0000dabd 	.word	0x0000dabd
   10b98:	0000dc41 	.word	0x0000dc41
   10b9c:	0000f521 	.word	0x0000f521
   10ba0:	000093f9 	.word	0x000093f9
   10ba4:	0000955d 	.word	0x0000955d
   10ba8:	0000b631 	.word	0x0000b631
   10bac:	3dcccccd 	.word	0x3dcccccd
   10bb0:	00013ce5 	.word	0x00013ce5
   10bb4:	000107e5 	.word	0x000107e5
   10bb8:	0000e905 	.word	0x0000e905
   10bbc:	0000f289 	.word	0x0000f289
   10bc0:	0000ef51 	.word	0x0000ef51
   10bc4:	0000b589 	.word	0x0000b589
   10bc8:	20000310 	.word	0x20000310
   10bcc:	000103d1 	.word	0x000103d1
   10bd0:	00010799 	.word	0x00010799
   10bd4:	0000b8f1 	.word	0x0000b8f1
   10bd8:	20000372 	.word	0x20000372
   10bdc:	00000206 	.word	0x00000206
   10be0:	20000a78 	.word	0x20000a78
   10be4:	20000718 	.word	0x20000718
   10be8:	00006671 	.word	0x00006671
   10bec:	2000036e 	.word	0x2000036e
   10bf0:	20000a58 	.word	0x20000a58
   10bf4:	20000a1c 	.word	0x20000a1c
   10bf8:	20000994 	.word	0x20000994
   10bfc:	200007a8 	.word	0x200007a8
   10c00:	20000990 	.word	0x20000990
   10c04:	20000928 	.word	0x20000928
   10c08:	20000374 	.word	0x20000374
   10c0c:	20000373 	.word	0x20000373
   10c10:	20000fd4 	.word	0x20000fd4
   10c14:	000f4240 	.word	0x000f4240
   10c18:	fff0bdc0 	.word	0xfff0bdc0
   10c1c:	000101e1 	.word	0x000101e1
   10c20:	0000d7dd 	.word	0x0000d7dd
   10c24:	2000030f 	.word	0x2000030f
   10c28:	20000019 	.word	0x20000019
   10c2c:	0000cdcd 	.word	0x0000cdcd
   10c30:	200000b1 	.word	0x200000b1
   10c34:	2000036b 	.word	0x2000036b
   10c38:	0000d055 	.word	0x0000d055
   10c3c:	0000d1d1 	.word	0x0000d1d1
   10c40:	00009c61 	.word	0x00009c61
   10c44:	00009d99 	.word	0x00009d99
   10c48:	00009d2d 	.word	0x00009d2d
   10c4c:	20000004 	.word	0x20000004
   10c50:	0000a51d 	.word	0x0000a51d
   10c54:	200003d0 	.word	0x200003d0
   10c58:	200002fc 	.word	0x200002fc
   10c5c:	00015221 	.word	0x00015221
   10c60:	00014ea9 	.word	0x00014ea9
   10c64:	000151e1 	.word	0x000151e1
   10c68:	ffffd8f1 	.word	0xffffd8f1
   10c6c:	0000270f 	.word	0x0000270f
   10c70:	00013a05 	.word	0x00013a05
   10c74:	200003cc 	.word	0x200003cc
   10c78:	00013dbd 	.word	0x00013dbd
   10c7c:	00013a85 	.word	0x00013a85
   10c80:	200003ce 	.word	0x200003ce
   10c84:	200003c0 	.word	0x200003c0
   10c88:	000139b1 	.word	0x000139b1
   10c8c:	000152c1 	.word	0x000152c1
   10c90:	000144f9 	.word	0x000144f9
   10c94:	200003d4 	.word	0x200003d4
   10c98:	20000300 	.word	0x20000300
   10c9c:	200003d8 	.word	0x200003d8
   10ca0:	200002f6 	.word	0x200002f6
   10ca4:	00009e65 	.word	0x00009e65
   10ca8:	200003dc 	.word	0x200003dc
   10cac:	200002f8 	.word	0x200002f8
   10cb0:	200003e0 	.word	0x200003e0
   10cb4:	200002fa 	.word	0x200002fa
   10cb8:	200003e4 	.word	0x200003e4
   10cbc:	200000b8 	.word	0x200000b8
   10cc0:	0001447d 	.word	0x0001447d
   10cc4:	200000b4 	.word	0x200000b4
   10cc8:	00014455 	.word	0x00014455
   10ccc:	200000c0 	.word	0x200000c0
		else if(ayKalman < kalmanAY_min)
   10cd0:	4bbf      	ldr	r3, [pc, #764]	; (10fd0 <main+0x7b0>)
   10cd2:	681a      	ldr	r2, [r3, #0]
   10cd4:	4bbf      	ldr	r3, [pc, #764]	; (10fd4 <main+0x7b4>)
   10cd6:	6819      	ldr	r1, [r3, #0]
   10cd8:	4bbf      	ldr	r3, [pc, #764]	; (10fd8 <main+0x7b8>)
   10cda:	1c10      	adds	r0, r2, #0
   10cdc:	4798      	blx	r3
   10cde:	1e03      	subs	r3, r0, #0
   10ce0:	d003      	beq.n	10cea <main+0x4ca>
			kalmanAY_min = ayKalman;
   10ce2:	4bbb      	ldr	r3, [pc, #748]	; (10fd0 <main+0x7b0>)
   10ce4:	681a      	ldr	r2, [r3, #0]
   10ce6:	4bbb      	ldr	r3, [pc, #748]	; (10fd4 <main+0x7b4>)
   10ce8:	601a      	str	r2, [r3, #0]

		if(azKalman > kalmanAZ_max)
   10cea:	4bbc      	ldr	r3, [pc, #752]	; (10fdc <main+0x7bc>)
   10cec:	681a      	ldr	r2, [r3, #0]
   10cee:	4bbc      	ldr	r3, [pc, #752]	; (10fe0 <main+0x7c0>)
   10cf0:	6819      	ldr	r1, [r3, #0]
   10cf2:	4bbc      	ldr	r3, [pc, #752]	; (10fe4 <main+0x7c4>)
   10cf4:	1c10      	adds	r0, r2, #0
   10cf6:	4798      	blx	r3
   10cf8:	1e03      	subs	r3, r0, #0
   10cfa:	d004      	beq.n	10d06 <main+0x4e6>
			kalmanAZ_max = azKalman;
   10cfc:	4bb7      	ldr	r3, [pc, #732]	; (10fdc <main+0x7bc>)
   10cfe:	681a      	ldr	r2, [r3, #0]
   10d00:	4bb7      	ldr	r3, [pc, #732]	; (10fe0 <main+0x7c0>)
   10d02:	601a      	str	r2, [r3, #0]
   10d04:	e00c      	b.n	10d20 <main+0x500>
		else if(azKalman < kalmanAZ_min)
   10d06:	4bb5      	ldr	r3, [pc, #724]	; (10fdc <main+0x7bc>)
   10d08:	681a      	ldr	r2, [r3, #0]
   10d0a:	4bb7      	ldr	r3, [pc, #732]	; (10fe8 <main+0x7c8>)
   10d0c:	6819      	ldr	r1, [r3, #0]
   10d0e:	4bb2      	ldr	r3, [pc, #712]	; (10fd8 <main+0x7b8>)
   10d10:	1c10      	adds	r0, r2, #0
   10d12:	4798      	blx	r3
   10d14:	1e03      	subs	r3, r0, #0
   10d16:	d003      	beq.n	10d20 <main+0x500>
			kalmanAZ_min = azKalman;
   10d18:	4bb0      	ldr	r3, [pc, #704]	; (10fdc <main+0x7bc>)
   10d1a:	681a      	ldr	r2, [r3, #0]
   10d1c:	4bb2      	ldr	r3, [pc, #712]	; (10fe8 <main+0x7c8>)
   10d1e:	601a      	str	r2, [r3, #0]
			
		if(gxKalman > kalmanGX_max)
   10d20:	4bb2      	ldr	r3, [pc, #712]	; (10fec <main+0x7cc>)
   10d22:	681a      	ldr	r2, [r3, #0]
   10d24:	4bb2      	ldr	r3, [pc, #712]	; (10ff0 <main+0x7d0>)
   10d26:	6819      	ldr	r1, [r3, #0]
   10d28:	4bae      	ldr	r3, [pc, #696]	; (10fe4 <main+0x7c4>)
   10d2a:	1c10      	adds	r0, r2, #0
   10d2c:	4798      	blx	r3
   10d2e:	1e03      	subs	r3, r0, #0
   10d30:	d004      	beq.n	10d3c <main+0x51c>
			kalmanGX_max = gxKalman;
   10d32:	4bae      	ldr	r3, [pc, #696]	; (10fec <main+0x7cc>)
   10d34:	681a      	ldr	r2, [r3, #0]
   10d36:	4bae      	ldr	r3, [pc, #696]	; (10ff0 <main+0x7d0>)
   10d38:	601a      	str	r2, [r3, #0]
   10d3a:	e00c      	b.n	10d56 <main+0x536>
		else if(gxKalman < kalmanGX_min)
   10d3c:	4bab      	ldr	r3, [pc, #684]	; (10fec <main+0x7cc>)
   10d3e:	681a      	ldr	r2, [r3, #0]
   10d40:	4bac      	ldr	r3, [pc, #688]	; (10ff4 <main+0x7d4>)
   10d42:	6819      	ldr	r1, [r3, #0]
   10d44:	4ba4      	ldr	r3, [pc, #656]	; (10fd8 <main+0x7b8>)
   10d46:	1c10      	adds	r0, r2, #0
   10d48:	4798      	blx	r3
   10d4a:	1e03      	subs	r3, r0, #0
   10d4c:	d003      	beq.n	10d56 <main+0x536>
			kalmanGX_min = gxKalman;
   10d4e:	4ba7      	ldr	r3, [pc, #668]	; (10fec <main+0x7cc>)
   10d50:	681a      	ldr	r2, [r3, #0]
   10d52:	4ba8      	ldr	r3, [pc, #672]	; (10ff4 <main+0x7d4>)
   10d54:	601a      	str	r2, [r3, #0]

		if(gyKalman > kalmanGY_max)
   10d56:	4ba8      	ldr	r3, [pc, #672]	; (10ff8 <main+0x7d8>)
   10d58:	681a      	ldr	r2, [r3, #0]
   10d5a:	4ba8      	ldr	r3, [pc, #672]	; (10ffc <main+0x7dc>)
   10d5c:	6819      	ldr	r1, [r3, #0]
   10d5e:	4ba1      	ldr	r3, [pc, #644]	; (10fe4 <main+0x7c4>)
   10d60:	1c10      	adds	r0, r2, #0
   10d62:	4798      	blx	r3
   10d64:	1e03      	subs	r3, r0, #0
   10d66:	d004      	beq.n	10d72 <main+0x552>
			kalmanGY_max = gyKalman;
   10d68:	4ba3      	ldr	r3, [pc, #652]	; (10ff8 <main+0x7d8>)
   10d6a:	681a      	ldr	r2, [r3, #0]
   10d6c:	4ba3      	ldr	r3, [pc, #652]	; (10ffc <main+0x7dc>)
   10d6e:	601a      	str	r2, [r3, #0]
   10d70:	e00c      	b.n	10d8c <main+0x56c>
		else if(gyKalman < kalmanGY_min)
   10d72:	4ba1      	ldr	r3, [pc, #644]	; (10ff8 <main+0x7d8>)
   10d74:	681a      	ldr	r2, [r3, #0]
   10d76:	4ba2      	ldr	r3, [pc, #648]	; (11000 <main+0x7e0>)
   10d78:	6819      	ldr	r1, [r3, #0]
   10d7a:	4b97      	ldr	r3, [pc, #604]	; (10fd8 <main+0x7b8>)
   10d7c:	1c10      	adds	r0, r2, #0
   10d7e:	4798      	blx	r3
   10d80:	1e03      	subs	r3, r0, #0
   10d82:	d003      	beq.n	10d8c <main+0x56c>
			kalmanGY_min = gyKalman;
   10d84:	4b9c      	ldr	r3, [pc, #624]	; (10ff8 <main+0x7d8>)
   10d86:	681a      	ldr	r2, [r3, #0]
   10d88:	4b9d      	ldr	r3, [pc, #628]	; (11000 <main+0x7e0>)
   10d8a:	601a      	str	r2, [r3, #0]

		if(gzKalman > kalmanAZ_max)
   10d8c:	4b9d      	ldr	r3, [pc, #628]	; (11004 <main+0x7e4>)
   10d8e:	681a      	ldr	r2, [r3, #0]
   10d90:	4b93      	ldr	r3, [pc, #588]	; (10fe0 <main+0x7c0>)
   10d92:	6819      	ldr	r1, [r3, #0]
   10d94:	4b93      	ldr	r3, [pc, #588]	; (10fe4 <main+0x7c4>)
   10d96:	1c10      	adds	r0, r2, #0
   10d98:	4798      	blx	r3
   10d9a:	1e03      	subs	r3, r0, #0
   10d9c:	d004      	beq.n	10da8 <main+0x588>
			kalmanGZ_max = gzKalman;
   10d9e:	4b99      	ldr	r3, [pc, #612]	; (11004 <main+0x7e4>)
   10da0:	681a      	ldr	r2, [r3, #0]
   10da2:	4b99      	ldr	r3, [pc, #612]	; (11008 <main+0x7e8>)
   10da4:	601a      	str	r2, [r3, #0]
   10da6:	e00c      	b.n	10dc2 <main+0x5a2>
		else if(gzKalman < kalmanGZ_min)
   10da8:	4b96      	ldr	r3, [pc, #600]	; (11004 <main+0x7e4>)
   10daa:	681a      	ldr	r2, [r3, #0]
   10dac:	4b97      	ldr	r3, [pc, #604]	; (1100c <main+0x7ec>)
   10dae:	6819      	ldr	r1, [r3, #0]
   10db0:	4b89      	ldr	r3, [pc, #548]	; (10fd8 <main+0x7b8>)
   10db2:	1c10      	adds	r0, r2, #0
   10db4:	4798      	blx	r3
   10db6:	1e03      	subs	r3, r0, #0
   10db8:	d003      	beq.n	10dc2 <main+0x5a2>
			kalmanGZ_min = gzKalman;
   10dba:	4b92      	ldr	r3, [pc, #584]	; (11004 <main+0x7e4>)
   10dbc:	681a      	ldr	r2, [r3, #0]
   10dbe:	4b93      	ldr	r3, [pc, #588]	; (1100c <main+0x7ec>)
   10dc0:	601a      	str	r2, [r3, #0]

		headingTime = millis();
   10dc2:	4b93      	ldr	r3, [pc, #588]	; (11010 <main+0x7f0>)
   10dc4:	4798      	blx	r3
   10dc6:	0003      	movs	r3, r0
   10dc8:	623b      	str	r3, [r7, #32]
		if(abs(gzKalman) >= 0.5){
   10dca:	4b8e      	ldr	r3, [pc, #568]	; (11004 <main+0x7e4>)
   10dcc:	681a      	ldr	r2, [r3, #0]
   10dce:	4b91      	ldr	r3, [pc, #580]	; (11014 <main+0x7f4>)
   10dd0:	1c10      	adds	r0, r2, #0
   10dd2:	4798      	blx	r3
   10dd4:	0003      	movs	r3, r0
   10dd6:	17d9      	asrs	r1, r3, #31
   10dd8:	185a      	adds	r2, r3, r1
   10dda:	404a      	eors	r2, r1
   10ddc:	4b8e      	ldr	r3, [pc, #568]	; (11018 <main+0x7f8>)
   10dde:	0010      	movs	r0, r2
   10de0:	4798      	blx	r3
   10de2:	4c8e      	ldr	r4, [pc, #568]	; (1101c <main+0x7fc>)
   10de4:	2200      	movs	r2, #0
   10de6:	4b8e      	ldr	r3, [pc, #568]	; (11020 <main+0x800>)
   10de8:	47a0      	blx	r4
   10dea:	1e03      	subs	r3, r0, #0
   10dec:	d039      	beq.n	10e62 <main+0x642>
			if(headingTime < lheadingTime){
   10dee:	6a3a      	ldr	r2, [r7, #32]
   10df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10df2:	429a      	cmp	r2, r3
   10df4:	d21b      	bcs.n	10e2e <main+0x60e>
				heading += (gzKalman) * (((float)(headingTime + (0xFFFFFFFF - lheadingTime)))/1000);
   10df6:	6a3a      	ldr	r2, [r7, #32]
   10df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10dfa:	1ad3      	subs	r3, r2, r3
   10dfc:	1e5a      	subs	r2, r3, #1
   10dfe:	4b89      	ldr	r3, [pc, #548]	; (11024 <main+0x804>)
   10e00:	0010      	movs	r0, r2
   10e02:	4798      	blx	r3
   10e04:	1c02      	adds	r2, r0, #0
   10e06:	4b88      	ldr	r3, [pc, #544]	; (11028 <main+0x808>)
   10e08:	4988      	ldr	r1, [pc, #544]	; (1102c <main+0x80c>)
   10e0a:	1c10      	adds	r0, r2, #0
   10e0c:	4798      	blx	r3
   10e0e:	1c03      	adds	r3, r0, #0
   10e10:	1c18      	adds	r0, r3, #0
   10e12:	4b7c      	ldr	r3, [pc, #496]	; (11004 <main+0x7e4>)
   10e14:	681a      	ldr	r2, [r3, #0]
   10e16:	4b86      	ldr	r3, [pc, #536]	; (11030 <main+0x810>)
   10e18:	1c11      	adds	r1, r2, #0
   10e1a:	4798      	blx	r3
   10e1c:	1c03      	adds	r3, r0, #0
   10e1e:	1c1a      	adds	r2, r3, #0
   10e20:	4b84      	ldr	r3, [pc, #528]	; (11034 <main+0x814>)
   10e22:	1c11      	adds	r1, r2, #0
   10e24:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e26:	4798      	blx	r3
   10e28:	1c03      	adds	r3, r0, #0
   10e2a:	637b      	str	r3, [r7, #52]	; 0x34
   10e2c:	e019      	b.n	10e62 <main+0x642>
			}
			else
				heading += (gzKalman) * (((float)(headingTime - lheadingTime))/1000);
   10e2e:	6a3a      	ldr	r2, [r7, #32]
   10e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10e32:	1ad2      	subs	r2, r2, r3
   10e34:	4b7b      	ldr	r3, [pc, #492]	; (11024 <main+0x804>)
   10e36:	0010      	movs	r0, r2
   10e38:	4798      	blx	r3
   10e3a:	1c02      	adds	r2, r0, #0
   10e3c:	4b7a      	ldr	r3, [pc, #488]	; (11028 <main+0x808>)
   10e3e:	497b      	ldr	r1, [pc, #492]	; (1102c <main+0x80c>)
   10e40:	1c10      	adds	r0, r2, #0
   10e42:	4798      	blx	r3
   10e44:	1c03      	adds	r3, r0, #0
   10e46:	1c18      	adds	r0, r3, #0
   10e48:	4b6e      	ldr	r3, [pc, #440]	; (11004 <main+0x7e4>)
   10e4a:	681a      	ldr	r2, [r3, #0]
   10e4c:	4b78      	ldr	r3, [pc, #480]	; (11030 <main+0x810>)
   10e4e:	1c11      	adds	r1, r2, #0
   10e50:	4798      	blx	r3
   10e52:	1c03      	adds	r3, r0, #0
   10e54:	1c1a      	adds	r2, r3, #0
   10e56:	4b77      	ldr	r3, [pc, #476]	; (11034 <main+0x814>)
   10e58:	1c11      	adds	r1, r2, #0
   10e5a:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e5c:	4798      	blx	r3
   10e5e:	1c03      	adds	r3, r0, #0
   10e60:	637b      	str	r3, [r7, #52]	; 0x34
		}
		lheadingTime = headingTime;
   10e62:	6a3b      	ldr	r3, [r7, #32]
   10e64:	633b      	str	r3, [r7, #48]	; 0x30
		if(heading < 0)
   10e66:	4b5c      	ldr	r3, [pc, #368]	; (10fd8 <main+0x7b8>)
   10e68:	2100      	movs	r1, #0
   10e6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e6c:	4798      	blx	r3
   10e6e:	1e03      	subs	r3, r0, #0
   10e70:	d006      	beq.n	10e80 <main+0x660>
			heading = 360 + heading;
   10e72:	4b70      	ldr	r3, [pc, #448]	; (11034 <main+0x814>)
   10e74:	4970      	ldr	r1, [pc, #448]	; (11038 <main+0x818>)
   10e76:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e78:	4798      	blx	r3
   10e7a:	1c03      	adds	r3, r0, #0
   10e7c:	637b      	str	r3, [r7, #52]	; 0x34
   10e7e:	e00b      	b.n	10e98 <main+0x678>
		else if(heading > 360)
   10e80:	4b58      	ldr	r3, [pc, #352]	; (10fe4 <main+0x7c4>)
   10e82:	496d      	ldr	r1, [pc, #436]	; (11038 <main+0x818>)
   10e84:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e86:	4798      	blx	r3
   10e88:	1e03      	subs	r3, r0, #0
   10e8a:	d005      	beq.n	10e98 <main+0x678>
			heading = heading - 360;
   10e8c:	4b6b      	ldr	r3, [pc, #428]	; (1103c <main+0x81c>)
   10e8e:	496a      	ldr	r1, [pc, #424]	; (11038 <main+0x818>)
   10e90:	6b78      	ldr	r0, [r7, #52]	; 0x34
   10e92:	4798      	blx	r3
   10e94:	1c03      	adds	r3, r0, #0
   10e96:	637b      	str	r3, [r7, #52]	; 0x34

		
		if(BLE_TX_TIME>millis())
   10e98:	4b5d      	ldr	r3, [pc, #372]	; (11010 <main+0x7f0>)
   10e9a:	4798      	blx	r3
   10e9c:	0002      	movs	r2, r0
   10e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10ea0:	429a      	cmp	r2, r3
   10ea2:	d201      	bcs.n	10ea8 <main+0x688>
			BLE_TX_TIME = 0;
   10ea4:	2300      	movs	r3, #0
   10ea6:	62bb      	str	r3, [r7, #40]	; 0x28
		if(SEND_CONTINUOUS && app_remote_check == 0 && ((millis()-BLE_TX_TIME) >= BLE_TX_DELAY) && usart_get_job_status(&ble_usart, USART_TRANSCEIVER_TX) != STATUS_BUSY)
   10ea8:	4b65      	ldr	r3, [pc, #404]	; (11040 <main+0x820>)
   10eaa:	781b      	ldrb	r3, [r3, #0]
   10eac:	2b00      	cmp	r3, #0
   10eae:	d100      	bne.n	10eb2 <main+0x692>
   10eb0:	e2a7      	b.n	11402 <main+0xbe2>
   10eb2:	4b64      	ldr	r3, [pc, #400]	; (11044 <main+0x824>)
   10eb4:	781b      	ldrb	r3, [r3, #0]
   10eb6:	2b00      	cmp	r3, #0
   10eb8:	d000      	beq.n	10ebc <main+0x69c>
   10eba:	e2a2      	b.n	11402 <main+0xbe2>
   10ebc:	4b54      	ldr	r3, [pc, #336]	; (11010 <main+0x7f0>)
   10ebe:	4798      	blx	r3
   10ec0:	0002      	movs	r2, r0
   10ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10ec4:	1ad2      	subs	r2, r2, r3
   10ec6:	231e      	movs	r3, #30
   10ec8:	18fb      	adds	r3, r7, r3
   10eca:	881b      	ldrh	r3, [r3, #0]
   10ecc:	429a      	cmp	r2, r3
   10ece:	d200      	bcs.n	10ed2 <main+0x6b2>
   10ed0:	e297      	b.n	11402 <main+0xbe2>
   10ed2:	4b5d      	ldr	r3, [pc, #372]	; (11048 <main+0x828>)
   10ed4:	2101      	movs	r1, #1
   10ed6:	0018      	movs	r0, r3
   10ed8:	4b5c      	ldr	r3, [pc, #368]	; (1104c <main+0x82c>)
   10eda:	4798      	blx	r3
   10edc:	0003      	movs	r3, r0
   10ede:	2b05      	cmp	r3, #5
   10ee0:	d100      	bne.n	10ee4 <main+0x6c4>
   10ee2:	e28e      	b.n	11402 <main+0xbe2>
		{
			switch(BLE_TX_INDEX){
   10ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10ee6:	2b01      	cmp	r3, #1
   10ee8:	d100      	bne.n	10eec <main+0x6cc>
   10eea:	e0b7      	b.n	1105c <main+0x83c>
   10eec:	dc02      	bgt.n	10ef4 <main+0x6d4>
   10eee:	2b00      	cmp	r3, #0
   10ef0:	d007      	beq.n	10f02 <main+0x6e2>
   10ef2:	e27a      	b.n	113ea <main+0xbca>
   10ef4:	2b02      	cmp	r3, #2
   10ef6:	d100      	bne.n	10efa <main+0x6da>
   10ef8:	e117      	b.n	1112a <main+0x90a>
   10efa:	2b03      	cmp	r3, #3
   10efc:	d100      	bne.n	10f00 <main+0x6e0>
   10efe:	e1e1      	b.n	112c4 <main+0xaa4>
   10f00:	e273      	b.n	113ea <main+0xbca>
				case 0:
					ble_write_buffer[0] = 0x11;
   10f02:	4b53      	ldr	r3, [pc, #332]	; (11050 <main+0x830>)
   10f04:	2211      	movs	r2, #17
   10f06:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = latest_vesc_vals.avg_input_current & 0xFF;
   10f08:	4b52      	ldr	r3, [pc, #328]	; (11054 <main+0x834>)
   10f0a:	689b      	ldr	r3, [r3, #8]
   10f0c:	b2da      	uxtb	r2, r3
   10f0e:	4b50      	ldr	r3, [pc, #320]	; (11050 <main+0x830>)
   10f10:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.avg_input_current & 0xFF00) >> 8;
   10f12:	4b50      	ldr	r3, [pc, #320]	; (11054 <main+0x834>)
   10f14:	689b      	ldr	r3, [r3, #8]
   10f16:	121b      	asrs	r3, r3, #8
   10f18:	b2da      	uxtb	r2, r3
   10f1a:	4b4d      	ldr	r3, [pc, #308]	; (11050 <main+0x830>)
   10f1c:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x12;
   10f1e:	4b4c      	ldr	r3, [pc, #304]	; (11050 <main+0x830>)
   10f20:	2212      	movs	r2, #18
   10f22:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = latest_vesc_vals.INPUT_VOLTAGE;
   10f24:	4b4b      	ldr	r3, [pc, #300]	; (11054 <main+0x834>)
   10f26:	2214      	movs	r2, #20
   10f28:	5e9b      	ldrsh	r3, [r3, r2]
   10f2a:	b2da      	uxtb	r2, r3
   10f2c:	4b48      	ldr	r3, [pc, #288]	; (11050 <main+0x830>)
   10f2e:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.INPUT_VOLTAGE & 0xFF00) >> 8;
   10f30:	4b48      	ldr	r3, [pc, #288]	; (11054 <main+0x834>)
   10f32:	2214      	movs	r2, #20
   10f34:	5e9b      	ldrsh	r3, [r3, r2]
   10f36:	121b      	asrs	r3, r3, #8
   10f38:	b2da      	uxtb	r2, r3
   10f3a:	4b45      	ldr	r3, [pc, #276]	; (11050 <main+0x830>)
   10f3c:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x13;
   10f3e:	4b44      	ldr	r3, [pc, #272]	; (11050 <main+0x830>)
   10f40:	2213      	movs	r2, #19
   10f42:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = latest_vesc_vals.avg_motor_current;
   10f44:	4b43      	ldr	r3, [pc, #268]	; (11054 <main+0x834>)
   10f46:	685b      	ldr	r3, [r3, #4]
   10f48:	b2da      	uxtb	r2, r3
   10f4a:	4b41      	ldr	r3, [pc, #260]	; (11050 <main+0x830>)
   10f4c:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (latest_vesc_vals.avg_motor_current & 0xFF00) >> 8;
   10f4e:	4b41      	ldr	r3, [pc, #260]	; (11054 <main+0x834>)
   10f50:	685b      	ldr	r3, [r3, #4]
   10f52:	121b      	asrs	r3, r3, #8
   10f54:	b2da      	uxtb	r2, r3
   10f56:	4b3e      	ldr	r3, [pc, #248]	; (11050 <main+0x830>)
   10f58:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x14;
   10f5a:	4b3d      	ldr	r3, [pc, #244]	; (11050 <main+0x830>)
   10f5c:	2214      	movs	r2, #20
   10f5e:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = latest_vesc_vals.temp_fet_filtered;
   10f60:	4b3c      	ldr	r3, [pc, #240]	; (11054 <main+0x834>)
   10f62:	2200      	movs	r2, #0
   10f64:	5e9b      	ldrsh	r3, [r3, r2]
   10f66:	b2da      	uxtb	r2, r3
   10f68:	4b39      	ldr	r3, [pc, #228]	; (11050 <main+0x830>)
   10f6a:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.temp_fet_filtered & 0xFF00) >> 8;
   10f6c:	4b39      	ldr	r3, [pc, #228]	; (11054 <main+0x834>)
   10f6e:	2200      	movs	r2, #0
   10f70:	5e9b      	ldrsh	r3, [r3, r2]
   10f72:	121b      	asrs	r3, r3, #8
   10f74:	b2da      	uxtb	r2, r3
   10f76:	4b36      	ldr	r3, [pc, #216]	; (11050 <main+0x830>)
   10f78:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x15;
   10f7a:	4b35      	ldr	r3, [pc, #212]	; (11050 <main+0x830>)
   10f7c:	2215      	movs	r2, #21
   10f7e:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = latest_vesc_vals.duty_cycle;
   10f80:	4b34      	ldr	r3, [pc, #208]	; (11054 <main+0x834>)
   10f82:	220c      	movs	r2, #12
   10f84:	5e9b      	ldrsh	r3, [r3, r2]
   10f86:	b2da      	uxtb	r2, r3
   10f88:	4b31      	ldr	r3, [pc, #196]	; (11050 <main+0x830>)
   10f8a:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.duty_cycle & 0xFF00) >> 8;
   10f8c:	4b31      	ldr	r3, [pc, #196]	; (11054 <main+0x834>)
   10f8e:	220c      	movs	r2, #12
   10f90:	5e9b      	ldrsh	r3, [r3, r2]
   10f92:	121b      	asrs	r3, r3, #8
   10f94:	b2da      	uxtb	r2, r3
   10f96:	4b2e      	ldr	r3, [pc, #184]	; (11050 <main+0x830>)
   10f98:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x16;
   10f9a:	4b2d      	ldr	r3, [pc, #180]	; (11050 <main+0x830>)
   10f9c:	2216      	movs	r2, #22
   10f9e:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = (latest_vesc_vals.rpm & 0xFF);
   10fa0:	4b2c      	ldr	r3, [pc, #176]	; (11054 <main+0x834>)
   10fa2:	691b      	ldr	r3, [r3, #16]
   10fa4:	b2da      	uxtb	r2, r3
   10fa6:	4b2a      	ldr	r3, [pc, #168]	; (11050 <main+0x830>)
   10fa8:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = (latest_vesc_vals.rpm & 0xFF00) >> 8;
   10faa:	4b2a      	ldr	r3, [pc, #168]	; (11054 <main+0x834>)
   10fac:	691b      	ldr	r3, [r3, #16]
   10fae:	121b      	asrs	r3, r3, #8
   10fb0:	b2da      	uxtb	r2, r3
   10fb2:	4b27      	ldr	r3, [pc, #156]	; (11050 <main+0x830>)
   10fb4:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = (latest_vesc_vals.rpm & 0xFF0000) >> 16;
   10fb6:	4b27      	ldr	r3, [pc, #156]	; (11054 <main+0x834>)
   10fb8:	691b      	ldr	r3, [r3, #16]
   10fba:	141b      	asrs	r3, r3, #16
   10fbc:	b2da      	uxtb	r2, r3
   10fbe:	4b24      	ldr	r3, [pc, #144]	; (11050 <main+0x830>)
   10fc0:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 19);
   10fc2:	4923      	ldr	r1, [pc, #140]	; (11050 <main+0x830>)
   10fc4:	4b20      	ldr	r3, [pc, #128]	; (11048 <main+0x828>)
   10fc6:	2213      	movs	r2, #19
   10fc8:	0018      	movs	r0, r3
   10fca:	4b23      	ldr	r3, [pc, #140]	; (11058 <main+0x838>)
   10fcc:	4798      	blx	r3
					break;
   10fce:	e20c      	b.n	113ea <main+0xbca>
   10fd0:	200003d4 	.word	0x200003d4
   10fd4:	200000bc 	.word	0x200000bc
   10fd8:	00014455 	.word	0x00014455
   10fdc:	200003d8 	.word	0x200003d8
   10fe0:	200000c8 	.word	0x200000c8
   10fe4:	0001447d 	.word	0x0001447d
   10fe8:	200000c4 	.word	0x200000c4
   10fec:	200003dc 	.word	0x200003dc
   10ff0:	200000d0 	.word	0x200000d0
   10ff4:	200000cc 	.word	0x200000cc
   10ff8:	200003e0 	.word	0x200003e0
   10ffc:	200000d8 	.word	0x200000d8
   11000:	200000d4 	.word	0x200000d4
   11004:	200003e4 	.word	0x200003e4
   11008:	200000e0 	.word	0x200000e0
   1100c:	200000dc 	.word	0x200000dc
   11010:	0000b109 	.word	0x0000b109
   11014:	000151e1 	.word	0x000151e1
   11018:	00016d69 	.word	0x00016d69
   1101c:	0001441d 	.word	0x0001441d
   11020:	3fe00000 	.word	0x3fe00000
   11024:	000152c1 	.word	0x000152c1
   11028:	00014889 	.word	0x00014889
   1102c:	447a0000 	.word	0x447a0000
   11030:	00014c69 	.word	0x00014c69
   11034:	00014565 	.word	0x00014565
   11038:	43b40000 	.word	0x43b40000
   1103c:	00014ea9 	.word	0x00014ea9
   11040:	200000b1 	.word	0x200000b1
   11044:	200003e8 	.word	0x200003e8
   11048:	200004a0 	.word	0x200004a0
   1104c:	000066ff 	.word	0x000066ff
   11050:	20000928 	.word	0x20000928
   11054:	20000958 	.word	0x20000958
   11058:	00006629 	.word	0x00006629
				case 1:
					ble_write_buffer[0] = 0x17;
   1105c:	4b8a      	ldr	r3, [pc, #552]	; (11288 <main+0xa68>)
   1105e:	2217      	movs	r2, #23
   11060:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = (latest_vesc_vals.amp_hours & 0xFF);
   11062:	4b8a      	ldr	r3, [pc, #552]	; (1128c <main+0xa6c>)
   11064:	699b      	ldr	r3, [r3, #24]
   11066:	b2da      	uxtb	r2, r3
   11068:	4b87      	ldr	r3, [pc, #540]	; (11288 <main+0xa68>)
   1106a:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = (latest_vesc_vals.amp_hours & 0xFF00) >> 8;
   1106c:	4b87      	ldr	r3, [pc, #540]	; (1128c <main+0xa6c>)
   1106e:	699b      	ldr	r3, [r3, #24]
   11070:	121b      	asrs	r3, r3, #8
   11072:	b2da      	uxtb	r2, r3
   11074:	4b84      	ldr	r3, [pc, #528]	; (11288 <main+0xa68>)
   11076:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = (latest_vesc_vals.amp_hours & 0xFF0000) >> 16;
   11078:	4b84      	ldr	r3, [pc, #528]	; (1128c <main+0xa6c>)
   1107a:	699b      	ldr	r3, [r3, #24]
   1107c:	141b      	asrs	r3, r3, #16
   1107e:	b2da      	uxtb	r2, r3
   11080:	4b81      	ldr	r3, [pc, #516]	; (11288 <main+0xa68>)
   11082:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = 0x18;
   11084:	4b80      	ldr	r3, [pc, #512]	; (11288 <main+0xa68>)
   11086:	2218      	movs	r2, #24
   11088:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = (latest_vesc_vals.amp_hours_charged & 0xFF);
   1108a:	4b80      	ldr	r3, [pc, #512]	; (1128c <main+0xa6c>)
   1108c:	69db      	ldr	r3, [r3, #28]
   1108e:	b2da      	uxtb	r2, r3
   11090:	4b7d      	ldr	r3, [pc, #500]	; (11288 <main+0xa68>)
   11092:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (latest_vesc_vals.amp_hours_charged & 0xFF00) >> 8;
   11094:	4b7d      	ldr	r3, [pc, #500]	; (1128c <main+0xa6c>)
   11096:	69db      	ldr	r3, [r3, #28]
   11098:	121b      	asrs	r3, r3, #8
   1109a:	b2da      	uxtb	r2, r3
   1109c:	4b7a      	ldr	r3, [pc, #488]	; (11288 <main+0xa68>)
   1109e:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = (latest_vesc_vals.amp_hours_charged & 0xFF0000) >> 16;
   110a0:	4b7a      	ldr	r3, [pc, #488]	; (1128c <main+0xa6c>)
   110a2:	69db      	ldr	r3, [r3, #28]
   110a4:	141b      	asrs	r3, r3, #16
   110a6:	b2da      	uxtb	r2, r3
   110a8:	4b77      	ldr	r3, [pc, #476]	; (11288 <main+0xa68>)
   110aa:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = 0x19;
   110ac:	4b76      	ldr	r3, [pc, #472]	; (11288 <main+0xa68>)
   110ae:	2219      	movs	r2, #25
   110b0:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = (latest_vesc_vals.watt_hours & 0xFF);
   110b2:	4b76      	ldr	r3, [pc, #472]	; (1128c <main+0xa6c>)
   110b4:	6a1b      	ldr	r3, [r3, #32]
   110b6:	b2da      	uxtb	r2, r3
   110b8:	4b73      	ldr	r3, [pc, #460]	; (11288 <main+0xa68>)
   110ba:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (latest_vesc_vals.watt_hours & 0xFF00) >> 8;
   110bc:	4b73      	ldr	r3, [pc, #460]	; (1128c <main+0xa6c>)
   110be:	6a1b      	ldr	r3, [r3, #32]
   110c0:	121b      	asrs	r3, r3, #8
   110c2:	b2da      	uxtb	r2, r3
   110c4:	4b70      	ldr	r3, [pc, #448]	; (11288 <main+0xa68>)
   110c6:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (latest_vesc_vals.watt_hours & 0xFF0000) >> 16;
   110c8:	4b70      	ldr	r3, [pc, #448]	; (1128c <main+0xa6c>)
   110ca:	6a1b      	ldr	r3, [r3, #32]
   110cc:	141b      	asrs	r3, r3, #16
   110ce:	b2da      	uxtb	r2, r3
   110d0:	4b6d      	ldr	r3, [pc, #436]	; (11288 <main+0xa68>)
   110d2:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x1A;
   110d4:	4b6c      	ldr	r3, [pc, #432]	; (11288 <main+0xa68>)
   110d6:	221a      	movs	r2, #26
   110d8:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (latest_vesc_vals.watt_hours_charged & 0xFF);
   110da:	4b6c      	ldr	r3, [pc, #432]	; (1128c <main+0xa6c>)
   110dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   110de:	b2da      	uxtb	r2, r3
   110e0:	4b69      	ldr	r3, [pc, #420]	; (11288 <main+0xa68>)
   110e2:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (latest_vesc_vals.watt_hours_charged & 0xFF00) >> 8;
   110e4:	4b69      	ldr	r3, [pc, #420]	; (1128c <main+0xa6c>)
   110e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   110e8:	121b      	asrs	r3, r3, #8
   110ea:	b2da      	uxtb	r2, r3
   110ec:	4b66      	ldr	r3, [pc, #408]	; (11288 <main+0xa68>)
   110ee:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = (latest_vesc_vals.watt_hours_charged & 0xFF0000) >> 16;
   110f0:	4b66      	ldr	r3, [pc, #408]	; (1128c <main+0xa6c>)
   110f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   110f4:	141b      	asrs	r3, r3, #16
   110f6:	b2da      	uxtb	r2, r3
   110f8:	4b63      	ldr	r3, [pc, #396]	; (11288 <main+0xa68>)
   110fa:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x1B;
   110fc:	4b62      	ldr	r3, [pc, #392]	; (11288 <main+0xa68>)
   110fe:	221b      	movs	r2, #27
   11100:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = latest_vesc_vals.fault;
   11102:	4b62      	ldr	r3, [pc, #392]	; (1128c <main+0xa6c>)
   11104:	222c      	movs	r2, #44	; 0x2c
   11106:	569b      	ldrsb	r3, [r3, r2]
   11108:	b2da      	uxtb	r2, r3
   1110a:	4b5f      	ldr	r3, [pc, #380]	; (11288 <main+0xa68>)
   1110c:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = 0x21;
   1110e:	4b5e      	ldr	r3, [pc, #376]	; (11288 <main+0xa68>)
   11110:	2221      	movs	r2, #33	; 0x21
   11112:	749a      	strb	r2, [r3, #18]
					ble_write_buffer[19] = remote_x;
   11114:	4b5e      	ldr	r3, [pc, #376]	; (11290 <main+0xa70>)
   11116:	781a      	ldrb	r2, [r3, #0]
   11118:	4b5b      	ldr	r3, [pc, #364]	; (11288 <main+0xa68>)
   1111a:	74da      	strb	r2, [r3, #19]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 20);
   1111c:	495a      	ldr	r1, [pc, #360]	; (11288 <main+0xa68>)
   1111e:	4b5d      	ldr	r3, [pc, #372]	; (11294 <main+0xa74>)
   11120:	2214      	movs	r2, #20
   11122:	0018      	movs	r0, r3
   11124:	4b5c      	ldr	r3, [pc, #368]	; (11298 <main+0xa78>)
   11126:	4798      	blx	r3
					break;
   11128:	e15f      	b.n	113ea <main+0xbca>
				case 2:
					ble_write_buffer[0] = 0x2E;
   1112a:	4b57      	ldr	r3, [pc, #348]	; (11288 <main+0xa68>)
   1112c:	222e      	movs	r2, #46	; 0x2e
   1112e:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(heading*10) & 0xFF); // Heading
   11130:	4b5a      	ldr	r3, [pc, #360]	; (1129c <main+0xa7c>)
   11132:	495b      	ldr	r1, [pc, #364]	; (112a0 <main+0xa80>)
   11134:	6b78      	ldr	r0, [r7, #52]	; 0x34
   11136:	4798      	blx	r3
   11138:	1c03      	adds	r3, r0, #0
   1113a:	1c1a      	adds	r2, r3, #0
   1113c:	4b59      	ldr	r3, [pc, #356]	; (112a4 <main+0xa84>)
   1113e:	1c10      	adds	r0, r2, #0
   11140:	4798      	blx	r3
   11142:	0003      	movs	r3, r0
   11144:	b29b      	uxth	r3, r3
   11146:	b2da      	uxtb	r2, r3
   11148:	4b4f      	ldr	r3, [pc, #316]	; (11288 <main+0xa68>)
   1114a:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(heading*10) & 0xFF00) >> 8; // Heading
   1114c:	4b53      	ldr	r3, [pc, #332]	; (1129c <main+0xa7c>)
   1114e:	4954      	ldr	r1, [pc, #336]	; (112a0 <main+0xa80>)
   11150:	6b78      	ldr	r0, [r7, #52]	; 0x34
   11152:	4798      	blx	r3
   11154:	1c03      	adds	r3, r0, #0
   11156:	1c1a      	adds	r2, r3, #0
   11158:	4b52      	ldr	r3, [pc, #328]	; (112a4 <main+0xa84>)
   1115a:	1c10      	adds	r0, r2, #0
   1115c:	4798      	blx	r3
   1115e:	0003      	movs	r3, r0
   11160:	b29b      	uxth	r3, r3
   11162:	0a1b      	lsrs	r3, r3, #8
   11164:	b29b      	uxth	r3, r3
   11166:	b2da      	uxtb	r2, r3
   11168:	4b47      	ldr	r3, [pc, #284]	; (11288 <main+0xa68>)
   1116a:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x22;
   1116c:	4b46      	ldr	r3, [pc, #280]	; (11288 <main+0xa68>)
   1116e:	2222      	movs	r2, #34	; 0x22
   11170:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = remote_y;
   11172:	4b4d      	ldr	r3, [pc, #308]	; (112a8 <main+0xa88>)
   11174:	781a      	ldrb	r2, [r3, #0]
   11176:	4b44      	ldr	r3, [pc, #272]	; (11288 <main+0xa68>)
   11178:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = 0x23;
   1117a:	4b43      	ldr	r3, [pc, #268]	; (11288 <main+0xa68>)
   1117c:	2223      	movs	r2, #35	; 0x23
   1117e:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = (remote_btn_state | (REMOTE_TYPE << 1));
   11180:	4b4a      	ldr	r3, [pc, #296]	; (112ac <main+0xa8c>)
   11182:	781b      	ldrb	r3, [r3, #0]
   11184:	005b      	lsls	r3, r3, #1
   11186:	b25a      	sxtb	r2, r3
   11188:	4b49      	ldr	r3, [pc, #292]	; (112b0 <main+0xa90>)
   1118a:	781b      	ldrb	r3, [r3, #0]
   1118c:	b25b      	sxtb	r3, r3
   1118e:	4313      	orrs	r3, r2
   11190:	b25b      	sxtb	r3, r3
   11192:	b2da      	uxtb	r2, r3
   11194:	4b3c      	ldr	r3, [pc, #240]	; (11288 <main+0xa68>)
   11196:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = 0x24;
   11198:	4b3b      	ldr	r3, [pc, #236]	; (11288 <main+0xa68>)
   1119a:	2224      	movs	r2, #36	; 0x24
   1119c:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = ((uint16_t)axKalman & 0xFF); // Accel X
   1119e:	4b45      	ldr	r3, [pc, #276]	; (112b4 <main+0xa94>)
   111a0:	681a      	ldr	r2, [r3, #0]
   111a2:	4b40      	ldr	r3, [pc, #256]	; (112a4 <main+0xa84>)
   111a4:	1c10      	adds	r0, r2, #0
   111a6:	4798      	blx	r3
   111a8:	0003      	movs	r3, r0
   111aa:	b29b      	uxth	r3, r3
   111ac:	b2da      	uxtb	r2, r3
   111ae:	4b36      	ldr	r3, [pc, #216]	; (11288 <main+0xa68>)
   111b0:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = ((uint16_t)axKalman & 0xFF00) >> 8; // Accel X
   111b2:	4b40      	ldr	r3, [pc, #256]	; (112b4 <main+0xa94>)
   111b4:	681a      	ldr	r2, [r3, #0]
   111b6:	4b3b      	ldr	r3, [pc, #236]	; (112a4 <main+0xa84>)
   111b8:	1c10      	adds	r0, r2, #0
   111ba:	4798      	blx	r3
   111bc:	0003      	movs	r3, r0
   111be:	b29b      	uxth	r3, r3
   111c0:	0a1b      	lsrs	r3, r3, #8
   111c2:	b29b      	uxth	r3, r3
   111c4:	b2da      	uxtb	r2, r3
   111c6:	4b30      	ldr	r3, [pc, #192]	; (11288 <main+0xa68>)
   111c8:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = 0x25;
   111ca:	4b2f      	ldr	r3, [pc, #188]	; (11288 <main+0xa68>)
   111cc:	2225      	movs	r2, #37	; 0x25
   111ce:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = ((uint16_t)ayKalman & 0xFF); // Accel Y
   111d0:	4b39      	ldr	r3, [pc, #228]	; (112b8 <main+0xa98>)
   111d2:	681a      	ldr	r2, [r3, #0]
   111d4:	4b33      	ldr	r3, [pc, #204]	; (112a4 <main+0xa84>)
   111d6:	1c10      	adds	r0, r2, #0
   111d8:	4798      	blx	r3
   111da:	0003      	movs	r3, r0
   111dc:	b29b      	uxth	r3, r3
   111de:	b2da      	uxtb	r2, r3
   111e0:	4b29      	ldr	r3, [pc, #164]	; (11288 <main+0xa68>)
   111e2:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = ((uint16_t)ayKalman & 0xFF00) >> 8; // Accel Y
   111e4:	4b34      	ldr	r3, [pc, #208]	; (112b8 <main+0xa98>)
   111e6:	681a      	ldr	r2, [r3, #0]
   111e8:	4b2e      	ldr	r3, [pc, #184]	; (112a4 <main+0xa84>)
   111ea:	1c10      	adds	r0, r2, #0
   111ec:	4798      	blx	r3
   111ee:	0003      	movs	r3, r0
   111f0:	b29b      	uxth	r3, r3
   111f2:	0a1b      	lsrs	r3, r3, #8
   111f4:	b29b      	uxth	r3, r3
   111f6:	b2da      	uxtb	r2, r3
   111f8:	4b23      	ldr	r3, [pc, #140]	; (11288 <main+0xa68>)
   111fa:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = 0x26;
   111fc:	4b22      	ldr	r3, [pc, #136]	; (11288 <main+0xa68>)
   111fe:	2226      	movs	r2, #38	; 0x26
   11200:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = ((uint16_t)azKalman & 0xFF); // Accel Z
   11202:	4b2e      	ldr	r3, [pc, #184]	; (112bc <main+0xa9c>)
   11204:	681a      	ldr	r2, [r3, #0]
   11206:	4b27      	ldr	r3, [pc, #156]	; (112a4 <main+0xa84>)
   11208:	1c10      	adds	r0, r2, #0
   1120a:	4798      	blx	r3
   1120c:	0003      	movs	r3, r0
   1120e:	b29b      	uxth	r3, r3
   11210:	b2da      	uxtb	r2, r3
   11212:	4b1d      	ldr	r3, [pc, #116]	; (11288 <main+0xa68>)
   11214:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = ((uint16_t)azKalman & 0xFF00) >> 8; // Accel Z
   11216:	4b29      	ldr	r3, [pc, #164]	; (112bc <main+0xa9c>)
   11218:	681a      	ldr	r2, [r3, #0]
   1121a:	4b22      	ldr	r3, [pc, #136]	; (112a4 <main+0xa84>)
   1121c:	1c10      	adds	r0, r2, #0
   1121e:	4798      	blx	r3
   11220:	0003      	movs	r3, r0
   11222:	b29b      	uxth	r3, r3
   11224:	0a1b      	lsrs	r3, r3, #8
   11226:	b29b      	uxth	r3, r3
   11228:	b2da      	uxtb	r2, r3
   1122a:	4b17      	ldr	r3, [pc, #92]	; (11288 <main+0xa68>)
   1122c:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = 0x27;
   1122e:	4b16      	ldr	r3, [pc, #88]	; (11288 <main+0xa68>)
   11230:	2227      	movs	r2, #39	; 0x27
   11232:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((uint16_t)(gxKalman*10) & 0xFF); // Gyro X
   11234:	4b22      	ldr	r3, [pc, #136]	; (112c0 <main+0xaa0>)
   11236:	681a      	ldr	r2, [r3, #0]
   11238:	4b18      	ldr	r3, [pc, #96]	; (1129c <main+0xa7c>)
   1123a:	4919      	ldr	r1, [pc, #100]	; (112a0 <main+0xa80>)
   1123c:	1c10      	adds	r0, r2, #0
   1123e:	4798      	blx	r3
   11240:	1c03      	adds	r3, r0, #0
   11242:	1c1a      	adds	r2, r3, #0
   11244:	4b17      	ldr	r3, [pc, #92]	; (112a4 <main+0xa84>)
   11246:	1c10      	adds	r0, r2, #0
   11248:	4798      	blx	r3
   1124a:	0003      	movs	r3, r0
   1124c:	b29b      	uxth	r3, r3
   1124e:	b2da      	uxtb	r2, r3
   11250:	4b0d      	ldr	r3, [pc, #52]	; (11288 <main+0xa68>)
   11252:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = ((uint16_t)(gxKalman*10) & 0xFF00) >> 8; // Gyro X
   11254:	4b1a      	ldr	r3, [pc, #104]	; (112c0 <main+0xaa0>)
   11256:	681a      	ldr	r2, [r3, #0]
   11258:	4b10      	ldr	r3, [pc, #64]	; (1129c <main+0xa7c>)
   1125a:	4911      	ldr	r1, [pc, #68]	; (112a0 <main+0xa80>)
   1125c:	1c10      	adds	r0, r2, #0
   1125e:	4798      	blx	r3
   11260:	1c03      	adds	r3, r0, #0
   11262:	1c1a      	adds	r2, r3, #0
   11264:	4b0f      	ldr	r3, [pc, #60]	; (112a4 <main+0xa84>)
   11266:	1c10      	adds	r0, r2, #0
   11268:	4798      	blx	r3
   1126a:	0003      	movs	r3, r0
   1126c:	b29b      	uxth	r3, r3
   1126e:	0a1b      	lsrs	r3, r3, #8
   11270:	b29b      	uxth	r3, r3
   11272:	b2da      	uxtb	r2, r3
   11274:	4b04      	ldr	r3, [pc, #16]	; (11288 <main+0xa68>)
   11276:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 19);
   11278:	4903      	ldr	r1, [pc, #12]	; (11288 <main+0xa68>)
   1127a:	4b06      	ldr	r3, [pc, #24]	; (11294 <main+0xa74>)
   1127c:	2213      	movs	r2, #19
   1127e:	0018      	movs	r0, r3
   11280:	4b05      	ldr	r3, [pc, #20]	; (11298 <main+0xa78>)
   11282:	4798      	blx	r3
					break;
   11284:	e0b1      	b.n	113ea <main+0xbca>
   11286:	46c0      	nop			; (mov r8, r8)
   11288:	20000928 	.word	0x20000928
   1128c:	20000958 	.word	0x20000958
   11290:	2000030b 	.word	0x2000030b
   11294:	200004a0 	.word	0x200004a0
   11298:	00006629 	.word	0x00006629
   1129c:	00014c69 	.word	0x00014c69
   112a0:	41200000 	.word	0x41200000
   112a4:	000144f9 	.word	0x000144f9
   112a8:	2000030a 	.word	0x2000030a
   112ac:	200000b0 	.word	0x200000b0
   112b0:	2000030c 	.word	0x2000030c
   112b4:	200003d0 	.word	0x200003d0
   112b8:	200003d4 	.word	0x200003d4
   112bc:	200003d8 	.word	0x200003d8
   112c0:	200003dc 	.word	0x200003dc
				case 3:
					ble_write_buffer[0] = 0x28;
   112c4:	4bf3      	ldr	r3, [pc, #972]	; (11694 <main+0xe74>)
   112c6:	2228      	movs	r2, #40	; 0x28
   112c8:	701a      	strb	r2, [r3, #0]
					ble_write_buffer[1] = ((uint16_t)(gyKalman*10) & 0xFF); // Gyro Y
   112ca:	4bf3      	ldr	r3, [pc, #972]	; (11698 <main+0xe78>)
   112cc:	681a      	ldr	r2, [r3, #0]
   112ce:	4bf3      	ldr	r3, [pc, #972]	; (1169c <main+0xe7c>)
   112d0:	49f3      	ldr	r1, [pc, #972]	; (116a0 <main+0xe80>)
   112d2:	1c10      	adds	r0, r2, #0
   112d4:	4798      	blx	r3
   112d6:	1c03      	adds	r3, r0, #0
   112d8:	1c1a      	adds	r2, r3, #0
   112da:	4bf2      	ldr	r3, [pc, #968]	; (116a4 <main+0xe84>)
   112dc:	1c10      	adds	r0, r2, #0
   112de:	4798      	blx	r3
   112e0:	0003      	movs	r3, r0
   112e2:	b29b      	uxth	r3, r3
   112e4:	b2da      	uxtb	r2, r3
   112e6:	4beb      	ldr	r3, [pc, #940]	; (11694 <main+0xe74>)
   112e8:	705a      	strb	r2, [r3, #1]
					ble_write_buffer[2] = ((uint16_t)(gyKalman*10) & 0xFF00) >> 8; // Gyro Y
   112ea:	4beb      	ldr	r3, [pc, #940]	; (11698 <main+0xe78>)
   112ec:	681a      	ldr	r2, [r3, #0]
   112ee:	4beb      	ldr	r3, [pc, #940]	; (1169c <main+0xe7c>)
   112f0:	49eb      	ldr	r1, [pc, #940]	; (116a0 <main+0xe80>)
   112f2:	1c10      	adds	r0, r2, #0
   112f4:	4798      	blx	r3
   112f6:	1c03      	adds	r3, r0, #0
   112f8:	1c1a      	adds	r2, r3, #0
   112fa:	4bea      	ldr	r3, [pc, #936]	; (116a4 <main+0xe84>)
   112fc:	1c10      	adds	r0, r2, #0
   112fe:	4798      	blx	r3
   11300:	0003      	movs	r3, r0
   11302:	b29b      	uxth	r3, r3
   11304:	0a1b      	lsrs	r3, r3, #8
   11306:	b29b      	uxth	r3, r3
   11308:	b2da      	uxtb	r2, r3
   1130a:	4be2      	ldr	r3, [pc, #904]	; (11694 <main+0xe74>)
   1130c:	709a      	strb	r2, [r3, #2]
					ble_write_buffer[3] = 0x29;
   1130e:	4be1      	ldr	r3, [pc, #900]	; (11694 <main+0xe74>)
   11310:	2229      	movs	r2, #41	; 0x29
   11312:	70da      	strb	r2, [r3, #3]
					ble_write_buffer[4] = ((uint16_t)(gzKalman*10) & 0xFF); // Gyro Z
   11314:	4be4      	ldr	r3, [pc, #912]	; (116a8 <main+0xe88>)
   11316:	681a      	ldr	r2, [r3, #0]
   11318:	4be0      	ldr	r3, [pc, #896]	; (1169c <main+0xe7c>)
   1131a:	49e1      	ldr	r1, [pc, #900]	; (116a0 <main+0xe80>)
   1131c:	1c10      	adds	r0, r2, #0
   1131e:	4798      	blx	r3
   11320:	1c03      	adds	r3, r0, #0
   11322:	1c1a      	adds	r2, r3, #0
   11324:	4bdf      	ldr	r3, [pc, #892]	; (116a4 <main+0xe84>)
   11326:	1c10      	adds	r0, r2, #0
   11328:	4798      	blx	r3
   1132a:	0003      	movs	r3, r0
   1132c:	b29b      	uxth	r3, r3
   1132e:	b2da      	uxtb	r2, r3
   11330:	4bd8      	ldr	r3, [pc, #864]	; (11694 <main+0xe74>)
   11332:	711a      	strb	r2, [r3, #4]
					ble_write_buffer[5] = ((uint16_t)(gzKalman*10) & 0xFF00) >> 8; // Gyro Z
   11334:	4bdc      	ldr	r3, [pc, #880]	; (116a8 <main+0xe88>)
   11336:	681a      	ldr	r2, [r3, #0]
   11338:	4bd8      	ldr	r3, [pc, #864]	; (1169c <main+0xe7c>)
   1133a:	49d9      	ldr	r1, [pc, #868]	; (116a0 <main+0xe80>)
   1133c:	1c10      	adds	r0, r2, #0
   1133e:	4798      	blx	r3
   11340:	1c03      	adds	r3, r0, #0
   11342:	1c1a      	adds	r2, r3, #0
   11344:	4bd7      	ldr	r3, [pc, #860]	; (116a4 <main+0xe84>)
   11346:	1c10      	adds	r0, r2, #0
   11348:	4798      	blx	r3
   1134a:	0003      	movs	r3, r0
   1134c:	b29b      	uxth	r3, r3
   1134e:	0a1b      	lsrs	r3, r3, #8
   11350:	b29b      	uxth	r3, r3
   11352:	b2da      	uxtb	r2, r3
   11354:	4bcf      	ldr	r3, [pc, #828]	; (11694 <main+0xe74>)
   11356:	715a      	strb	r2, [r3, #5]
					ble_write_buffer[6] = 0x2A;
   11358:	4bce      	ldr	r3, [pc, #824]	; (11694 <main+0xe74>)
   1135a:	222a      	movs	r2, #42	; 0x2a
   1135c:	719a      	strb	r2, [r3, #6]
					ble_write_buffer[7] = ((mx) & 0xFF); // Compass X
   1135e:	4bd3      	ldr	r3, [pc, #844]	; (116ac <main+0xe8c>)
   11360:	2200      	movs	r2, #0
   11362:	5e9b      	ldrsh	r3, [r3, r2]
   11364:	b2da      	uxtb	r2, r3
   11366:	4bcb      	ldr	r3, [pc, #812]	; (11694 <main+0xe74>)
   11368:	71da      	strb	r2, [r3, #7]
					ble_write_buffer[8] = (mx & 0xFF00) >> 8; // Compass X
   1136a:	4bd0      	ldr	r3, [pc, #832]	; (116ac <main+0xe8c>)
   1136c:	2200      	movs	r2, #0
   1136e:	5e9b      	ldrsh	r3, [r3, r2]
   11370:	121b      	asrs	r3, r3, #8
   11372:	b2da      	uxtb	r2, r3
   11374:	4bc7      	ldr	r3, [pc, #796]	; (11694 <main+0xe74>)
   11376:	721a      	strb	r2, [r3, #8]
					ble_write_buffer[9] = 0x2B;
   11378:	4bc6      	ldr	r3, [pc, #792]	; (11694 <main+0xe74>)
   1137a:	222b      	movs	r2, #43	; 0x2b
   1137c:	725a      	strb	r2, [r3, #9]
					ble_write_buffer[10] = (my & 0xFF); // Compass Y
   1137e:	4bcc      	ldr	r3, [pc, #816]	; (116b0 <main+0xe90>)
   11380:	2200      	movs	r2, #0
   11382:	5e9b      	ldrsh	r3, [r3, r2]
   11384:	b2da      	uxtb	r2, r3
   11386:	4bc3      	ldr	r3, [pc, #780]	; (11694 <main+0xe74>)
   11388:	729a      	strb	r2, [r3, #10]
					ble_write_buffer[11] = (my & 0xFF00) >> 8; // Compass Y
   1138a:	4bc9      	ldr	r3, [pc, #804]	; (116b0 <main+0xe90>)
   1138c:	2200      	movs	r2, #0
   1138e:	5e9b      	ldrsh	r3, [r3, r2]
   11390:	121b      	asrs	r3, r3, #8
   11392:	b2da      	uxtb	r2, r3
   11394:	4bbf      	ldr	r3, [pc, #764]	; (11694 <main+0xe74>)
   11396:	72da      	strb	r2, [r3, #11]
					ble_write_buffer[12] = 0x2C;
   11398:	4bbe      	ldr	r3, [pc, #760]	; (11694 <main+0xe74>)
   1139a:	222c      	movs	r2, #44	; 0x2c
   1139c:	731a      	strb	r2, [r3, #12]
					ble_write_buffer[13] = (mz & 0xFF); // Compass Z
   1139e:	4bc5      	ldr	r3, [pc, #788]	; (116b4 <main+0xe94>)
   113a0:	2200      	movs	r2, #0
   113a2:	5e9b      	ldrsh	r3, [r3, r2]
   113a4:	b2da      	uxtb	r2, r3
   113a6:	4bbb      	ldr	r3, [pc, #748]	; (11694 <main+0xe74>)
   113a8:	735a      	strb	r2, [r3, #13]
					ble_write_buffer[14] = (mz & 0xFF00) >> 8; // Compass Z
   113aa:	4bc2      	ldr	r3, [pc, #776]	; (116b4 <main+0xe94>)
   113ac:	2200      	movs	r2, #0
   113ae:	5e9b      	ldrsh	r3, [r3, r2]
   113b0:	121b      	asrs	r3, r3, #8
   113b2:	b2da      	uxtb	r2, r3
   113b4:	4bb7      	ldr	r3, [pc, #732]	; (11694 <main+0xe74>)
   113b6:	739a      	strb	r2, [r3, #14]
					ble_write_buffer[15] = 0x2D;
   113b8:	4bb6      	ldr	r3, [pc, #728]	; (11694 <main+0xe74>)
   113ba:	222d      	movs	r2, #45	; 0x2d
   113bc:	73da      	strb	r2, [r3, #15]
					ble_write_buffer[16] = ((int)(light_sens) & 0xFF); // Light Sensor
   113be:	4bbe      	ldr	r3, [pc, #760]	; (116b8 <main+0xe98>)
   113c0:	881b      	ldrh	r3, [r3, #0]
   113c2:	b2da      	uxtb	r2, r3
   113c4:	4bb3      	ldr	r3, [pc, #716]	; (11694 <main+0xe74>)
   113c6:	741a      	strb	r2, [r3, #16]
					ble_write_buffer[17] = ((int)(light_sens) & 0xFF00) >> 8; // Light Sensor
   113c8:	4bbb      	ldr	r3, [pc, #748]	; (116b8 <main+0xe98>)
   113ca:	881b      	ldrh	r3, [r3, #0]
   113cc:	0a1b      	lsrs	r3, r3, #8
   113ce:	b29b      	uxth	r3, r3
   113d0:	b2da      	uxtb	r2, r3
   113d2:	4bb0      	ldr	r3, [pc, #704]	; (11694 <main+0xe74>)
   113d4:	745a      	strb	r2, [r3, #17]
					ble_write_buffer[18] = 0xDE;
   113d6:	4baf      	ldr	r3, [pc, #700]	; (11694 <main+0xe74>)
   113d8:	22de      	movs	r2, #222	; 0xde
   113da:	749a      	strb	r2, [r3, #18]
					usart_write_buffer_job(&ble_usart, ble_write_buffer, 19);
   113dc:	49ad      	ldr	r1, [pc, #692]	; (11694 <main+0xe74>)
   113de:	4bb7      	ldr	r3, [pc, #732]	; (116bc <main+0xe9c>)
   113e0:	2213      	movs	r2, #19
   113e2:	0018      	movs	r0, r3
   113e4:	4bb6      	ldr	r3, [pc, #728]	; (116c0 <main+0xea0>)
   113e6:	4798      	blx	r3
					break;
   113e8:	46c0      	nop			; (mov r8, r8)
			}
			BLE_TX_INDEX++;
   113ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   113ec:	3301      	adds	r3, #1
   113ee:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(BLE_TX_INDEX > 3)
   113f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   113f2:	2b03      	cmp	r3, #3
   113f4:	dd01      	ble.n	113fa <main+0xbda>
				BLE_TX_INDEX = 0;
   113f6:	2300      	movs	r3, #0
   113f8:	62fb      	str	r3, [r7, #44]	; 0x2c

			BLE_TX_TIME = millis(); // Placed at end of transmit to provide accurate message timing
   113fa:	4bb2      	ldr	r3, [pc, #712]	; (116c4 <main+0xea4>)
   113fc:	4798      	blx	r3
   113fe:	0003      	movs	r3, r0
   11400:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		
		////////////////////////////   Handle Limits Request   ////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LIMITS)
   11402:	4bb1      	ldr	r3, [pc, #708]	; (116c8 <main+0xea8>)
   11404:	781b      	ldrb	r3, [r3, #0]
   11406:	2b00      	cmp	r3, #0
   11408:	d100      	bne.n	1140c <main+0xbec>
   1140a:	e12d      	b.n	11668 <main+0xe48>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1140c:	46c0      	nop			; (mov r8, r8)
   1140e:	4bad      	ldr	r3, [pc, #692]	; (116c4 <main+0xea4>)
   11410:	4798      	blx	r3
   11412:	0002      	movs	r2, r0
   11414:	6abb      	ldr	r3, [r7, #40]	; 0x28
   11416:	1ad3      	subs	r3, r2, r3
   11418:	221e      	movs	r2, #30
   1141a:	18ba      	adds	r2, r7, r2
   1141c:	8812      	ldrh	r2, [r2, #0]
   1141e:	0052      	lsls	r2, r2, #1
   11420:	4293      	cmp	r3, r2
   11422:	d3f4      	bcc.n	1140e <main+0xbee>
			BLE_TX_TIME = millis();
   11424:	4ba7      	ldr	r3, [pc, #668]	; (116c4 <main+0xea4>)
   11426:	4798      	blx	r3
   11428:	0003      	movs	r3, r0
   1142a:	62bb      	str	r3, [r7, #40]	; 0x28

			ble_write_buffer[0] = 0x41;
   1142c:	4b99      	ldr	r3, [pc, #612]	; (11694 <main+0xe74>)
   1142e:	2241      	movs	r2, #65	; 0x41
   11430:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.motor_current_max;
   11432:	4ba6      	ldr	r3, [pc, #664]	; (116cc <main+0xeac>)
   11434:	681b      	ldr	r3, [r3, #0]
   11436:	b2da      	uxtb	r2, r3
   11438:	4b96      	ldr	r3, [pc, #600]	; (11694 <main+0xe74>)
   1143a:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x42;
   1143c:	4b95      	ldr	r3, [pc, #596]	; (11694 <main+0xe74>)
   1143e:	2242      	movs	r2, #66	; 0x42
   11440:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.motor_current_min;
   11442:	4ba2      	ldr	r3, [pc, #648]	; (116cc <main+0xeac>)
   11444:	685b      	ldr	r3, [r3, #4]
   11446:	b2da      	uxtb	r2, r3
   11448:	4b92      	ldr	r3, [pc, #584]	; (11694 <main+0xe74>)
   1144a:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x43;
   1144c:	4b91      	ldr	r3, [pc, #580]	; (11694 <main+0xe74>)
   1144e:	2243      	movs	r2, #67	; 0x43
   11450:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.input_current_max;
   11452:	4b9e      	ldr	r3, [pc, #632]	; (116cc <main+0xeac>)
   11454:	689b      	ldr	r3, [r3, #8]
   11456:	b2da      	uxtb	r2, r3
   11458:	4b8e      	ldr	r3, [pc, #568]	; (11694 <main+0xe74>)
   1145a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x44;
   1145c:	4b8d      	ldr	r3, [pc, #564]	; (11694 <main+0xe74>)
   1145e:	2244      	movs	r2, #68	; 0x44
   11460:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.input_current_min;
   11462:	4b9a      	ldr	r3, [pc, #616]	; (116cc <main+0xeac>)
   11464:	68db      	ldr	r3, [r3, #12]
   11466:	b2da      	uxtb	r2, r3
   11468:	4b8a      	ldr	r3, [pc, #552]	; (11694 <main+0xe74>)
   1146a:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x45;
   1146c:	4b89      	ldr	r3, [pc, #548]	; (11694 <main+0xe74>)
   1146e:	2245      	movs	r2, #69	; 0x45
   11470:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.abs_current_max;
   11472:	4b96      	ldr	r3, [pc, #600]	; (116cc <main+0xeac>)
   11474:	691b      	ldr	r3, [r3, #16]
   11476:	b2da      	uxtb	r2, r3
   11478:	4b86      	ldr	r3, [pc, #536]	; (11694 <main+0xe74>)
   1147a:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x46;
   1147c:	4b85      	ldr	r3, [pc, #532]	; (11694 <main+0xe74>)
   1147e:	2246      	movs	r2, #70	; 0x46
   11480:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.max_vin;
   11482:	4b92      	ldr	r3, [pc, #584]	; (116cc <main+0xeac>)
   11484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11486:	b2da      	uxtb	r2, r3
   11488:	4b82      	ldr	r3, [pc, #520]	; (11694 <main+0xe74>)
   1148a:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   1148c:	4981      	ldr	r1, [pc, #516]	; (11694 <main+0xe74>)
   1148e:	4b8b      	ldr	r3, [pc, #556]	; (116bc <main+0xe9c>)
   11490:	220c      	movs	r2, #12
   11492:	0018      	movs	r0, r3
   11494:	4b8e      	ldr	r3, [pc, #568]	; (116d0 <main+0xeb0>)
   11496:	4798      	blx	r3
			
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11498:	46c0      	nop			; (mov r8, r8)
   1149a:	4b8a      	ldr	r3, [pc, #552]	; (116c4 <main+0xea4>)
   1149c:	4798      	blx	r3
   1149e:	0002      	movs	r2, r0
   114a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
   114a2:	1ad3      	subs	r3, r2, r3
   114a4:	221e      	movs	r2, #30
   114a6:	18ba      	adds	r2, r7, r2
   114a8:	8812      	ldrh	r2, [r2, #0]
   114aa:	0052      	lsls	r2, r2, #1
   114ac:	4293      	cmp	r3, r2
   114ae:	d3f4      	bcc.n	1149a <main+0xc7a>
			BLE_TX_TIME = millis();
   114b0:	4b84      	ldr	r3, [pc, #528]	; (116c4 <main+0xea4>)
   114b2:	4798      	blx	r3
   114b4:	0003      	movs	r3, r0
   114b6:	62bb      	str	r3, [r7, #40]	; 0x28

			ble_write_buffer[0] = 0x48;
   114b8:	4b76      	ldr	r3, [pc, #472]	; (11694 <main+0xe74>)
   114ba:	2248      	movs	r2, #72	; 0x48
   114bc:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.battery_cut_start;
   114be:	4b83      	ldr	r3, [pc, #524]	; (116cc <main+0xeac>)
   114c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   114c2:	4b78      	ldr	r3, [pc, #480]	; (116a4 <main+0xe84>)
   114c4:	1c10      	adds	r0, r2, #0
   114c6:	4798      	blx	r3
   114c8:	0003      	movs	r3, r0
   114ca:	b2da      	uxtb	r2, r3
   114cc:	4b71      	ldr	r3, [pc, #452]	; (11694 <main+0xe74>)
   114ce:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x49;
   114d0:	4b70      	ldr	r3, [pc, #448]	; (11694 <main+0xe74>)
   114d2:	2249      	movs	r2, #73	; 0x49
   114d4:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.battery_cut_end;
   114d6:	4b7d      	ldr	r3, [pc, #500]	; (116cc <main+0xeac>)
   114d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   114da:	4b72      	ldr	r3, [pc, #456]	; (116a4 <main+0xe84>)
   114dc:	1c10      	adds	r0, r2, #0
   114de:	4798      	blx	r3
   114e0:	0003      	movs	r3, r0
   114e2:	b2da      	uxtb	r2, r3
   114e4:	4b6b      	ldr	r3, [pc, #428]	; (11694 <main+0xe74>)
   114e6:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4A;
   114e8:	4b6a      	ldr	r3, [pc, #424]	; (11694 <main+0xe74>)
   114ea:	224a      	movs	r2, #74	; 0x4a
   114ec:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (mcconf_limits.max_erpm & 0xFF);
   114ee:	4b77      	ldr	r3, [pc, #476]	; (116cc <main+0xeac>)
   114f0:	699b      	ldr	r3, [r3, #24]
   114f2:	b2da      	uxtb	r2, r3
   114f4:	4b67      	ldr	r3, [pc, #412]	; (11694 <main+0xe74>)
   114f6:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (mcconf_limits.max_erpm & 0xFF00) >> 8;
   114f8:	4b74      	ldr	r3, [pc, #464]	; (116cc <main+0xeac>)
   114fa:	699b      	ldr	r3, [r3, #24]
   114fc:	121b      	asrs	r3, r3, #8
   114fe:	b2da      	uxtb	r2, r3
   11500:	4b64      	ldr	r3, [pc, #400]	; (11694 <main+0xe74>)
   11502:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (mcconf_limits.max_erpm & 0xFF0000) >> 16;
   11504:	4b71      	ldr	r3, [pc, #452]	; (116cc <main+0xeac>)
   11506:	699b      	ldr	r3, [r3, #24]
   11508:	141b      	asrs	r3, r3, #16
   1150a:	b2da      	uxtb	r2, r3
   1150c:	4b61      	ldr	r3, [pc, #388]	; (11694 <main+0xe74>)
   1150e:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4B;
   11510:	4b60      	ldr	r3, [pc, #384]	; (11694 <main+0xe74>)
   11512:	224b      	movs	r2, #75	; 0x4b
   11514:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (mcconf_limits.min_erpm & 0xFF);
   11516:	4b6d      	ldr	r3, [pc, #436]	; (116cc <main+0xeac>)
   11518:	695b      	ldr	r3, [r3, #20]
   1151a:	b2da      	uxtb	r2, r3
   1151c:	4b5d      	ldr	r3, [pc, #372]	; (11694 <main+0xe74>)
   1151e:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (mcconf_limits.min_erpm & 0xFF00) >> 8;
   11520:	4b6a      	ldr	r3, [pc, #424]	; (116cc <main+0xeac>)
   11522:	695b      	ldr	r3, [r3, #20]
   11524:	121b      	asrs	r3, r3, #8
   11526:	b2da      	uxtb	r2, r3
   11528:	4b5a      	ldr	r3, [pc, #360]	; (11694 <main+0xe74>)
   1152a:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (mcconf_limits.min_erpm & 0xFF0000) >> 16;
   1152c:	4b67      	ldr	r3, [pc, #412]	; (116cc <main+0xeac>)
   1152e:	695b      	ldr	r3, [r3, #20]
   11530:	141b      	asrs	r3, r3, #16
   11532:	b2da      	uxtb	r2, r3
   11534:	4b57      	ldr	r3, [pc, #348]	; (11694 <main+0xe74>)
   11536:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   11538:	4956      	ldr	r1, [pc, #344]	; (11694 <main+0xe74>)
   1153a:	4b60      	ldr	r3, [pc, #384]	; (116bc <main+0xe9c>)
   1153c:	220c      	movs	r2, #12
   1153e:	0018      	movs	r0, r3
   11540:	4b63      	ldr	r3, [pc, #396]	; (116d0 <main+0xeb0>)
   11542:	4798      	blx	r3

			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11544:	46c0      	nop			; (mov r8, r8)
   11546:	4b5f      	ldr	r3, [pc, #380]	; (116c4 <main+0xea4>)
   11548:	4798      	blx	r3
   1154a:	0002      	movs	r2, r0
   1154c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1154e:	1ad3      	subs	r3, r2, r3
   11550:	221e      	movs	r2, #30
   11552:	18ba      	adds	r2, r7, r2
   11554:	8812      	ldrh	r2, [r2, #0]
   11556:	0052      	lsls	r2, r2, #1
   11558:	4293      	cmp	r3, r2
   1155a:	d3f4      	bcc.n	11546 <main+0xd26>
			BLE_TX_TIME = millis();
   1155c:	4b59      	ldr	r3, [pc, #356]	; (116c4 <main+0xea4>)
   1155e:	4798      	blx	r3
   11560:	0003      	movs	r3, r0
   11562:	62bb      	str	r3, [r7, #40]	; 0x28

			ble_write_buffer[0] = 0x4C;
   11564:	4b4b      	ldr	r3, [pc, #300]	; (11694 <main+0xe74>)
   11566:	224c      	movs	r2, #76	; 0x4c
   11568:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((mcconf_limits.max_erpm_fbrake) & 0xFF);
   1156a:	4b58      	ldr	r3, [pc, #352]	; (116cc <main+0xeac>)
   1156c:	69db      	ldr	r3, [r3, #28]
   1156e:	b2da      	uxtb	r2, r3
   11570:	4b48      	ldr	r3, [pc, #288]	; (11694 <main+0xe74>)
   11572:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ((mcconf_limits.max_erpm_fbrake) & 0xFF00) >> 8;
   11574:	4b55      	ldr	r3, [pc, #340]	; (116cc <main+0xeac>)
   11576:	69db      	ldr	r3, [r3, #28]
   11578:	121b      	asrs	r3, r3, #8
   1157a:	b2da      	uxtb	r2, r3
   1157c:	4b45      	ldr	r3, [pc, #276]	; (11694 <main+0xe74>)
   1157e:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((mcconf_limits.max_erpm_fbrake) & 0xFF0000) >> 16;
   11580:	4b52      	ldr	r3, [pc, #328]	; (116cc <main+0xeac>)
   11582:	69db      	ldr	r3, [r3, #28]
   11584:	141b      	asrs	r3, r3, #16
   11586:	b2da      	uxtb	r2, r3
   11588:	4b42      	ldr	r3, [pc, #264]	; (11694 <main+0xe74>)
   1158a:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x4D;
   1158c:	4b41      	ldr	r3, [pc, #260]	; (11694 <main+0xe74>)
   1158e:	224d      	movs	r2, #77	; 0x4d
   11590:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF);
   11592:	4b4e      	ldr	r3, [pc, #312]	; (116cc <main+0xeac>)
   11594:	6a1b      	ldr	r3, [r3, #32]
   11596:	b2da      	uxtb	r2, r3
   11598:	4b3e      	ldr	r3, [pc, #248]	; (11694 <main+0xe74>)
   1159a:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF00) >> 8;
   1159c:	4b4b      	ldr	r3, [pc, #300]	; (116cc <main+0xeac>)
   1159e:	6a1b      	ldr	r3, [r3, #32]
   115a0:	121b      	asrs	r3, r3, #8
   115a2:	b2da      	uxtb	r2, r3
   115a4:	4b3b      	ldr	r3, [pc, #236]	; (11694 <main+0xe74>)
   115a6:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((mcconf_limits.max_erpm_fbrake_cc) & 0xFF0000) >> 16;
   115a8:	4b48      	ldr	r3, [pc, #288]	; (116cc <main+0xeac>)
   115aa:	6a1b      	ldr	r3, [r3, #32]
   115ac:	141b      	asrs	r3, r3, #16
   115ae:	b2da      	uxtb	r2, r3
   115b0:	4b38      	ldr	r3, [pc, #224]	; (11694 <main+0xe74>)
   115b2:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x4E;
   115b4:	4b37      	ldr	r3, [pc, #220]	; (11694 <main+0xe74>)
   115b6:	224e      	movs	r2, #78	; 0x4e
   115b8:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.temp_fet_start;
   115ba:	4b44      	ldr	r3, [pc, #272]	; (116cc <main+0xeac>)
   115bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   115be:	b2da      	uxtb	r2, r3
   115c0:	4b34      	ldr	r3, [pc, #208]	; (11694 <main+0xe74>)
   115c2:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x4F;
   115c4:	4b33      	ldr	r3, [pc, #204]	; (11694 <main+0xe74>)
   115c6:	224f      	movs	r2, #79	; 0x4f
   115c8:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = mcconf_limits.temp_fet_end;
   115ca:	4b40      	ldr	r3, [pc, #256]	; (116cc <main+0xeac>)
   115cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   115ce:	b2da      	uxtb	r2, r3
   115d0:	4b30      	ldr	r3, [pc, #192]	; (11694 <main+0xe74>)
   115d2:	72da      	strb	r2, [r3, #11]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 12);
   115d4:	492f      	ldr	r1, [pc, #188]	; (11694 <main+0xe74>)
   115d6:	4b39      	ldr	r3, [pc, #228]	; (116bc <main+0xe9c>)
   115d8:	220c      	movs	r2, #12
   115da:	0018      	movs	r0, r3
   115dc:	4b3c      	ldr	r3, [pc, #240]	; (116d0 <main+0xeb0>)
   115de:	4798      	blx	r3

			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   115e0:	46c0      	nop			; (mov r8, r8)
   115e2:	4b38      	ldr	r3, [pc, #224]	; (116c4 <main+0xea4>)
   115e4:	4798      	blx	r3
   115e6:	0002      	movs	r2, r0
   115e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
   115ea:	1ad3      	subs	r3, r2, r3
   115ec:	221e      	movs	r2, #30
   115ee:	18ba      	adds	r2, r7, r2
   115f0:	8812      	ldrh	r2, [r2, #0]
   115f2:	0052      	lsls	r2, r2, #1
   115f4:	4293      	cmp	r3, r2
   115f6:	d3f4      	bcc.n	115e2 <main+0xdc2>
			BLE_TX_TIME = millis();
   115f8:	4b32      	ldr	r3, [pc, #200]	; (116c4 <main+0xea4>)
   115fa:	4798      	blx	r3
   115fc:	0003      	movs	r3, r0
   115fe:	62bb      	str	r3, [r7, #40]	; 0x28

			ble_write_buffer[0] = 0x50;
   11600:	4b24      	ldr	r3, [pc, #144]	; (11694 <main+0xe74>)
   11602:	2250      	movs	r2, #80	; 0x50
   11604:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = mcconf_limits.temp_motor_start;
   11606:	4b31      	ldr	r3, [pc, #196]	; (116cc <main+0xeac>)
   11608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   1160a:	b2da      	uxtb	r2, r3
   1160c:	4b21      	ldr	r3, [pc, #132]	; (11694 <main+0xe74>)
   1160e:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x51;
   11610:	4b20      	ldr	r3, [pc, #128]	; (11694 <main+0xe74>)
   11612:	2251      	movs	r2, #81	; 0x51
   11614:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = mcconf_limits.temp_motor_end;
   11616:	4b2d      	ldr	r3, [pc, #180]	; (116cc <main+0xeac>)
   11618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1161a:	b2da      	uxtb	r2, r3
   1161c:	4b1d      	ldr	r3, [pc, #116]	; (11694 <main+0xe74>)
   1161e:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x52;
   11620:	4b1c      	ldr	r3, [pc, #112]	; (11694 <main+0xe74>)
   11622:	2252      	movs	r2, #82	; 0x52
   11624:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = mcconf_limits.max_duty;
   11626:	4b29      	ldr	r3, [pc, #164]	; (116cc <main+0xeac>)
   11628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1162a:	b2da      	uxtb	r2, r3
   1162c:	4b19      	ldr	r3, [pc, #100]	; (11694 <main+0xe74>)
   1162e:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x53;
   11630:	4b18      	ldr	r3, [pc, #96]	; (11694 <main+0xe74>)
   11632:	2253      	movs	r2, #83	; 0x53
   11634:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = mcconf_limits.min_duty;
   11636:	4b25      	ldr	r3, [pc, #148]	; (116cc <main+0xeac>)
   11638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   1163a:	b2da      	uxtb	r2, r3
   1163c:	4b15      	ldr	r3, [pc, #84]	; (11694 <main+0xe74>)
   1163e:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x47;
   11640:	4b14      	ldr	r3, [pc, #80]	; (11694 <main+0xe74>)
   11642:	2247      	movs	r2, #71	; 0x47
   11644:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = mcconf_limits.min_vin;
   11646:	4b21      	ldr	r3, [pc, #132]	; (116cc <main+0xeac>)
   11648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1164a:	b2da      	uxtb	r2, r3
   1164c:	4b11      	ldr	r3, [pc, #68]	; (11694 <main+0xe74>)
   1164e:	725a      	strb	r2, [r3, #9]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 10);
   11650:	4910      	ldr	r1, [pc, #64]	; (11694 <main+0xe74>)
   11652:	4b1a      	ldr	r3, [pc, #104]	; (116bc <main+0xe9c>)
   11654:	220a      	movs	r2, #10
   11656:	0018      	movs	r0, r3
   11658:	4b1d      	ldr	r3, [pc, #116]	; (116d0 <main+0xeb0>)
   1165a:	4798      	blx	r3

			SEND_LIMITS = 0;
   1165c:	4b1a      	ldr	r3, [pc, #104]	; (116c8 <main+0xea8>)
   1165e:	2200      	movs	r2, #0
   11660:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11662:	4b1c      	ldr	r3, [pc, #112]	; (116d4 <main+0xeb4>)
   11664:	2201      	movs	r2, #1
   11666:	701a      	strb	r2, [r3, #0]
		}

		
		////////////////////////   Handle Sensor Params Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_SENSORS)
   11668:	4b1b      	ldr	r3, [pc, #108]	; (116d8 <main+0xeb8>)
   1166a:	781b      	ldrb	r3, [r3, #0]
   1166c:	2b00      	cmp	r3, #0
   1166e:	d100      	bne.n	11672 <main+0xe52>
   11670:	e160      	b.n	11934 <main+0x1114>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11672:	46c0      	nop			; (mov r8, r8)
   11674:	4b13      	ldr	r3, [pc, #76]	; (116c4 <main+0xea4>)
   11676:	4798      	blx	r3
   11678:	0002      	movs	r2, r0
   1167a:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1167c:	1ad3      	subs	r3, r2, r3
   1167e:	221e      	movs	r2, #30
   11680:	18ba      	adds	r2, r7, r2
   11682:	8812      	ldrh	r2, [r2, #0]
   11684:	0052      	lsls	r2, r2, #1
   11686:	4293      	cmp	r3, r2
   11688:	d3f4      	bcc.n	11674 <main+0xe54>
			BLE_TX_TIME = millis();
   1168a:	4b0e      	ldr	r3, [pc, #56]	; (116c4 <main+0xea4>)
   1168c:	4798      	blx	r3
   1168e:	0003      	movs	r3, r0
   11690:	62bb      	str	r3, [r7, #40]	; 0x28
   11692:	e023      	b.n	116dc <main+0xebc>
   11694:	20000928 	.word	0x20000928
   11698:	200003e0 	.word	0x200003e0
   1169c:	00014c69 	.word	0x00014c69
   116a0:	41200000 	.word	0x41200000
   116a4:	000144f9 	.word	0x000144f9
   116a8:	200003e4 	.word	0x200003e4
   116ac:	200002f0 	.word	0x200002f0
   116b0:	200002f2 	.word	0x200002f2
   116b4:	200002f4 	.word	0x200002f4
   116b8:	200003c0 	.word	0x200003c0
   116bc:	200004a0 	.word	0x200004a0
   116c0:	00006629 	.word	0x00006629
   116c4:	0000b109 	.word	0x0000b109
   116c8:	2000030e 	.word	0x2000030e
   116cc:	20000fd4 	.word	0x20000fd4
   116d0:	000063bd 	.word	0x000063bd
   116d4:	200000b1 	.word	0x200000b1
   116d8:	200003af 	.word	0x200003af

			ble_write_buffer[0] = 0x61;
   116dc:	4bf6      	ldr	r3, [pc, #984]	; (11ab8 <main+0x1298>)
   116de:	2261      	movs	r2, #97	; 0x61
   116e0:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(err_estimate[ax_kalman]) & 0xFF); // Accel X estimated error
   116e2:	4bf6      	ldr	r3, [pc, #984]	; (11abc <main+0x129c>)
   116e4:	681a      	ldr	r2, [r3, #0]
   116e6:	4bf6      	ldr	r3, [pc, #984]	; (11ac0 <main+0x12a0>)
   116e8:	1c10      	adds	r0, r2, #0
   116ea:	4798      	blx	r3
   116ec:	0003      	movs	r3, r0
   116ee:	b29b      	uxth	r3, r3
   116f0:	b2da      	uxtb	r2, r3
   116f2:	4bf1      	ldr	r3, [pc, #964]	; (11ab8 <main+0x1298>)
   116f4:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x62;
   116f6:	4bf0      	ldr	r3, [pc, #960]	; (11ab8 <main+0x1298>)
   116f8:	2262      	movs	r2, #98	; 0x62
   116fa:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(err_estimate[ay_kalman]) & 0xFF); // AccelY estimated error
   116fc:	4bef      	ldr	r3, [pc, #956]	; (11abc <main+0x129c>)
   116fe:	685a      	ldr	r2, [r3, #4]
   11700:	4bef      	ldr	r3, [pc, #956]	; (11ac0 <main+0x12a0>)
   11702:	1c10      	adds	r0, r2, #0
   11704:	4798      	blx	r3
   11706:	0003      	movs	r3, r0
   11708:	b29b      	uxth	r3, r3
   1170a:	b2da      	uxtb	r2, r3
   1170c:	4bea      	ldr	r3, [pc, #936]	; (11ab8 <main+0x1298>)
   1170e:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x63;
   11710:	4be9      	ldr	r3, [pc, #932]	; (11ab8 <main+0x1298>)
   11712:	2263      	movs	r2, #99	; 0x63
   11714:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(err_estimate[az_kalman]) & 0xFF); // Accel Z estimated error
   11716:	4be9      	ldr	r3, [pc, #932]	; (11abc <main+0x129c>)
   11718:	689a      	ldr	r2, [r3, #8]
   1171a:	4be9      	ldr	r3, [pc, #932]	; (11ac0 <main+0x12a0>)
   1171c:	1c10      	adds	r0, r2, #0
   1171e:	4798      	blx	r3
   11720:	0003      	movs	r3, r0
   11722:	b29b      	uxth	r3, r3
   11724:	b2da      	uxtb	r2, r3
   11726:	4be4      	ldr	r3, [pc, #912]	; (11ab8 <main+0x1298>)
   11728:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x64;
   1172a:	4be3      	ldr	r3, [pc, #908]	; (11ab8 <main+0x1298>)
   1172c:	2264      	movs	r2, #100	; 0x64
   1172e:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(err_estimate[gx_kalman]) & 0xFF); // Gyro X estimated error
   11730:	4be2      	ldr	r3, [pc, #904]	; (11abc <main+0x129c>)
   11732:	68da      	ldr	r2, [r3, #12]
   11734:	4be2      	ldr	r3, [pc, #904]	; (11ac0 <main+0x12a0>)
   11736:	1c10      	adds	r0, r2, #0
   11738:	4798      	blx	r3
   1173a:	0003      	movs	r3, r0
   1173c:	b29b      	uxth	r3, r3
   1173e:	b2da      	uxtb	r2, r3
   11740:	4bdd      	ldr	r3, [pc, #884]	; (11ab8 <main+0x1298>)
   11742:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x65;
   11744:	4bdc      	ldr	r3, [pc, #880]	; (11ab8 <main+0x1298>)
   11746:	2265      	movs	r2, #101	; 0x65
   11748:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(err_estimate[gy_kalman]) & 0xFF); // Gyro Y estimated error
   1174a:	4bdc      	ldr	r3, [pc, #880]	; (11abc <main+0x129c>)
   1174c:	691a      	ldr	r2, [r3, #16]
   1174e:	4bdc      	ldr	r3, [pc, #880]	; (11ac0 <main+0x12a0>)
   11750:	1c10      	adds	r0, r2, #0
   11752:	4798      	blx	r3
   11754:	0003      	movs	r3, r0
   11756:	b29b      	uxth	r3, r3
   11758:	b2da      	uxtb	r2, r3
   1175a:	4bd7      	ldr	r3, [pc, #860]	; (11ab8 <main+0x1298>)
   1175c:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x66;
   1175e:	4bd6      	ldr	r3, [pc, #856]	; (11ab8 <main+0x1298>)
   11760:	2266      	movs	r2, #102	; 0x66
   11762:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(err_estimate[gz_kalman]) & 0xFF); // Gyro Z estimated error
   11764:	4bd5      	ldr	r3, [pc, #852]	; (11abc <main+0x129c>)
   11766:	695a      	ldr	r2, [r3, #20]
   11768:	4bd5      	ldr	r3, [pc, #852]	; (11ac0 <main+0x12a0>)
   1176a:	1c10      	adds	r0, r2, #0
   1176c:	4798      	blx	r3
   1176e:	0003      	movs	r3, r0
   11770:	b29b      	uxth	r3, r3
   11772:	b2da      	uxtb	r2, r3
   11774:	4bd0      	ldr	r3, [pc, #832]	; (11ab8 <main+0x1298>)
   11776:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x67;
   11778:	4bcf      	ldr	r3, [pc, #828]	; (11ab8 <main+0x1298>)
   1177a:	2267      	movs	r2, #103	; 0x67
   1177c:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(err_estimate[light_kalman]) & 0xFF); // Light Sensor estimated error
   1177e:	4bcf      	ldr	r3, [pc, #828]	; (11abc <main+0x129c>)
   11780:	699a      	ldr	r2, [r3, #24]
   11782:	4bcf      	ldr	r3, [pc, #828]	; (11ac0 <main+0x12a0>)
   11784:	1c10      	adds	r0, r2, #0
   11786:	4798      	blx	r3
   11788:	0003      	movs	r3, r0
   1178a:	b29b      	uxth	r3, r3
   1178c:	b2da      	uxtb	r2, r3
   1178e:	4bca      	ldr	r3, [pc, #808]	; (11ab8 <main+0x1298>)
   11790:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   11792:	49c9      	ldr	r1, [pc, #804]	; (11ab8 <main+0x1298>)
   11794:	4bcb      	ldr	r3, [pc, #812]	; (11ac4 <main+0x12a4>)
   11796:	220e      	movs	r2, #14
   11798:	0018      	movs	r0, r3
   1179a:	4bcb      	ldr	r3, [pc, #812]	; (11ac8 <main+0x12a8>)
   1179c:	4798      	blx	r3
		
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1179e:	46c0      	nop			; (mov r8, r8)
   117a0:	4bca      	ldr	r3, [pc, #808]	; (11acc <main+0x12ac>)
   117a2:	4798      	blx	r3
   117a4:	0002      	movs	r2, r0
   117a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
   117a8:	1ad3      	subs	r3, r2, r3
   117aa:	221e      	movs	r2, #30
   117ac:	18ba      	adds	r2, r7, r2
   117ae:	8812      	ldrh	r2, [r2, #0]
   117b0:	0052      	lsls	r2, r2, #1
   117b2:	4293      	cmp	r3, r2
   117b4:	d3f4      	bcc.n	117a0 <main+0xf80>
			BLE_TX_TIME = millis();
   117b6:	4bc5      	ldr	r3, [pc, #788]	; (11acc <main+0x12ac>)
   117b8:	4798      	blx	r3
   117ba:	0003      	movs	r3, r0
   117bc:	62bb      	str	r3, [r7, #40]	; 0x28

			ble_write_buffer[0] = 0x68;
   117be:	4bbe      	ldr	r3, [pc, #760]	; (11ab8 <main+0x1298>)
   117c0:	2268      	movs	r2, #104	; 0x68
   117c2:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ((uint16_t)(q[ax_kalman]*100.0) & 0xFF); // Accel X Sensitivity
   117c4:	4bc2      	ldr	r3, [pc, #776]	; (11ad0 <main+0x12b0>)
   117c6:	681a      	ldr	r2, [r3, #0]
   117c8:	4bc2      	ldr	r3, [pc, #776]	; (11ad4 <main+0x12b4>)
   117ca:	1c10      	adds	r0, r2, #0
   117cc:	4798      	blx	r3
   117ce:	4cc2      	ldr	r4, [pc, #776]	; (11ad8 <main+0x12b8>)
   117d0:	2200      	movs	r2, #0
   117d2:	4bc2      	ldr	r3, [pc, #776]	; (11adc <main+0x12bc>)
   117d4:	47a0      	blx	r4
   117d6:	0003      	movs	r3, r0
   117d8:	000c      	movs	r4, r1
   117da:	0019      	movs	r1, r3
   117dc:	0022      	movs	r2, r4
   117de:	4bc0      	ldr	r3, [pc, #768]	; (11ae0 <main+0x12c0>)
   117e0:	0008      	movs	r0, r1
   117e2:	0011      	movs	r1, r2
   117e4:	4798      	blx	r3
   117e6:	0003      	movs	r3, r0
   117e8:	b29b      	uxth	r3, r3
   117ea:	b2da      	uxtb	r2, r3
   117ec:	4bb2      	ldr	r3, [pc, #712]	; (11ab8 <main+0x1298>)
   117ee:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = 0x69;
   117f0:	4bb1      	ldr	r3, [pc, #708]	; (11ab8 <main+0x1298>)
   117f2:	2269      	movs	r2, #105	; 0x69
   117f4:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = ((uint16_t)(q[ay_kalman]*100.0) & 0xFF); // Accel Y Sensitivity
   117f6:	4bb6      	ldr	r3, [pc, #728]	; (11ad0 <main+0x12b0>)
   117f8:	685a      	ldr	r2, [r3, #4]
   117fa:	4bb6      	ldr	r3, [pc, #728]	; (11ad4 <main+0x12b4>)
   117fc:	1c10      	adds	r0, r2, #0
   117fe:	4798      	blx	r3
   11800:	4cb5      	ldr	r4, [pc, #724]	; (11ad8 <main+0x12b8>)
   11802:	2200      	movs	r2, #0
   11804:	4bb5      	ldr	r3, [pc, #724]	; (11adc <main+0x12bc>)
   11806:	47a0      	blx	r4
   11808:	0003      	movs	r3, r0
   1180a:	000c      	movs	r4, r1
   1180c:	0019      	movs	r1, r3
   1180e:	0022      	movs	r2, r4
   11810:	4bb3      	ldr	r3, [pc, #716]	; (11ae0 <main+0x12c0>)
   11812:	0008      	movs	r0, r1
   11814:	0011      	movs	r1, r2
   11816:	4798      	blx	r3
   11818:	0003      	movs	r3, r0
   1181a:	b29b      	uxth	r3, r3
   1181c:	b2da      	uxtb	r2, r3
   1181e:	4ba6      	ldr	r3, [pc, #664]	; (11ab8 <main+0x1298>)
   11820:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = 0x6A;
   11822:	4ba5      	ldr	r3, [pc, #660]	; (11ab8 <main+0x1298>)
   11824:	226a      	movs	r2, #106	; 0x6a
   11826:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = ((uint16_t)(q[az_kalman]*100.0) & 0xFF); // Accel Z Sensitivity
   11828:	4ba9      	ldr	r3, [pc, #676]	; (11ad0 <main+0x12b0>)
   1182a:	689a      	ldr	r2, [r3, #8]
   1182c:	4ba9      	ldr	r3, [pc, #676]	; (11ad4 <main+0x12b4>)
   1182e:	1c10      	adds	r0, r2, #0
   11830:	4798      	blx	r3
   11832:	4ca9      	ldr	r4, [pc, #676]	; (11ad8 <main+0x12b8>)
   11834:	2200      	movs	r2, #0
   11836:	4ba9      	ldr	r3, [pc, #676]	; (11adc <main+0x12bc>)
   11838:	47a0      	blx	r4
   1183a:	0003      	movs	r3, r0
   1183c:	000c      	movs	r4, r1
   1183e:	0019      	movs	r1, r3
   11840:	0022      	movs	r2, r4
   11842:	4ba7      	ldr	r3, [pc, #668]	; (11ae0 <main+0x12c0>)
   11844:	0008      	movs	r0, r1
   11846:	0011      	movs	r1, r2
   11848:	4798      	blx	r3
   1184a:	0003      	movs	r3, r0
   1184c:	b29b      	uxth	r3, r3
   1184e:	b2da      	uxtb	r2, r3
   11850:	4b99      	ldr	r3, [pc, #612]	; (11ab8 <main+0x1298>)
   11852:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = 0x6B;
   11854:	4b98      	ldr	r3, [pc, #608]	; (11ab8 <main+0x1298>)
   11856:	226b      	movs	r2, #107	; 0x6b
   11858:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = ((uint16_t)(q[gx_kalman]*100.0) & 0xFF); // Gyro X Sensitivity
   1185a:	4b9d      	ldr	r3, [pc, #628]	; (11ad0 <main+0x12b0>)
   1185c:	68da      	ldr	r2, [r3, #12]
   1185e:	4b9d      	ldr	r3, [pc, #628]	; (11ad4 <main+0x12b4>)
   11860:	1c10      	adds	r0, r2, #0
   11862:	4798      	blx	r3
   11864:	4c9c      	ldr	r4, [pc, #624]	; (11ad8 <main+0x12b8>)
   11866:	2200      	movs	r2, #0
   11868:	4b9c      	ldr	r3, [pc, #624]	; (11adc <main+0x12bc>)
   1186a:	47a0      	blx	r4
   1186c:	0003      	movs	r3, r0
   1186e:	000c      	movs	r4, r1
   11870:	0019      	movs	r1, r3
   11872:	0022      	movs	r2, r4
   11874:	4b9a      	ldr	r3, [pc, #616]	; (11ae0 <main+0x12c0>)
   11876:	0008      	movs	r0, r1
   11878:	0011      	movs	r1, r2
   1187a:	4798      	blx	r3
   1187c:	0003      	movs	r3, r0
   1187e:	b29b      	uxth	r3, r3
   11880:	b2da      	uxtb	r2, r3
   11882:	4b8d      	ldr	r3, [pc, #564]	; (11ab8 <main+0x1298>)
   11884:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = 0x6C;
   11886:	4b8c      	ldr	r3, [pc, #560]	; (11ab8 <main+0x1298>)
   11888:	226c      	movs	r2, #108	; 0x6c
   1188a:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = ((uint16_t)(q[gy_kalman]*100.0) & 0xFF); // Gyro Y Sensitivity
   1188c:	4b90      	ldr	r3, [pc, #576]	; (11ad0 <main+0x12b0>)
   1188e:	691a      	ldr	r2, [r3, #16]
   11890:	4b90      	ldr	r3, [pc, #576]	; (11ad4 <main+0x12b4>)
   11892:	1c10      	adds	r0, r2, #0
   11894:	4798      	blx	r3
   11896:	4c90      	ldr	r4, [pc, #576]	; (11ad8 <main+0x12b8>)
   11898:	2200      	movs	r2, #0
   1189a:	4b90      	ldr	r3, [pc, #576]	; (11adc <main+0x12bc>)
   1189c:	47a0      	blx	r4
   1189e:	0003      	movs	r3, r0
   118a0:	000c      	movs	r4, r1
   118a2:	0019      	movs	r1, r3
   118a4:	0022      	movs	r2, r4
   118a6:	4b8e      	ldr	r3, [pc, #568]	; (11ae0 <main+0x12c0>)
   118a8:	0008      	movs	r0, r1
   118aa:	0011      	movs	r1, r2
   118ac:	4798      	blx	r3
   118ae:	0003      	movs	r3, r0
   118b0:	b29b      	uxth	r3, r3
   118b2:	b2da      	uxtb	r2, r3
   118b4:	4b80      	ldr	r3, [pc, #512]	; (11ab8 <main+0x1298>)
   118b6:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = 0x6D;
   118b8:	4b7f      	ldr	r3, [pc, #508]	; (11ab8 <main+0x1298>)
   118ba:	226d      	movs	r2, #109	; 0x6d
   118bc:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = ((uint16_t)(q[gz_kalman]*100.0) & 0xFF); // Gyro Z Sensitivity
   118be:	4b84      	ldr	r3, [pc, #528]	; (11ad0 <main+0x12b0>)
   118c0:	695a      	ldr	r2, [r3, #20]
   118c2:	4b84      	ldr	r3, [pc, #528]	; (11ad4 <main+0x12b4>)
   118c4:	1c10      	adds	r0, r2, #0
   118c6:	4798      	blx	r3
   118c8:	4c83      	ldr	r4, [pc, #524]	; (11ad8 <main+0x12b8>)
   118ca:	2200      	movs	r2, #0
   118cc:	4b83      	ldr	r3, [pc, #524]	; (11adc <main+0x12bc>)
   118ce:	47a0      	blx	r4
   118d0:	0003      	movs	r3, r0
   118d2:	000c      	movs	r4, r1
   118d4:	0019      	movs	r1, r3
   118d6:	0022      	movs	r2, r4
   118d8:	4b81      	ldr	r3, [pc, #516]	; (11ae0 <main+0x12c0>)
   118da:	0008      	movs	r0, r1
   118dc:	0011      	movs	r1, r2
   118de:	4798      	blx	r3
   118e0:	0003      	movs	r3, r0
   118e2:	b29b      	uxth	r3, r3
   118e4:	b2da      	uxtb	r2, r3
   118e6:	4b74      	ldr	r3, [pc, #464]	; (11ab8 <main+0x1298>)
   118e8:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = 0x6E;
   118ea:	4b73      	ldr	r3, [pc, #460]	; (11ab8 <main+0x1298>)
   118ec:	226e      	movs	r2, #110	; 0x6e
   118ee:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = ((uint16_t)(q[light_kalman]*100.0) & 0xFF); // Light Sensitivity
   118f0:	4b77      	ldr	r3, [pc, #476]	; (11ad0 <main+0x12b0>)
   118f2:	699a      	ldr	r2, [r3, #24]
   118f4:	4b77      	ldr	r3, [pc, #476]	; (11ad4 <main+0x12b4>)
   118f6:	1c10      	adds	r0, r2, #0
   118f8:	4798      	blx	r3
   118fa:	4c77      	ldr	r4, [pc, #476]	; (11ad8 <main+0x12b8>)
   118fc:	2200      	movs	r2, #0
   118fe:	4b77      	ldr	r3, [pc, #476]	; (11adc <main+0x12bc>)
   11900:	47a0      	blx	r4
   11902:	0003      	movs	r3, r0
   11904:	000c      	movs	r4, r1
   11906:	0019      	movs	r1, r3
   11908:	0022      	movs	r2, r4
   1190a:	4b75      	ldr	r3, [pc, #468]	; (11ae0 <main+0x12c0>)
   1190c:	0008      	movs	r0, r1
   1190e:	0011      	movs	r1, r2
   11910:	4798      	blx	r3
   11912:	0003      	movs	r3, r0
   11914:	b29b      	uxth	r3, r3
   11916:	b2da      	uxtb	r2, r3
   11918:	4b67      	ldr	r3, [pc, #412]	; (11ab8 <main+0x1298>)
   1191a:	735a      	strb	r2, [r3, #13]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 14);
   1191c:	4966      	ldr	r1, [pc, #408]	; (11ab8 <main+0x1298>)
   1191e:	4b69      	ldr	r3, [pc, #420]	; (11ac4 <main+0x12a4>)
   11920:	220e      	movs	r2, #14
   11922:	0018      	movs	r0, r3
   11924:	4b68      	ldr	r3, [pc, #416]	; (11ac8 <main+0x12a8>)
   11926:	4798      	blx	r3

			SEND_SENSORS = 0;
   11928:	4b6e      	ldr	r3, [pc, #440]	; (11ae4 <main+0x12c4>)
   1192a:	2200      	movs	r2, #0
   1192c:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   1192e:	4b6e      	ldr	r3, [pc, #440]	; (11ae8 <main+0x12c8>)
   11930:	2201      	movs	r2, #1
   11932:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle LED Params Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_LED_CHARS)
   11934:	4b6d      	ldr	r3, [pc, #436]	; (11aec <main+0x12cc>)
   11936:	781b      	ldrb	r3, [r3, #0]
   11938:	2b00      	cmp	r3, #0
   1193a:	d100      	bne.n	1193e <main+0x111e>
   1193c:	e277      	b.n	11e2e <main+0x160e>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1193e:	46c0      	nop			; (mov r8, r8)
   11940:	4b62      	ldr	r3, [pc, #392]	; (11acc <main+0x12ac>)
   11942:	4798      	blx	r3
   11944:	0002      	movs	r2, r0
   11946:	6abb      	ldr	r3, [r7, #40]	; 0x28
   11948:	1ad3      	subs	r3, r2, r3
   1194a:	221e      	movs	r2, #30
   1194c:	18ba      	adds	r2, r7, r2
   1194e:	8812      	ldrh	r2, [r2, #0]
   11950:	0052      	lsls	r2, r2, #1
   11952:	4293      	cmp	r3, r2
   11954:	d3f4      	bcc.n	11940 <main+0x1120>
			BLE_TX_TIME = millis();
   11956:	4b5d      	ldr	r3, [pc, #372]	; (11acc <main+0x12ac>)
   11958:	4798      	blx	r3
   1195a:	0003      	movs	r3, r0
   1195c:	62bb      	str	r3, [r7, #40]	; 0x28

			uint8_t led_mode_switches = ((light_mode << 4) | (HEADLIGHTS << 3) | (SIDELIGHTS << 2) | (LIGHT_CONTROLLED << 1) | IMU_CONTROLED);
   1195e:	4b64      	ldr	r3, [pc, #400]	; (11af0 <main+0x12d0>)
   11960:	781b      	ldrb	r3, [r3, #0]
   11962:	011b      	lsls	r3, r3, #4
   11964:	b25a      	sxtb	r2, r3
   11966:	4b63      	ldr	r3, [pc, #396]	; (11af4 <main+0x12d4>)
   11968:	781b      	ldrb	r3, [r3, #0]
   1196a:	00db      	lsls	r3, r3, #3
   1196c:	b25b      	sxtb	r3, r3
   1196e:	4313      	orrs	r3, r2
   11970:	b25a      	sxtb	r2, r3
   11972:	4b61      	ldr	r3, [pc, #388]	; (11af8 <main+0x12d8>)
   11974:	781b      	ldrb	r3, [r3, #0]
   11976:	009b      	lsls	r3, r3, #2
   11978:	b25b      	sxtb	r3, r3
   1197a:	4313      	orrs	r3, r2
   1197c:	b25a      	sxtb	r2, r3
   1197e:	4b5f      	ldr	r3, [pc, #380]	; (11afc <main+0x12dc>)
   11980:	781b      	ldrb	r3, [r3, #0]
   11982:	005b      	lsls	r3, r3, #1
   11984:	b25b      	sxtb	r3, r3
   11986:	4313      	orrs	r3, r2
   11988:	b25a      	sxtb	r2, r3
   1198a:	4b5d      	ldr	r3, [pc, #372]	; (11b00 <main+0x12e0>)
   1198c:	781b      	ldrb	r3, [r3, #0]
   1198e:	b25b      	sxtb	r3, r3
   11990:	4313      	orrs	r3, r2
   11992:	b25a      	sxtb	r2, r3
   11994:	231d      	movs	r3, #29
   11996:	18fb      	adds	r3, r7, r3
   11998:	701a      	strb	r2, [r3, #0]

			// Global LED Settings
			ble_write_buffer[0] = 0x31;
   1199a:	4b47      	ldr	r3, [pc, #284]	; (11ab8 <main+0x1298>)
   1199c:	2231      	movs	r2, #49	; 0x31
   1199e:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = led_mode_switches; // Current switch states
   119a0:	4b45      	ldr	r3, [pc, #276]	; (11ab8 <main+0x1298>)
   119a2:	221d      	movs	r2, #29
   119a4:	18ba      	adds	r2, r7, r2
   119a6:	7812      	ldrb	r2, [r2, #0]
   119a8:	705a      	strb	r2, [r3, #1]
			// Static
			ble_write_buffer[2] = 0x32;
   119aa:	4b43      	ldr	r3, [pc, #268]	; (11ab8 <main+0x1298>)
   119ac:	2232      	movs	r2, #50	; 0x32
   119ae:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)((float)Static_RGB.LR / 655.35);
   119b0:	4b54      	ldr	r3, [pc, #336]	; (11b04 <main+0x12e4>)
   119b2:	881a      	ldrh	r2, [r3, #0]
   119b4:	4b54      	ldr	r3, [pc, #336]	; (11b08 <main+0x12e8>)
   119b6:	0010      	movs	r0, r2
   119b8:	4798      	blx	r3
   119ba:	1c02      	adds	r2, r0, #0
   119bc:	4b45      	ldr	r3, [pc, #276]	; (11ad4 <main+0x12b4>)
   119be:	1c10      	adds	r0, r2, #0
   119c0:	4798      	blx	r3
   119c2:	4c52      	ldr	r4, [pc, #328]	; (11b0c <main+0x12ec>)
   119c4:	4a52      	ldr	r2, [pc, #328]	; (11b10 <main+0x12f0>)
   119c6:	4b53      	ldr	r3, [pc, #332]	; (11b14 <main+0x12f4>)
   119c8:	47a0      	blx	r4
   119ca:	0003      	movs	r3, r0
   119cc:	000c      	movs	r4, r1
   119ce:	0019      	movs	r1, r3
   119d0:	0022      	movs	r2, r4
   119d2:	4b43      	ldr	r3, [pc, #268]	; (11ae0 <main+0x12c0>)
   119d4:	0008      	movs	r0, r1
   119d6:	0011      	movs	r1, r2
   119d8:	4798      	blx	r3
   119da:	0003      	movs	r3, r0
   119dc:	b2da      	uxtb	r2, r3
   119de:	4b36      	ldr	r3, [pc, #216]	; (11ab8 <main+0x1298>)
   119e0:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((float)Static_RGB.LG / 655.35);
   119e2:	4b48      	ldr	r3, [pc, #288]	; (11b04 <main+0x12e4>)
   119e4:	885a      	ldrh	r2, [r3, #2]
   119e6:	4b48      	ldr	r3, [pc, #288]	; (11b08 <main+0x12e8>)
   119e8:	0010      	movs	r0, r2
   119ea:	4798      	blx	r3
   119ec:	1c02      	adds	r2, r0, #0
   119ee:	4b39      	ldr	r3, [pc, #228]	; (11ad4 <main+0x12b4>)
   119f0:	1c10      	adds	r0, r2, #0
   119f2:	4798      	blx	r3
   119f4:	4c45      	ldr	r4, [pc, #276]	; (11b0c <main+0x12ec>)
   119f6:	4a46      	ldr	r2, [pc, #280]	; (11b10 <main+0x12f0>)
   119f8:	4b46      	ldr	r3, [pc, #280]	; (11b14 <main+0x12f4>)
   119fa:	47a0      	blx	r4
   119fc:	0003      	movs	r3, r0
   119fe:	000c      	movs	r4, r1
   11a00:	0019      	movs	r1, r3
   11a02:	0022      	movs	r2, r4
   11a04:	4b36      	ldr	r3, [pc, #216]	; (11ae0 <main+0x12c0>)
   11a06:	0008      	movs	r0, r1
   11a08:	0011      	movs	r1, r2
   11a0a:	4798      	blx	r3
   11a0c:	0003      	movs	r3, r0
   11a0e:	b2da      	uxtb	r2, r3
   11a10:	4b29      	ldr	r3, [pc, #164]	; (11ab8 <main+0x1298>)
   11a12:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((float)Static_RGB.LB / 655.35);
   11a14:	4b3b      	ldr	r3, [pc, #236]	; (11b04 <main+0x12e4>)
   11a16:	889a      	ldrh	r2, [r3, #4]
   11a18:	4b3b      	ldr	r3, [pc, #236]	; (11b08 <main+0x12e8>)
   11a1a:	0010      	movs	r0, r2
   11a1c:	4798      	blx	r3
   11a1e:	1c02      	adds	r2, r0, #0
   11a20:	4b2c      	ldr	r3, [pc, #176]	; (11ad4 <main+0x12b4>)
   11a22:	1c10      	adds	r0, r2, #0
   11a24:	4798      	blx	r3
   11a26:	4c39      	ldr	r4, [pc, #228]	; (11b0c <main+0x12ec>)
   11a28:	4a39      	ldr	r2, [pc, #228]	; (11b10 <main+0x12f0>)
   11a2a:	4b3a      	ldr	r3, [pc, #232]	; (11b14 <main+0x12f4>)
   11a2c:	47a0      	blx	r4
   11a2e:	0003      	movs	r3, r0
   11a30:	000c      	movs	r4, r1
   11a32:	0019      	movs	r1, r3
   11a34:	0022      	movs	r2, r4
   11a36:	4b2a      	ldr	r3, [pc, #168]	; (11ae0 <main+0x12c0>)
   11a38:	0008      	movs	r0, r1
   11a3a:	0011      	movs	r1, r2
   11a3c:	4798      	blx	r3
   11a3e:	0003      	movs	r3, r0
   11a40:	b2da      	uxtb	r2, r3
   11a42:	4b1d      	ldr	r3, [pc, #116]	; (11ab8 <main+0x1298>)
   11a44:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)((float)Static_RGB.RR / 655.35);
   11a46:	4b2f      	ldr	r3, [pc, #188]	; (11b04 <main+0x12e4>)
   11a48:	88da      	ldrh	r2, [r3, #6]
   11a4a:	4b2f      	ldr	r3, [pc, #188]	; (11b08 <main+0x12e8>)
   11a4c:	0010      	movs	r0, r2
   11a4e:	4798      	blx	r3
   11a50:	1c02      	adds	r2, r0, #0
   11a52:	4b20      	ldr	r3, [pc, #128]	; (11ad4 <main+0x12b4>)
   11a54:	1c10      	adds	r0, r2, #0
   11a56:	4798      	blx	r3
   11a58:	4c2c      	ldr	r4, [pc, #176]	; (11b0c <main+0x12ec>)
   11a5a:	4a2d      	ldr	r2, [pc, #180]	; (11b10 <main+0x12f0>)
   11a5c:	4b2d      	ldr	r3, [pc, #180]	; (11b14 <main+0x12f4>)
   11a5e:	47a0      	blx	r4
   11a60:	0003      	movs	r3, r0
   11a62:	000c      	movs	r4, r1
   11a64:	0019      	movs	r1, r3
   11a66:	0022      	movs	r2, r4
   11a68:	4b1d      	ldr	r3, [pc, #116]	; (11ae0 <main+0x12c0>)
   11a6a:	0008      	movs	r0, r1
   11a6c:	0011      	movs	r1, r2
   11a6e:	4798      	blx	r3
   11a70:	0003      	movs	r3, r0
   11a72:	b2da      	uxtb	r2, r3
   11a74:	4b10      	ldr	r3, [pc, #64]	; (11ab8 <main+0x1298>)
   11a76:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Static_RGB.RG / 655.35);
   11a78:	4b22      	ldr	r3, [pc, #136]	; (11b04 <main+0x12e4>)
   11a7a:	891a      	ldrh	r2, [r3, #8]
   11a7c:	4b22      	ldr	r3, [pc, #136]	; (11b08 <main+0x12e8>)
   11a7e:	0010      	movs	r0, r2
   11a80:	4798      	blx	r3
   11a82:	1c02      	adds	r2, r0, #0
   11a84:	4b13      	ldr	r3, [pc, #76]	; (11ad4 <main+0x12b4>)
   11a86:	1c10      	adds	r0, r2, #0
   11a88:	4798      	blx	r3
   11a8a:	4c20      	ldr	r4, [pc, #128]	; (11b0c <main+0x12ec>)
   11a8c:	4a20      	ldr	r2, [pc, #128]	; (11b10 <main+0x12f0>)
   11a8e:	4b21      	ldr	r3, [pc, #132]	; (11b14 <main+0x12f4>)
   11a90:	47a0      	blx	r4
   11a92:	0003      	movs	r3, r0
   11a94:	000c      	movs	r4, r1
   11a96:	0019      	movs	r1, r3
   11a98:	0022      	movs	r2, r4
   11a9a:	4b11      	ldr	r3, [pc, #68]	; (11ae0 <main+0x12c0>)
   11a9c:	0008      	movs	r0, r1
   11a9e:	0011      	movs	r1, r2
   11aa0:	4798      	blx	r3
   11aa2:	0003      	movs	r3, r0
   11aa4:	b2da      	uxtb	r2, r3
   11aa6:	4b04      	ldr	r3, [pc, #16]	; (11ab8 <main+0x1298>)
   11aa8:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Static_RGB.RB / 655.35);
   11aaa:	4b16      	ldr	r3, [pc, #88]	; (11b04 <main+0x12e4>)
   11aac:	895a      	ldrh	r2, [r3, #10]
   11aae:	4b16      	ldr	r3, [pc, #88]	; (11b08 <main+0x12e8>)
   11ab0:	0010      	movs	r0, r2
   11ab2:	4798      	blx	r3
   11ab4:	1c02      	adds	r2, r0, #0
   11ab6:	e02f      	b.n	11b18 <main+0x12f8>
   11ab8:	20000928 	.word	0x20000928
   11abc:	200009c4 	.word	0x200009c4
   11ac0:	000144f9 	.word	0x000144f9
   11ac4:	200004a0 	.word	0x200004a0
   11ac8:	000063bd 	.word	0x000063bd
   11acc:	0000b109 	.word	0x0000b109
   11ad0:	20000fb8 	.word	0x20000fb8
   11ad4:	00016e5d 	.word	0x00016e5d
   11ad8:	000161d5 	.word	0x000161d5
   11adc:	40590000 	.word	0x40590000
   11ae0:	00014529 	.word	0x00014529
   11ae4:	200003af 	.word	0x200003af
   11ae8:	200000b1 	.word	0x200000b1
   11aec:	200003ac 	.word	0x200003ac
   11af0:	2000001b 	.word	0x2000001b
   11af4:	20000322 	.word	0x20000322
   11af8:	200000a2 	.word	0x200000a2
   11afc:	20000323 	.word	0x20000323
   11b00:	20000324 	.word	0x20000324
   11b04:	2000001c 	.word	0x2000001c
   11b08:	000152c1 	.word	0x000152c1
   11b0c:	0001596d 	.word	0x0001596d
   11b10:	cccccccd 	.word	0xcccccccd
   11b14:	40847acc 	.word	0x40847acc
   11b18:	4bf4      	ldr	r3, [pc, #976]	; (11eec <main+0x16cc>)
   11b1a:	1c10      	adds	r0, r2, #0
   11b1c:	4798      	blx	r3
   11b1e:	4cf4      	ldr	r4, [pc, #976]	; (11ef0 <main+0x16d0>)
   11b20:	4af4      	ldr	r2, [pc, #976]	; (11ef4 <main+0x16d4>)
   11b22:	4bf5      	ldr	r3, [pc, #980]	; (11ef8 <main+0x16d8>)
   11b24:	47a0      	blx	r4
   11b26:	0003      	movs	r3, r0
   11b28:	000c      	movs	r4, r1
   11b2a:	0019      	movs	r1, r3
   11b2c:	0022      	movs	r2, r4
   11b2e:	4bf3      	ldr	r3, [pc, #972]	; (11efc <main+0x16dc>)
   11b30:	0008      	movs	r0, r1
   11b32:	0011      	movs	r1, r2
   11b34:	4798      	blx	r3
   11b36:	0003      	movs	r3, r0
   11b38:	b2da      	uxtb	r2, r3
   11b3a:	4bf1      	ldr	r3, [pc, #964]	; (11f00 <main+0x16e0>)
   11b3c:	721a      	strb	r2, [r3, #8]
			// Color Cycle
			ble_write_buffer[9] = 0x33;
   11b3e:	4bf0      	ldr	r3, [pc, #960]	; (11f00 <main+0x16e0>)
   11b40:	2233      	movs	r2, #51	; 0x33
   11b42:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)(RateSens[MODE_COLOR_CYCLE] * 100);
   11b44:	4bef      	ldr	r3, [pc, #956]	; (11f04 <main+0x16e4>)
   11b46:	685a      	ldr	r2, [r3, #4]
   11b48:	4bef      	ldr	r3, [pc, #956]	; (11f08 <main+0x16e8>)
   11b4a:	49f0      	ldr	r1, [pc, #960]	; (11f0c <main+0x16ec>)
   11b4c:	1c10      	adds	r0, r2, #0
   11b4e:	4798      	blx	r3
   11b50:	1c03      	adds	r3, r0, #0
   11b52:	1c1a      	adds	r2, r3, #0
   11b54:	4bee      	ldr	r3, [pc, #952]	; (11f10 <main+0x16f0>)
   11b56:	1c10      	adds	r0, r2, #0
   11b58:	4798      	blx	r3
   11b5a:	0003      	movs	r3, r0
   11b5c:	b2da      	uxtb	r2, r3
   11b5e:	4be8      	ldr	r3, [pc, #928]	; (11f00 <main+0x16e0>)
   11b60:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)(Brightness[MODE_COLOR_CYCLE] * 100);
   11b62:	4bec      	ldr	r3, [pc, #944]	; (11f14 <main+0x16f4>)
   11b64:	685a      	ldr	r2, [r3, #4]
   11b66:	4be8      	ldr	r3, [pc, #928]	; (11f08 <main+0x16e8>)
   11b68:	49e8      	ldr	r1, [pc, #928]	; (11f0c <main+0x16ec>)
   11b6a:	1c10      	adds	r0, r2, #0
   11b6c:	4798      	blx	r3
   11b6e:	1c03      	adds	r3, r0, #0
   11b70:	1c1a      	adds	r2, r3, #0
   11b72:	4be7      	ldr	r3, [pc, #924]	; (11f10 <main+0x16f0>)
   11b74:	1c10      	adds	r0, r2, #0
   11b76:	4798      	blx	r3
   11b78:	0003      	movs	r3, r0
   11b7a:	b2da      	uxtb	r2, r3
   11b7c:	4be0      	ldr	r3, [pc, #896]	; (11f00 <main+0x16e0>)
   11b7e:	72da      	strb	r2, [r3, #11]
			// Compass Cycle
			ble_write_buffer[12] = 0x34;
   11b80:	4bdf      	ldr	r3, [pc, #892]	; (11f00 <main+0x16e0>)
   11b82:	2234      	movs	r2, #52	; 0x34
   11b84:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (uint8_t)(Brightness[MODE_COMPASS_CYCLE] * 100);
   11b86:	4be3      	ldr	r3, [pc, #908]	; (11f14 <main+0x16f4>)
   11b88:	689a      	ldr	r2, [r3, #8]
   11b8a:	4bdf      	ldr	r3, [pc, #892]	; (11f08 <main+0x16e8>)
   11b8c:	49df      	ldr	r1, [pc, #892]	; (11f0c <main+0x16ec>)
   11b8e:	1c10      	adds	r0, r2, #0
   11b90:	4798      	blx	r3
   11b92:	1c03      	adds	r3, r0, #0
   11b94:	1c1a      	adds	r2, r3, #0
   11b96:	4bde      	ldr	r3, [pc, #888]	; (11f10 <main+0x16f0>)
   11b98:	1c10      	adds	r0, r2, #0
   11b9a:	4798      	blx	r3
   11b9c:	0003      	movs	r3, r0
   11b9e:	b2da      	uxtb	r2, r3
   11ba0:	4bd7      	ldr	r3, [pc, #860]	; (11f00 <main+0x16e0>)
   11ba2:	735a      	strb	r2, [r3, #13]
			// Throttle Based
			ble_write_buffer[14] = 0x35;
   11ba4:	4bd6      	ldr	r3, [pc, #856]	; (11f00 <main+0x16e0>)
   11ba6:	2235      	movs	r2, #53	; 0x35
   11ba8:	739a      	strb	r2, [r3, #14]
			ble_write_buffer[15] = (uint8_t)(RateSens[MODE_THROTTLE] * 100);
   11baa:	4bd6      	ldr	r3, [pc, #856]	; (11f04 <main+0x16e4>)
   11bac:	68da      	ldr	r2, [r3, #12]
   11bae:	4bd6      	ldr	r3, [pc, #856]	; (11f08 <main+0x16e8>)
   11bb0:	49d6      	ldr	r1, [pc, #856]	; (11f0c <main+0x16ec>)
   11bb2:	1c10      	adds	r0, r2, #0
   11bb4:	4798      	blx	r3
   11bb6:	1c03      	adds	r3, r0, #0
   11bb8:	1c1a      	adds	r2, r3, #0
   11bba:	4bd5      	ldr	r3, [pc, #852]	; (11f10 <main+0x16f0>)
   11bbc:	1c10      	adds	r0, r2, #0
   11bbe:	4798      	blx	r3
   11bc0:	0003      	movs	r3, r0
   11bc2:	b2da      	uxtb	r2, r3
   11bc4:	4bce      	ldr	r3, [pc, #824]	; (11f00 <main+0x16e0>)
   11bc6:	73da      	strb	r2, [r3, #15]
			ble_write_buffer[16] = (uint8_t)(Brightness[MODE_THROTTLE] * 100);
   11bc8:	4bd2      	ldr	r3, [pc, #840]	; (11f14 <main+0x16f4>)
   11bca:	68da      	ldr	r2, [r3, #12]
   11bcc:	4bce      	ldr	r3, [pc, #824]	; (11f08 <main+0x16e8>)
   11bce:	49cf      	ldr	r1, [pc, #828]	; (11f0c <main+0x16ec>)
   11bd0:	1c10      	adds	r0, r2, #0
   11bd2:	4798      	blx	r3
   11bd4:	1c03      	adds	r3, r0, #0
   11bd6:	1c1a      	adds	r2, r3, #0
   11bd8:	4bcd      	ldr	r3, [pc, #820]	; (11f10 <main+0x16f0>)
   11bda:	1c10      	adds	r0, r2, #0
   11bdc:	4798      	blx	r3
   11bde:	0003      	movs	r3, r0
   11be0:	b2da      	uxtb	r2, r3
   11be2:	4bc7      	ldr	r3, [pc, #796]	; (11f00 <main+0x16e0>)
   11be4:	741a      	strb	r2, [r3, #16]
			// RPM Based
			ble_write_buffer[17] = 0x36;
   11be6:	4bc6      	ldr	r3, [pc, #792]	; (11f00 <main+0x16e0>)
   11be8:	2236      	movs	r2, #54	; 0x36
   11bea:	745a      	strb	r2, [r3, #17]
			ble_write_buffer[18] = (uint8_t)(RateSens[MODE_RPM_CYCLE] * 100);
   11bec:	4bc5      	ldr	r3, [pc, #788]	; (11f04 <main+0x16e4>)
   11bee:	691a      	ldr	r2, [r3, #16]
   11bf0:	4bc5      	ldr	r3, [pc, #788]	; (11f08 <main+0x16e8>)
   11bf2:	49c6      	ldr	r1, [pc, #792]	; (11f0c <main+0x16ec>)
   11bf4:	1c10      	adds	r0, r2, #0
   11bf6:	4798      	blx	r3
   11bf8:	1c03      	adds	r3, r0, #0
   11bfa:	1c1a      	adds	r2, r3, #0
   11bfc:	4bc4      	ldr	r3, [pc, #784]	; (11f10 <main+0x16f0>)
   11bfe:	1c10      	adds	r0, r2, #0
   11c00:	4798      	blx	r3
   11c02:	0003      	movs	r3, r0
   11c04:	b2da      	uxtb	r2, r3
   11c06:	4bbe      	ldr	r3, [pc, #760]	; (11f00 <main+0x16e0>)
   11c08:	749a      	strb	r2, [r3, #18]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 19);
   11c0a:	49bd      	ldr	r1, [pc, #756]	; (11f00 <main+0x16e0>)
   11c0c:	4bc2      	ldr	r3, [pc, #776]	; (11f18 <main+0x16f8>)
   11c0e:	2213      	movs	r2, #19
   11c10:	0018      	movs	r0, r3
   11c12:	4bc2      	ldr	r3, [pc, #776]	; (11f1c <main+0x16fc>)
   11c14:	4798      	blx	r3
			
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11c16:	46c0      	nop			; (mov r8, r8)
   11c18:	4bc1      	ldr	r3, [pc, #772]	; (11f20 <main+0x1700>)
   11c1a:	4798      	blx	r3
   11c1c:	0002      	movs	r2, r0
   11c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   11c20:	1ad3      	subs	r3, r2, r3
   11c22:	221e      	movs	r2, #30
   11c24:	18ba      	adds	r2, r7, r2
   11c26:	8812      	ldrh	r2, [r2, #0]
   11c28:	0052      	lsls	r2, r2, #1
   11c2a:	4293      	cmp	r3, r2
   11c2c:	d3f4      	bcc.n	11c18 <main+0x13f8>
			BLE_TX_TIME = millis();
   11c2e:	4bbc      	ldr	r3, [pc, #752]	; (11f20 <main+0x1700>)
   11c30:	4798      	blx	r3
   11c32:	0003      	movs	r3, r0
   11c34:	62bb      	str	r3, [r7, #40]	; 0x28

			// X Accel Based
			ble_write_buffer[0] = 0x37;
   11c36:	4bb2      	ldr	r3, [pc, #712]	; (11f00 <main+0x16e0>)
   11c38:	2237      	movs	r2, #55	; 0x37
   11c3a:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(RateSens[MODE_X_ACCEL] * 100);
   11c3c:	4bb1      	ldr	r3, [pc, #708]	; (11f04 <main+0x16e4>)
   11c3e:	699a      	ldr	r2, [r3, #24]
   11c40:	4bb1      	ldr	r3, [pc, #708]	; (11f08 <main+0x16e8>)
   11c42:	49b2      	ldr	r1, [pc, #712]	; (11f0c <main+0x16ec>)
   11c44:	1c10      	adds	r0, r2, #0
   11c46:	4798      	blx	r3
   11c48:	1c03      	adds	r3, r0, #0
   11c4a:	1c1a      	adds	r2, r3, #0
   11c4c:	4bb0      	ldr	r3, [pc, #704]	; (11f10 <main+0x16f0>)
   11c4e:	1c10      	adds	r0, r2, #0
   11c50:	4798      	blx	r3
   11c52:	0003      	movs	r3, r0
   11c54:	b2da      	uxtb	r2, r3
   11c56:	4baa      	ldr	r3, [pc, #680]	; (11f00 <main+0x16e0>)
   11c58:	705a      	strb	r2, [r3, #1]
			// Y Accel Based
			ble_write_buffer[2] = 0x38;
   11c5a:	4ba9      	ldr	r3, [pc, #676]	; (11f00 <main+0x16e0>)
   11c5c:	2238      	movs	r2, #56	; 0x38
   11c5e:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)(Brightness[MODE_Y_ACCEL] * 100);
   11c60:	4bac      	ldr	r3, [pc, #688]	; (11f14 <main+0x16f4>)
   11c62:	69da      	ldr	r2, [r3, #28]
   11c64:	4ba8      	ldr	r3, [pc, #672]	; (11f08 <main+0x16e8>)
   11c66:	49a9      	ldr	r1, [pc, #676]	; (11f0c <main+0x16ec>)
   11c68:	1c10      	adds	r0, r2, #0
   11c6a:	4798      	blx	r3
   11c6c:	1c03      	adds	r3, r0, #0
   11c6e:	1c1a      	adds	r2, r3, #0
   11c70:	4ba7      	ldr	r3, [pc, #668]	; (11f10 <main+0x16f0>)
   11c72:	1c10      	adds	r0, r2, #0
   11c74:	4798      	blx	r3
   11c76:	0003      	movs	r3, r0
   11c78:	b2da      	uxtb	r2, r3
   11c7a:	4ba1      	ldr	r3, [pc, #644]	; (11f00 <main+0x16e0>)
   11c7c:	70da      	strb	r2, [r3, #3]
			// Custom
			uint8_t color_bright_base = (ColorBase[MODE_CUSTOM] << 4) | BrightBase[MODE_CUSTOM];
   11c7e:	4ba9      	ldr	r3, [pc, #676]	; (11f24 <main+0x1704>)
   11c80:	7a1b      	ldrb	r3, [r3, #8]
   11c82:	011b      	lsls	r3, r3, #4
   11c84:	b25a      	sxtb	r2, r3
   11c86:	4ba8      	ldr	r3, [pc, #672]	; (11f28 <main+0x1708>)
   11c88:	7a1b      	ldrb	r3, [r3, #8]
   11c8a:	b25b      	sxtb	r3, r3
   11c8c:	4313      	orrs	r3, r2
   11c8e:	b25a      	sxtb	r2, r3
   11c90:	231c      	movs	r3, #28
   11c92:	18fb      	adds	r3, r7, r3
   11c94:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[4] = 0x39;
   11c96:	4b9a      	ldr	r3, [pc, #616]	; (11f00 <main+0x16e0>)
   11c98:	2239      	movs	r2, #57	; 0x39
   11c9a:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = color_bright_base;
   11c9c:	4b98      	ldr	r3, [pc, #608]	; (11f00 <main+0x16e0>)
   11c9e:	221c      	movs	r2, #28
   11ca0:	18ba      	adds	r2, r7, r2
   11ca2:	7812      	ldrb	r2, [r2, #0]
   11ca4:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = RateBase[MODE_CUSTOM];
   11ca6:	4ba1      	ldr	r3, [pc, #644]	; (11f2c <main+0x170c>)
   11ca8:	7a1a      	ldrb	r2, [r3, #8]
   11caa:	4b95      	ldr	r3, [pc, #596]	; (11f00 <main+0x16e0>)
   11cac:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((float)Custom_RGB.LR / 655.35);
   11cae:	4ba0      	ldr	r3, [pc, #640]	; (11f30 <main+0x1710>)
   11cb0:	881a      	ldrh	r2, [r3, #0]
   11cb2:	4ba0      	ldr	r3, [pc, #640]	; (11f34 <main+0x1714>)
   11cb4:	0010      	movs	r0, r2
   11cb6:	4798      	blx	r3
   11cb8:	1c02      	adds	r2, r0, #0
   11cba:	4b8c      	ldr	r3, [pc, #560]	; (11eec <main+0x16cc>)
   11cbc:	1c10      	adds	r0, r2, #0
   11cbe:	4798      	blx	r3
   11cc0:	4c8b      	ldr	r4, [pc, #556]	; (11ef0 <main+0x16d0>)
   11cc2:	4a8c      	ldr	r2, [pc, #560]	; (11ef4 <main+0x16d4>)
   11cc4:	4b8c      	ldr	r3, [pc, #560]	; (11ef8 <main+0x16d8>)
   11cc6:	47a0      	blx	r4
   11cc8:	0003      	movs	r3, r0
   11cca:	000c      	movs	r4, r1
   11ccc:	0019      	movs	r1, r3
   11cce:	0022      	movs	r2, r4
   11cd0:	4b8a      	ldr	r3, [pc, #552]	; (11efc <main+0x16dc>)
   11cd2:	0008      	movs	r0, r1
   11cd4:	0011      	movs	r1, r2
   11cd6:	4798      	blx	r3
   11cd8:	0003      	movs	r3, r0
   11cda:	b2da      	uxtb	r2, r3
   11cdc:	4b88      	ldr	r3, [pc, #544]	; (11f00 <main+0x16e0>)
   11cde:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((float)Custom_RGB.LG / 655.35);
   11ce0:	4b93      	ldr	r3, [pc, #588]	; (11f30 <main+0x1710>)
   11ce2:	885a      	ldrh	r2, [r3, #2]
   11ce4:	4b93      	ldr	r3, [pc, #588]	; (11f34 <main+0x1714>)
   11ce6:	0010      	movs	r0, r2
   11ce8:	4798      	blx	r3
   11cea:	1c02      	adds	r2, r0, #0
   11cec:	4b7f      	ldr	r3, [pc, #508]	; (11eec <main+0x16cc>)
   11cee:	1c10      	adds	r0, r2, #0
   11cf0:	4798      	blx	r3
   11cf2:	4c7f      	ldr	r4, [pc, #508]	; (11ef0 <main+0x16d0>)
   11cf4:	4a7f      	ldr	r2, [pc, #508]	; (11ef4 <main+0x16d4>)
   11cf6:	4b80      	ldr	r3, [pc, #512]	; (11ef8 <main+0x16d8>)
   11cf8:	47a0      	blx	r4
   11cfa:	0003      	movs	r3, r0
   11cfc:	000c      	movs	r4, r1
   11cfe:	0019      	movs	r1, r3
   11d00:	0022      	movs	r2, r4
   11d02:	4b7e      	ldr	r3, [pc, #504]	; (11efc <main+0x16dc>)
   11d04:	0008      	movs	r0, r1
   11d06:	0011      	movs	r1, r2
   11d08:	4798      	blx	r3
   11d0a:	0003      	movs	r3, r0
   11d0c:	b2da      	uxtb	r2, r3
   11d0e:	4b7c      	ldr	r3, [pc, #496]	; (11f00 <main+0x16e0>)
   11d10:	721a      	strb	r2, [r3, #8]
			ble_write_buffer[9] = (uint8_t)((float)Custom_RGB.LB / 655.35);
   11d12:	4b87      	ldr	r3, [pc, #540]	; (11f30 <main+0x1710>)
   11d14:	889a      	ldrh	r2, [r3, #4]
   11d16:	4b87      	ldr	r3, [pc, #540]	; (11f34 <main+0x1714>)
   11d18:	0010      	movs	r0, r2
   11d1a:	4798      	blx	r3
   11d1c:	1c02      	adds	r2, r0, #0
   11d1e:	4b73      	ldr	r3, [pc, #460]	; (11eec <main+0x16cc>)
   11d20:	1c10      	adds	r0, r2, #0
   11d22:	4798      	blx	r3
   11d24:	4c72      	ldr	r4, [pc, #456]	; (11ef0 <main+0x16d0>)
   11d26:	4a73      	ldr	r2, [pc, #460]	; (11ef4 <main+0x16d4>)
   11d28:	4b73      	ldr	r3, [pc, #460]	; (11ef8 <main+0x16d8>)
   11d2a:	47a0      	blx	r4
   11d2c:	0003      	movs	r3, r0
   11d2e:	000c      	movs	r4, r1
   11d30:	0019      	movs	r1, r3
   11d32:	0022      	movs	r2, r4
   11d34:	4b71      	ldr	r3, [pc, #452]	; (11efc <main+0x16dc>)
   11d36:	0008      	movs	r0, r1
   11d38:	0011      	movs	r1, r2
   11d3a:	4798      	blx	r3
   11d3c:	0003      	movs	r3, r0
   11d3e:	b2da      	uxtb	r2, r3
   11d40:	4b6f      	ldr	r3, [pc, #444]	; (11f00 <main+0x16e0>)
   11d42:	725a      	strb	r2, [r3, #9]
			ble_write_buffer[10] = (uint8_t)((float)Custom_RGB.RR / 655.35);
   11d44:	4b7a      	ldr	r3, [pc, #488]	; (11f30 <main+0x1710>)
   11d46:	88da      	ldrh	r2, [r3, #6]
   11d48:	4b7a      	ldr	r3, [pc, #488]	; (11f34 <main+0x1714>)
   11d4a:	0010      	movs	r0, r2
   11d4c:	4798      	blx	r3
   11d4e:	1c02      	adds	r2, r0, #0
   11d50:	4b66      	ldr	r3, [pc, #408]	; (11eec <main+0x16cc>)
   11d52:	1c10      	adds	r0, r2, #0
   11d54:	4798      	blx	r3
   11d56:	4c66      	ldr	r4, [pc, #408]	; (11ef0 <main+0x16d0>)
   11d58:	4a66      	ldr	r2, [pc, #408]	; (11ef4 <main+0x16d4>)
   11d5a:	4b67      	ldr	r3, [pc, #412]	; (11ef8 <main+0x16d8>)
   11d5c:	47a0      	blx	r4
   11d5e:	0003      	movs	r3, r0
   11d60:	000c      	movs	r4, r1
   11d62:	0019      	movs	r1, r3
   11d64:	0022      	movs	r2, r4
   11d66:	4b65      	ldr	r3, [pc, #404]	; (11efc <main+0x16dc>)
   11d68:	0008      	movs	r0, r1
   11d6a:	0011      	movs	r1, r2
   11d6c:	4798      	blx	r3
   11d6e:	0003      	movs	r3, r0
   11d70:	b2da      	uxtb	r2, r3
   11d72:	4b63      	ldr	r3, [pc, #396]	; (11f00 <main+0x16e0>)
   11d74:	729a      	strb	r2, [r3, #10]
			ble_write_buffer[11] = (uint8_t)((float)Custom_RGB.RG / 655.35);
   11d76:	4b6e      	ldr	r3, [pc, #440]	; (11f30 <main+0x1710>)
   11d78:	891a      	ldrh	r2, [r3, #8]
   11d7a:	4b6e      	ldr	r3, [pc, #440]	; (11f34 <main+0x1714>)
   11d7c:	0010      	movs	r0, r2
   11d7e:	4798      	blx	r3
   11d80:	1c02      	adds	r2, r0, #0
   11d82:	4b5a      	ldr	r3, [pc, #360]	; (11eec <main+0x16cc>)
   11d84:	1c10      	adds	r0, r2, #0
   11d86:	4798      	blx	r3
   11d88:	4c59      	ldr	r4, [pc, #356]	; (11ef0 <main+0x16d0>)
   11d8a:	4a5a      	ldr	r2, [pc, #360]	; (11ef4 <main+0x16d4>)
   11d8c:	4b5a      	ldr	r3, [pc, #360]	; (11ef8 <main+0x16d8>)
   11d8e:	47a0      	blx	r4
   11d90:	0003      	movs	r3, r0
   11d92:	000c      	movs	r4, r1
   11d94:	0019      	movs	r1, r3
   11d96:	0022      	movs	r2, r4
   11d98:	4b58      	ldr	r3, [pc, #352]	; (11efc <main+0x16dc>)
   11d9a:	0008      	movs	r0, r1
   11d9c:	0011      	movs	r1, r2
   11d9e:	4798      	blx	r3
   11da0:	0003      	movs	r3, r0
   11da2:	b2da      	uxtb	r2, r3
   11da4:	4b56      	ldr	r3, [pc, #344]	; (11f00 <main+0x16e0>)
   11da6:	72da      	strb	r2, [r3, #11]
			ble_write_buffer[12] = (uint8_t)((float)Custom_RGB.RB / 655.35);
   11da8:	4b61      	ldr	r3, [pc, #388]	; (11f30 <main+0x1710>)
   11daa:	895a      	ldrh	r2, [r3, #10]
   11dac:	4b61      	ldr	r3, [pc, #388]	; (11f34 <main+0x1714>)
   11dae:	0010      	movs	r0, r2
   11db0:	4798      	blx	r3
   11db2:	1c02      	adds	r2, r0, #0
   11db4:	4b4d      	ldr	r3, [pc, #308]	; (11eec <main+0x16cc>)
   11db6:	1c10      	adds	r0, r2, #0
   11db8:	4798      	blx	r3
   11dba:	4c4d      	ldr	r4, [pc, #308]	; (11ef0 <main+0x16d0>)
   11dbc:	4a4d      	ldr	r2, [pc, #308]	; (11ef4 <main+0x16d4>)
   11dbe:	4b4e      	ldr	r3, [pc, #312]	; (11ef8 <main+0x16d8>)
   11dc0:	47a0      	blx	r4
   11dc2:	0003      	movs	r3, r0
   11dc4:	000c      	movs	r4, r1
   11dc6:	0019      	movs	r1, r3
   11dc8:	0022      	movs	r2, r4
   11dca:	4b4c      	ldr	r3, [pc, #304]	; (11efc <main+0x16dc>)
   11dcc:	0008      	movs	r0, r1
   11dce:	0011      	movs	r1, r2
   11dd0:	4798      	blx	r3
   11dd2:	0003      	movs	r3, r0
   11dd4:	b2da      	uxtb	r2, r3
   11dd6:	4b4a      	ldr	r3, [pc, #296]	; (11f00 <main+0x16e0>)
   11dd8:	731a      	strb	r2, [r3, #12]
			ble_write_buffer[13] = (uint8_t)(RateSens[MODE_CUSTOM] * 100);
   11dda:	4b4a      	ldr	r3, [pc, #296]	; (11f04 <main+0x16e4>)
   11ddc:	6a1a      	ldr	r2, [r3, #32]
   11dde:	4b4a      	ldr	r3, [pc, #296]	; (11f08 <main+0x16e8>)
   11de0:	494a      	ldr	r1, [pc, #296]	; (11f0c <main+0x16ec>)
   11de2:	1c10      	adds	r0, r2, #0
   11de4:	4798      	blx	r3
   11de6:	1c03      	adds	r3, r0, #0
   11de8:	1c1a      	adds	r2, r3, #0
   11dea:	4b49      	ldr	r3, [pc, #292]	; (11f10 <main+0x16f0>)
   11dec:	1c10      	adds	r0, r2, #0
   11dee:	4798      	blx	r3
   11df0:	0003      	movs	r3, r0
   11df2:	b2da      	uxtb	r2, r3
   11df4:	4b42      	ldr	r3, [pc, #264]	; (11f00 <main+0x16e0>)
   11df6:	735a      	strb	r2, [r3, #13]
			ble_write_buffer[14] = (uint8_t)(Brightness[MODE_CUSTOM] * 100);
   11df8:	4b46      	ldr	r3, [pc, #280]	; (11f14 <main+0x16f4>)
   11dfa:	6a1a      	ldr	r2, [r3, #32]
   11dfc:	4b42      	ldr	r3, [pc, #264]	; (11f08 <main+0x16e8>)
   11dfe:	4943      	ldr	r1, [pc, #268]	; (11f0c <main+0x16ec>)
   11e00:	1c10      	adds	r0, r2, #0
   11e02:	4798      	blx	r3
   11e04:	1c03      	adds	r3, r0, #0
   11e06:	1c1a      	adds	r2, r3, #0
   11e08:	4b41      	ldr	r3, [pc, #260]	; (11f10 <main+0x16f0>)
   11e0a:	1c10      	adds	r0, r2, #0
   11e0c:	4798      	blx	r3
   11e0e:	0003      	movs	r3, r0
   11e10:	b2da      	uxtb	r2, r3
   11e12:	4b3b      	ldr	r3, [pc, #236]	; (11f00 <main+0x16e0>)
   11e14:	739a      	strb	r2, [r3, #14]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 15);
   11e16:	493a      	ldr	r1, [pc, #232]	; (11f00 <main+0x16e0>)
   11e18:	4b3f      	ldr	r3, [pc, #252]	; (11f18 <main+0x16f8>)
   11e1a:	220f      	movs	r2, #15
   11e1c:	0018      	movs	r0, r3
   11e1e:	4b3f      	ldr	r3, [pc, #252]	; (11f1c <main+0x16fc>)
   11e20:	4798      	blx	r3

			SEND_LED_CHARS = 0;
   11e22:	4b45      	ldr	r3, [pc, #276]	; (11f38 <main+0x1718>)
   11e24:	2200      	movs	r2, #0
   11e26:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11e28:	4b44      	ldr	r3, [pc, #272]	; (11f3c <main+0x171c>)
   11e2a:	2201      	movs	r2, #1
   11e2c:	701a      	strb	r2, [r3, #0]
		}
		

		//////////////////////////   Handle Orientation Request   /////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ORIENTAION_CONFIG)
   11e2e:	4b44      	ldr	r3, [pc, #272]	; (11f40 <main+0x1720>)
   11e30:	781b      	ldrb	r3, [r3, #0]
   11e32:	2b00      	cmp	r3, #0
   11e34:	d026      	beq.n	11e84 <main+0x1664>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11e36:	46c0      	nop			; (mov r8, r8)
   11e38:	4b39      	ldr	r3, [pc, #228]	; (11f20 <main+0x1700>)
   11e3a:	4798      	blx	r3
   11e3c:	0002      	movs	r2, r0
   11e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   11e40:	1ad3      	subs	r3, r2, r3
   11e42:	221e      	movs	r2, #30
   11e44:	18ba      	adds	r2, r7, r2
   11e46:	8812      	ldrh	r2, [r2, #0]
   11e48:	0052      	lsls	r2, r2, #1
   11e4a:	4293      	cmp	r3, r2
   11e4c:	d3f4      	bcc.n	11e38 <main+0x1618>
			BLE_TX_TIME = millis();
   11e4e:	4b34      	ldr	r3, [pc, #208]	; (11f20 <main+0x1700>)
   11e50:	4798      	blx	r3
   11e52:	0003      	movs	r3, r0
   11e54:	62bb      	str	r3, [r7, #40]	; 0x28

			// Global LED Settings
			ble_write_buffer[0] = 0x71;
   11e56:	4b2a      	ldr	r3, [pc, #168]	; (11f00 <main+0x16e0>)
   11e58:	2271      	movs	r2, #113	; 0x71
   11e5a:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = ORIENTATION[0]; // Connectors Orientation
   11e5c:	4b39      	ldr	r3, [pc, #228]	; (11f44 <main+0x1724>)
   11e5e:	781a      	ldrb	r2, [r3, #0]
   11e60:	4b27      	ldr	r3, [pc, #156]	; (11f00 <main+0x16e0>)
   11e62:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = ORIENTATION[1]; // Power Orientation
   11e64:	4b37      	ldr	r3, [pc, #220]	; (11f44 <main+0x1724>)
   11e66:	785a      	ldrb	r2, [r3, #1]
   11e68:	4b25      	ldr	r3, [pc, #148]	; (11f00 <main+0x16e0>)
   11e6a:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   11e6c:	4924      	ldr	r1, [pc, #144]	; (11f00 <main+0x16e0>)
   11e6e:	4b2a      	ldr	r3, [pc, #168]	; (11f18 <main+0x16f8>)
   11e70:	2203      	movs	r2, #3
   11e72:	0018      	movs	r0, r3
   11e74:	4b29      	ldr	r3, [pc, #164]	; (11f1c <main+0x16fc>)
   11e76:	4798      	blx	r3


			SEND_ORIENTAION_CONFIG = 0;
   11e78:	4b31      	ldr	r3, [pc, #196]	; (11f40 <main+0x1720>)
   11e7a:	2200      	movs	r2, #0
   11e7c:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11e7e:	4b2f      	ldr	r3, [pc, #188]	; (11f3c <main+0x171c>)
   11e80:	2201      	movs	r2, #1
   11e82:	701a      	strb	r2, [r3, #0]
		}


		///////////////////////////   Handle Controls Request   ///////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_CONTROLS_CONFIG)
   11e84:	4b30      	ldr	r3, [pc, #192]	; (11f48 <main+0x1728>)
   11e86:	781b      	ldrb	r3, [r3, #0]
   11e88:	2b00      	cmp	r3, #0
   11e8a:	d100      	bne.n	11e8e <main+0x166e>
   11e8c:	e0b8      	b.n	12000 <main+0x17e0>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   11e8e:	46c0      	nop			; (mov r8, r8)
   11e90:	4b23      	ldr	r3, [pc, #140]	; (11f20 <main+0x1700>)
   11e92:	4798      	blx	r3
   11e94:	0002      	movs	r2, r0
   11e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
   11e98:	1ad3      	subs	r3, r2, r3
   11e9a:	221e      	movs	r2, #30
   11e9c:	18ba      	adds	r2, r7, r2
   11e9e:	8812      	ldrh	r2, [r2, #0]
   11ea0:	0052      	lsls	r2, r2, #1
   11ea2:	4293      	cmp	r3, r2
   11ea4:	d3f4      	bcc.n	11e90 <main+0x1670>
			BLE_TX_TIME = millis();
   11ea6:	4b1e      	ldr	r3, [pc, #120]	; (11f20 <main+0x1700>)
   11ea8:	4798      	blx	r3
   11eaa:	0003      	movs	r3, r0
   11eac:	62bb      	str	r3, [r7, #40]	; 0x28

			// Global LED Settings
			ble_write_buffer[0] = 0x81;
   11eae:	4b14      	ldr	r3, [pc, #80]	; (11f00 <main+0x16e0>)
   11eb0:	2281      	movs	r2, #129	; 0x81
   11eb2:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((AUX_ENABLED << 7) | (TURN_ENABLED << 6) | auxControlType);
   11eb4:	4b25      	ldr	r3, [pc, #148]	; (11f4c <main+0x172c>)
   11eb6:	781b      	ldrb	r3, [r3, #0]
   11eb8:	01db      	lsls	r3, r3, #7
   11eba:	b25a      	sxtb	r2, r3
   11ebc:	4b24      	ldr	r3, [pc, #144]	; (11f50 <main+0x1730>)
   11ebe:	781b      	ldrb	r3, [r3, #0]
   11ec0:	019b      	lsls	r3, r3, #6
   11ec2:	b25b      	sxtb	r3, r3
   11ec4:	4313      	orrs	r3, r2
   11ec6:	b25a      	sxtb	r2, r3
   11ec8:	4b22      	ldr	r3, [pc, #136]	; (11f54 <main+0x1734>)
   11eca:	781b      	ldrb	r3, [r3, #0]
   11ecc:	b25b      	sxtb	r3, r3
   11ece:	4313      	orrs	r3, r2
   11ed0:	b25b      	sxtb	r3, r3
   11ed2:	b2da      	uxtb	r2, r3
   11ed4:	4b0a      	ldr	r3, [pc, #40]	; (11f00 <main+0x16e0>)
   11ed6:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)auxTimedDuration;
   11ed8:	4b1f      	ldr	r3, [pc, #124]	; (11f58 <main+0x1738>)
   11eda:	781a      	ldrb	r2, [r3, #0]
   11edc:	4b08      	ldr	r3, [pc, #32]	; (11f00 <main+0x16e0>)
   11ede:	709a      	strb	r2, [r3, #2]
			ble_write_buffer[3] = (uint8_t)((single_aux_control << 4) | single_all_control);
   11ee0:	4b1e      	ldr	r3, [pc, #120]	; (11f5c <main+0x173c>)
   11ee2:	781b      	ldrb	r3, [r3, #0]
   11ee4:	011b      	lsls	r3, r3, #4
   11ee6:	b25a      	sxtb	r2, r3
   11ee8:	e03a      	b.n	11f60 <main+0x1740>
   11eea:	46c0      	nop			; (mov r8, r8)
   11eec:	00016e5d 	.word	0x00016e5d
   11ef0:	0001596d 	.word	0x0001596d
   11ef4:	cccccccd 	.word	0xcccccccd
   11ef8:	40847acc 	.word	0x40847acc
   11efc:	00014529 	.word	0x00014529
   11f00:	20000928 	.word	0x20000928
   11f04:	20000028 	.word	0x20000028
   11f08:	00014c69 	.word	0x00014c69
   11f0c:	42c80000 	.word	0x42c80000
   11f10:	000144f9 	.word	0x000144f9
   11f14:	2000004c 	.word	0x2000004c
   11f18:	200004a0 	.word	0x200004a0
   11f1c:	000063bd 	.word	0x000063bd
   11f20:	0000b109 	.word	0x0000b109
   11f24:	20000070 	.word	0x20000070
   11f28:	2000007c 	.word	0x2000007c
   11f2c:	20000088 	.word	0x20000088
   11f30:	20000094 	.word	0x20000094
   11f34:	000152c1 	.word	0x000152c1
   11f38:	200003ac 	.word	0x200003ac
   11f3c:	200000b1 	.word	0x200000b1
   11f40:	200003b0 	.word	0x200003b0
   11f44:	20000004 	.word	0x20000004
   11f48:	200003b1 	.word	0x200003b1
   11f4c:	20000375 	.word	0x20000375
   11f50:	20000376 	.word	0x20000376
   11f54:	20000378 	.word	0x20000378
   11f58:	20000379 	.word	0x20000379
   11f5c:	2000037a 	.word	0x2000037a
   11f60:	4be1      	ldr	r3, [pc, #900]	; (122e8 <main+0x1ac8>)
   11f62:	781b      	ldrb	r3, [r3, #0]
   11f64:	b25b      	sxtb	r3, r3
   11f66:	4313      	orrs	r3, r2
   11f68:	b25b      	sxtb	r3, r3
   11f6a:	b2da      	uxtb	r2, r3
   11f6c:	4bdf      	ldr	r3, [pc, #892]	; (122ec <main+0x1acc>)
   11f6e:	70da      	strb	r2, [r3, #3]
			ble_write_buffer[4] = (uint8_t)((single_head_control << 4) | single_side_control);
   11f70:	4bdf      	ldr	r3, [pc, #892]	; (122f0 <main+0x1ad0>)
   11f72:	781b      	ldrb	r3, [r3, #0]
   11f74:	011b      	lsls	r3, r3, #4
   11f76:	b25a      	sxtb	r2, r3
   11f78:	4bde      	ldr	r3, [pc, #888]	; (122f4 <main+0x1ad4>)
   11f7a:	781b      	ldrb	r3, [r3, #0]
   11f7c:	b25b      	sxtb	r3, r3
   11f7e:	4313      	orrs	r3, r2
   11f80:	b25b      	sxtb	r3, r3
   11f82:	b2da      	uxtb	r2, r3
   11f84:	4bd9      	ldr	r3, [pc, #868]	; (122ec <main+0x1acc>)
   11f86:	711a      	strb	r2, [r3, #4]
			ble_write_buffer[5] = (uint8_t)((single_down_control << 4) | single_up_control);
   11f88:	4bdb      	ldr	r3, [pc, #876]	; (122f8 <main+0x1ad8>)
   11f8a:	781b      	ldrb	r3, [r3, #0]
   11f8c:	011b      	lsls	r3, r3, #4
   11f8e:	b25a      	sxtb	r2, r3
   11f90:	4bda      	ldr	r3, [pc, #872]	; (122fc <main+0x1adc>)
   11f92:	781b      	ldrb	r3, [r3, #0]
   11f94:	b25b      	sxtb	r3, r3
   11f96:	4313      	orrs	r3, r2
   11f98:	b25b      	sxtb	r3, r3
   11f9a:	b2da      	uxtb	r2, r3
   11f9c:	4bd3      	ldr	r3, [pc, #844]	; (122ec <main+0x1acc>)
   11f9e:	715a      	strb	r2, [r3, #5]
			ble_write_buffer[6] = (uint8_t)((dual_aux_control << 4) | dual_all_control);
   11fa0:	4bd7      	ldr	r3, [pc, #860]	; (12300 <main+0x1ae0>)
   11fa2:	781b      	ldrb	r3, [r3, #0]
   11fa4:	011b      	lsls	r3, r3, #4
   11fa6:	b25a      	sxtb	r2, r3
   11fa8:	4bd6      	ldr	r3, [pc, #856]	; (12304 <main+0x1ae4>)
   11faa:	781b      	ldrb	r3, [r3, #0]
   11fac:	b25b      	sxtb	r3, r3
   11fae:	4313      	orrs	r3, r2
   11fb0:	b25b      	sxtb	r3, r3
   11fb2:	b2da      	uxtb	r2, r3
   11fb4:	4bcd      	ldr	r3, [pc, #820]	; (122ec <main+0x1acc>)
   11fb6:	719a      	strb	r2, [r3, #6]
			ble_write_buffer[7] = (uint8_t)((dual_head_control << 4) | dual_side_control);
   11fb8:	4bd3      	ldr	r3, [pc, #844]	; (12308 <main+0x1ae8>)
   11fba:	781b      	ldrb	r3, [r3, #0]
   11fbc:	011b      	lsls	r3, r3, #4
   11fbe:	b25a      	sxtb	r2, r3
   11fc0:	4bd2      	ldr	r3, [pc, #840]	; (1230c <main+0x1aec>)
   11fc2:	781b      	ldrb	r3, [r3, #0]
   11fc4:	b25b      	sxtb	r3, r3
   11fc6:	4313      	orrs	r3, r2
   11fc8:	b25b      	sxtb	r3, r3
   11fca:	b2da      	uxtb	r2, r3
   11fcc:	4bc7      	ldr	r3, [pc, #796]	; (122ec <main+0x1acc>)
   11fce:	71da      	strb	r2, [r3, #7]
			ble_write_buffer[8] = (uint8_t)((dual_down_control << 4) | dual_up_control);
   11fd0:	4bcf      	ldr	r3, [pc, #828]	; (12310 <main+0x1af0>)
   11fd2:	781b      	ldrb	r3, [r3, #0]
   11fd4:	011b      	lsls	r3, r3, #4
   11fd6:	b25a      	sxtb	r2, r3
   11fd8:	4bce      	ldr	r3, [pc, #824]	; (12314 <main+0x1af4>)
   11fda:	781b      	ldrb	r3, [r3, #0]
   11fdc:	b25b      	sxtb	r3, r3
   11fde:	4313      	orrs	r3, r2
   11fe0:	b25b      	sxtb	r3, r3
   11fe2:	b2da      	uxtb	r2, r3
   11fe4:	4bc1      	ldr	r3, [pc, #772]	; (122ec <main+0x1acc>)
   11fe6:	721a      	strb	r2, [r3, #8]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 9);
   11fe8:	49c0      	ldr	r1, [pc, #768]	; (122ec <main+0x1acc>)
   11fea:	4bcb      	ldr	r3, [pc, #812]	; (12318 <main+0x1af8>)
   11fec:	2209      	movs	r2, #9
   11fee:	0018      	movs	r0, r3
   11ff0:	4bca      	ldr	r3, [pc, #808]	; (1231c <main+0x1afc>)
   11ff2:	4798      	blx	r3

			SEND_CONTROLS_CONFIG = 0;
   11ff4:	4bca      	ldr	r3, [pc, #808]	; (12320 <main+0x1b00>)
   11ff6:	2200      	movs	r2, #0
   11ff8:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   11ffa:	4bca      	ldr	r3, [pc, #808]	; (12324 <main+0x1b04>)
   11ffc:	2201      	movs	r2, #1
   11ffe:	701a      	strb	r2, [r3, #0]
		}


		/////////////////////////   Handle Remote Config Request   ////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_REMOTE_CONFIG)
   12000:	4bc9      	ldr	r3, [pc, #804]	; (12328 <main+0x1b08>)
   12002:	781b      	ldrb	r3, [r3, #0]
   12004:	2b00      	cmp	r3, #0
   12006:	d02e      	beq.n	12066 <main+0x1846>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   12008:	46c0      	nop			; (mov r8, r8)
   1200a:	4bc8      	ldr	r3, [pc, #800]	; (1232c <main+0x1b0c>)
   1200c:	4798      	blx	r3
   1200e:	0002      	movs	r2, r0
   12010:	6abb      	ldr	r3, [r7, #40]	; 0x28
   12012:	1ad3      	subs	r3, r2, r3
   12014:	221e      	movs	r2, #30
   12016:	18ba      	adds	r2, r7, r2
   12018:	8812      	ldrh	r2, [r2, #0]
   1201a:	0052      	lsls	r2, r2, #1
   1201c:	4293      	cmp	r3, r2
   1201e:	d3f4      	bcc.n	1200a <main+0x17ea>
			BLE_TX_TIME = millis();
   12020:	4bc2      	ldr	r3, [pc, #776]	; (1232c <main+0x1b0c>)
   12022:	4798      	blx	r3
   12024:	0003      	movs	r3, r0
   12026:	62bb      	str	r3, [r7, #40]	; 0x28

			// Global LED Settings
			ble_write_buffer[0] = 0x72;
   12028:	4bb0      	ldr	r3, [pc, #704]	; (122ec <main+0x1acc>)
   1202a:	2272      	movs	r2, #114	; 0x72
   1202c:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)((remote_type << 4) | button_type);
   1202e:	4bc0      	ldr	r3, [pc, #768]	; (12330 <main+0x1b10>)
   12030:	781b      	ldrb	r3, [r3, #0]
   12032:	011b      	lsls	r3, r3, #4
   12034:	b25a      	sxtb	r2, r3
   12036:	4bbf      	ldr	r3, [pc, #764]	; (12334 <main+0x1b14>)
   12038:	781b      	ldrb	r3, [r3, #0]
   1203a:	b25b      	sxtb	r3, r3
   1203c:	4313      	orrs	r3, r2
   1203e:	b25b      	sxtb	r3, r3
   12040:	b2da      	uxtb	r2, r3
   12042:	4baa      	ldr	r3, [pc, #680]	; (122ec <main+0x1acc>)
   12044:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)(deadzone);
   12046:	4bbc      	ldr	r3, [pc, #752]	; (12338 <main+0x1b18>)
   12048:	781a      	ldrb	r2, [r3, #0]
   1204a:	4ba8      	ldr	r3, [pc, #672]	; (122ec <main+0x1acc>)
   1204c:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   1204e:	49a7      	ldr	r1, [pc, #668]	; (122ec <main+0x1acc>)
   12050:	4bb1      	ldr	r3, [pc, #708]	; (12318 <main+0x1af8>)
   12052:	2203      	movs	r2, #3
   12054:	0018      	movs	r0, r3
   12056:	4bb1      	ldr	r3, [pc, #708]	; (1231c <main+0x1afc>)
   12058:	4798      	blx	r3

			SEND_REMOTE_CONFIG = 0;
   1205a:	4bb3      	ldr	r3, [pc, #716]	; (12328 <main+0x1b08>)
   1205c:	2200      	movs	r2, #0
   1205e:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   12060:	4bb0      	ldr	r3, [pc, #704]	; (12324 <main+0x1b04>)
   12062:	2201      	movs	r2, #1
   12064:	701a      	strb	r2, [r3, #0]
		}


		//////////////////////////   Handle ESC Config Request   //////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(SEND_ESC_CONFIG)
   12066:	4bb5      	ldr	r3, [pc, #724]	; (1233c <main+0x1b1c>)
   12068:	781b      	ldrb	r3, [r3, #0]
   1206a:	2b00      	cmp	r3, #0
   1206c:	d02e      	beq.n	120cc <main+0x18ac>
		{
			while((millis()-BLE_TX_TIME) < BLE_TX_DELAY*2){}
   1206e:	46c0      	nop			; (mov r8, r8)
   12070:	4bae      	ldr	r3, [pc, #696]	; (1232c <main+0x1b0c>)
   12072:	4798      	blx	r3
   12074:	0002      	movs	r2, r0
   12076:	6abb      	ldr	r3, [r7, #40]	; 0x28
   12078:	1ad3      	subs	r3, r2, r3
   1207a:	221e      	movs	r2, #30
   1207c:	18ba      	adds	r2, r7, r2
   1207e:	8812      	ldrh	r2, [r2, #0]
   12080:	0052      	lsls	r2, r2, #1
   12082:	4293      	cmp	r3, r2
   12084:	d3f4      	bcc.n	12070 <main+0x1850>
			BLE_TX_TIME = millis();
   12086:	4ba9      	ldr	r3, [pc, #676]	; (1232c <main+0x1b0c>)
   12088:	4798      	blx	r3
   1208a:	0003      	movs	r3, r0
   1208c:	62bb      	str	r3, [r7, #40]	; 0x28

			// Global LED Settings
			ble_write_buffer[0] = 0x73;
   1208e:	4b97      	ldr	r3, [pc, #604]	; (122ec <main+0x1acc>)
   12090:	2273      	movs	r2, #115	; 0x73
   12092:	701a      	strb	r2, [r3, #0]
			ble_write_buffer[1] = (uint8_t)(esc_fw);
   12094:	4baa      	ldr	r3, [pc, #680]	; (12340 <main+0x1b20>)
   12096:	781a      	ldrb	r2, [r3, #0]
   12098:	4b94      	ldr	r3, [pc, #592]	; (122ec <main+0x1acc>)
   1209a:	705a      	strb	r2, [r3, #1]
			ble_write_buffer[2] = (uint8_t)((esc_comms << 4) | UART_baud);
   1209c:	4ba9      	ldr	r3, [pc, #676]	; (12344 <main+0x1b24>)
   1209e:	781b      	ldrb	r3, [r3, #0]
   120a0:	011b      	lsls	r3, r3, #4
   120a2:	b25a      	sxtb	r2, r3
   120a4:	4ba8      	ldr	r3, [pc, #672]	; (12348 <main+0x1b28>)
   120a6:	781b      	ldrb	r3, [r3, #0]
   120a8:	b25b      	sxtb	r3, r3
   120aa:	4313      	orrs	r3, r2
   120ac:	b25b      	sxtb	r3, r3
   120ae:	b2da      	uxtb	r2, r3
   120b0:	4b8e      	ldr	r3, [pc, #568]	; (122ec <main+0x1acc>)
   120b2:	709a      	strb	r2, [r3, #2]
			usart_write_buffer_wait(&ble_usart, ble_write_buffer, 3);
   120b4:	498d      	ldr	r1, [pc, #564]	; (122ec <main+0x1acc>)
   120b6:	4b98      	ldr	r3, [pc, #608]	; (12318 <main+0x1af8>)
   120b8:	2203      	movs	r2, #3
   120ba:	0018      	movs	r0, r3
   120bc:	4b97      	ldr	r3, [pc, #604]	; (1231c <main+0x1afc>)
   120be:	4798      	blx	r3

			SEND_ESC_CONFIG = 0;
   120c0:	4b9e      	ldr	r3, [pc, #632]	; (1233c <main+0x1b1c>)
   120c2:	2200      	movs	r2, #0
   120c4:	701a      	strb	r2, [r3, #0]
			SEND_CONTINUOUS = 1;
   120c6:	4b97      	ldr	r3, [pc, #604]	; (12324 <main+0x1b04>)
   120c8:	2201      	movs	r2, #1
   120ca:	701a      	strb	r2, [r3, #0]
		}
		

		////////////////////////////////   LED Controls   /////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		HandleUserInput();
   120cc:	4b9f      	ldr	r3, [pc, #636]	; (1234c <main+0x1b2c>)
   120ce:	4798      	blx	r3


		//////////////////////////////////   LED MODES   //////////////////////////////////
		///////////////////////////////////////////////////////////////////////////////////
		if(sensorControl() && LIGHTS_ON){
   120d0:	4b9f      	ldr	r3, [pc, #636]	; (12350 <main+0x1b30>)
   120d2:	4798      	blx	r3
   120d4:	1e03      	subs	r3, r0, #0
   120d6:	d101      	bne.n	120dc <main+0x18bc>
   120d8:	f001 fc0c 	bl	138f4 <main+0x30d4>
   120dc:	4b9d      	ldr	r3, [pc, #628]	; (12354 <main+0x1b34>)
   120de:	781b      	ldrb	r3, [r3, #0]
   120e0:	2b00      	cmp	r3, #0
   120e2:	d101      	bne.n	120e8 <main+0x18c8>
   120e4:	f001 fc06 	bl	138f4 <main+0x30d4>
			if(SIDELIGHTS && lightControlSide()){
   120e8:	4b9b      	ldr	r3, [pc, #620]	; (12358 <main+0x1b38>)
   120ea:	781b      	ldrb	r3, [r3, #0]
   120ec:	2b00      	cmp	r3, #0
   120ee:	d101      	bne.n	120f4 <main+0x18d4>
   120f0:	f001 fb97 	bl	13822 <main+0x3002>
   120f4:	4b99      	ldr	r3, [pc, #612]	; (1235c <main+0x1b3c>)
   120f6:	4798      	blx	r3
   120f8:	1e03      	subs	r3, r0, #0
   120fa:	d101      	bne.n	12100 <main+0x18e0>
   120fc:	f001 fb91 	bl	13822 <main+0x3002>
			// brightness is a value from 0 to 1
			static float output_brightness = 0;

			// Variable for controlling the rate or sensitivity in applicable modes
			// brightness is a value from 0 to 1
			float output_rate_sens = 0;
   12100:	2300      	movs	r3, #0
   12102:	627b      	str	r3, [r7, #36]	; 0x24

			switch(RateBase[light_mode]){ // Set the value to be used for rate or sensitivity in the side LED algorithm
   12104:	4b96      	ldr	r3, [pc, #600]	; (12360 <main+0x1b40>)
   12106:	781b      	ldrb	r3, [r3, #0]
   12108:	001a      	movs	r2, r3
   1210a:	4b96      	ldr	r3, [pc, #600]	; (12364 <main+0x1b44>)
   1210c:	5c9b      	ldrb	r3, [r3, r2]
   1210e:	2b07      	cmp	r3, #7
   12110:	d900      	bls.n	12114 <main+0x18f4>
   12112:	e0c0      	b.n	12296 <main+0x1a76>
   12114:	009a      	lsls	r2, r3, #2
   12116:	4b94      	ldr	r3, [pc, #592]	; (12368 <main+0x1b48>)
   12118:	18d3      	adds	r3, r2, r3
   1211a:	681b      	ldr	r3, [r3, #0]
   1211c:	469f      	mov	pc, r3
				case RATE_STATIC:
				{
					output_rate_sens = RateSens[light_mode];
   1211e:	4b90      	ldr	r3, [pc, #576]	; (12360 <main+0x1b40>)
   12120:	781b      	ldrb	r3, [r3, #0]
   12122:	001a      	movs	r2, r3
   12124:	4b91      	ldr	r3, [pc, #580]	; (1236c <main+0x1b4c>)
   12126:	0092      	lsls	r2, r2, #2
   12128:	58d3      	ldr	r3, [r2, r3]
   1212a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   1212c:	e0b3      	b.n	12296 <main+0x1a76>
				}
				case RATE_YAW_RATE:
				{
					if(gzKalman < 0)
   1212e:	4b90      	ldr	r3, [pc, #576]	; (12370 <main+0x1b50>)
   12130:	681a      	ldr	r2, [r3, #0]
   12132:	4b90      	ldr	r3, [pc, #576]	; (12374 <main+0x1b54>)
   12134:	2100      	movs	r1, #0
   12136:	1c10      	adds	r0, r2, #0
   12138:	4798      	blx	r3
   1213a:	1e03      	subs	r3, r0, #0
   1213c:	d009      	beq.n	12152 <main+0x1932>
						output_rate_sens = gzKalman/kalmanGZ_min;
   1213e:	4b8c      	ldr	r3, [pc, #560]	; (12370 <main+0x1b50>)
   12140:	681a      	ldr	r2, [r3, #0]
   12142:	4b8d      	ldr	r3, [pc, #564]	; (12378 <main+0x1b58>)
   12144:	6819      	ldr	r1, [r3, #0]
   12146:	4b8d      	ldr	r3, [pc, #564]	; (1237c <main+0x1b5c>)
   12148:	1c10      	adds	r0, r2, #0
   1214a:	4798      	blx	r3
   1214c:	1c03      	adds	r3, r0, #0
   1214e:	627b      	str	r3, [r7, #36]	; 0x24
					else
						output_rate_sens = gzKalman/kalmanGZ_max;
					break;
   12150:	e0a1      	b.n	12296 <main+0x1a76>
						output_rate_sens = gzKalman/kalmanGZ_max;
   12152:	4b87      	ldr	r3, [pc, #540]	; (12370 <main+0x1b50>)
   12154:	681a      	ldr	r2, [r3, #0]
   12156:	4b8a      	ldr	r3, [pc, #552]	; (12380 <main+0x1b60>)
   12158:	6819      	ldr	r1, [r3, #0]
   1215a:	4b88      	ldr	r3, [pc, #544]	; (1237c <main+0x1b5c>)
   1215c:	1c10      	adds	r0, r2, #0
   1215e:	4798      	blx	r3
   12160:	1c03      	adds	r3, r0, #0
   12162:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   12164:	e097      	b.n	12296 <main+0x1a76>
				}
				case RATE_ROLL_RATE:
				{
					if(gyKalman < 0)
   12166:	4b87      	ldr	r3, [pc, #540]	; (12384 <main+0x1b64>)
   12168:	681a      	ldr	r2, [r3, #0]
   1216a:	4b82      	ldr	r3, [pc, #520]	; (12374 <main+0x1b54>)
   1216c:	2100      	movs	r1, #0
   1216e:	1c10      	adds	r0, r2, #0
   12170:	4798      	blx	r3
   12172:	1e03      	subs	r3, r0, #0
   12174:	d009      	beq.n	1218a <main+0x196a>
						output_rate_sens = gyKalman/kalmanGY_min;
   12176:	4b83      	ldr	r3, [pc, #524]	; (12384 <main+0x1b64>)
   12178:	681a      	ldr	r2, [r3, #0]
   1217a:	4b83      	ldr	r3, [pc, #524]	; (12388 <main+0x1b68>)
   1217c:	6819      	ldr	r1, [r3, #0]
   1217e:	4b7f      	ldr	r3, [pc, #508]	; (1237c <main+0x1b5c>)
   12180:	1c10      	adds	r0, r2, #0
   12182:	4798      	blx	r3
   12184:	1c03      	adds	r3, r0, #0
   12186:	627b      	str	r3, [r7, #36]	; 0x24
					else
						output_rate_sens = gyKalman/kalmanGY_max;
					break;
   12188:	e085      	b.n	12296 <main+0x1a76>
						output_rate_sens = gyKalman/kalmanGY_max;
   1218a:	4b7e      	ldr	r3, [pc, #504]	; (12384 <main+0x1b64>)
   1218c:	681a      	ldr	r2, [r3, #0]
   1218e:	4b7f      	ldr	r3, [pc, #508]	; (1238c <main+0x1b6c>)
   12190:	6819      	ldr	r1, [r3, #0]
   12192:	4b7a      	ldr	r3, [pc, #488]	; (1237c <main+0x1b5c>)
   12194:	1c10      	adds	r0, r2, #0
   12196:	4798      	blx	r3
   12198:	1c03      	adds	r3, r0, #0
   1219a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   1219c:	e07b      	b.n	12296 <main+0x1a76>
				}
				case RATE_RPM:
				{
					output_rate_sens = (((float)latest_vesc_vals.rpm)/mcconf_limits.max_erpm);
   1219e:	4b7c      	ldr	r3, [pc, #496]	; (12390 <main+0x1b70>)
   121a0:	691a      	ldr	r2, [r3, #16]
   121a2:	4b7c      	ldr	r3, [pc, #496]	; (12394 <main+0x1b74>)
   121a4:	0010      	movs	r0, r2
   121a6:	4798      	blx	r3
   121a8:	1c04      	adds	r4, r0, #0
   121aa:	4b7b      	ldr	r3, [pc, #492]	; (12398 <main+0x1b78>)
   121ac:	699a      	ldr	r2, [r3, #24]
   121ae:	4b79      	ldr	r3, [pc, #484]	; (12394 <main+0x1b74>)
   121b0:	0010      	movs	r0, r2
   121b2:	4798      	blx	r3
   121b4:	1c02      	adds	r2, r0, #0
   121b6:	4b71      	ldr	r3, [pc, #452]	; (1237c <main+0x1b5c>)
   121b8:	1c11      	adds	r1, r2, #0
   121ba:	1c20      	adds	r0, r4, #0
   121bc:	4798      	blx	r3
   121be:	1c03      	adds	r3, r0, #0
   121c0:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   121c2:	e068      	b.n	12296 <main+0x1a76>
				}
				case RATE_THROTTLE:
				{
					output_rate_sens = remote_y/255.0;
   121c4:	4b75      	ldr	r3, [pc, #468]	; (1239c <main+0x1b7c>)
   121c6:	781b      	ldrb	r3, [r3, #0]
   121c8:	001a      	movs	r2, r3
   121ca:	4b75      	ldr	r3, [pc, #468]	; (123a0 <main+0x1b80>)
   121cc:	0010      	movs	r0, r2
   121ce:	4798      	blx	r3
   121d0:	4c74      	ldr	r4, [pc, #464]	; (123a4 <main+0x1b84>)
   121d2:	2200      	movs	r2, #0
   121d4:	4b74      	ldr	r3, [pc, #464]	; (123a8 <main+0x1b88>)
   121d6:	47a0      	blx	r4
   121d8:	0003      	movs	r3, r0
   121da:	000c      	movs	r4, r1
   121dc:	0019      	movs	r1, r3
   121de:	0022      	movs	r2, r4
   121e0:	4b72      	ldr	r3, [pc, #456]	; (123ac <main+0x1b8c>)
   121e2:	0008      	movs	r0, r1
   121e4:	0011      	movs	r1, r2
   121e6:	4798      	blx	r3
   121e8:	1c03      	adds	r3, r0, #0
   121ea:	627b      	str	r3, [r7, #36]	; 0x24
				}
				break;
   121ec:	e053      	b.n	12296 <main+0x1a76>
				case RATE_X_ACCEL:
				{
					if(axKalman < 0)
   121ee:	4b70      	ldr	r3, [pc, #448]	; (123b0 <main+0x1b90>)
   121f0:	681a      	ldr	r2, [r3, #0]
   121f2:	4b60      	ldr	r3, [pc, #384]	; (12374 <main+0x1b54>)
   121f4:	2100      	movs	r1, #0
   121f6:	1c10      	adds	r0, r2, #0
   121f8:	4798      	blx	r3
   121fa:	1e03      	subs	r3, r0, #0
   121fc:	d009      	beq.n	12212 <main+0x19f2>
						output_rate_sens = axKalman/kalmanAX_min;
   121fe:	4b6c      	ldr	r3, [pc, #432]	; (123b0 <main+0x1b90>)
   12200:	681a      	ldr	r2, [r3, #0]
   12202:	4b6c      	ldr	r3, [pc, #432]	; (123b4 <main+0x1b94>)
   12204:	6819      	ldr	r1, [r3, #0]
   12206:	4b5d      	ldr	r3, [pc, #372]	; (1237c <main+0x1b5c>)
   12208:	1c10      	adds	r0, r2, #0
   1220a:	4798      	blx	r3
   1220c:	1c03      	adds	r3, r0, #0
   1220e:	627b      	str	r3, [r7, #36]	; 0x24
					else
						output_rate_sens = axKalman/kalmanAX_max;
					break;
   12210:	e041      	b.n	12296 <main+0x1a76>
						output_rate_sens = axKalman/kalmanAX_max;
   12212:	4b67      	ldr	r3, [pc, #412]	; (123b0 <main+0x1b90>)
   12214:	681a      	ldr	r2, [r3, #0]
   12216:	4b68      	ldr	r3, [pc, #416]	; (123b8 <main+0x1b98>)
   12218:	6819      	ldr	r1, [r3, #0]
   1221a:	4b58      	ldr	r3, [pc, #352]	; (1237c <main+0x1b5c>)
   1221c:	1c10      	adds	r0, r2, #0
   1221e:	4798      	blx	r3
   12220:	1c03      	adds	r3, r0, #0
   12222:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   12224:	e037      	b.n	12296 <main+0x1a76>
				}
				case RATE_Y_ACCEL:
				{
					if(ayKalman < 0)
   12226:	4b65      	ldr	r3, [pc, #404]	; (123bc <main+0x1b9c>)
   12228:	681a      	ldr	r2, [r3, #0]
   1222a:	4b52      	ldr	r3, [pc, #328]	; (12374 <main+0x1b54>)
   1222c:	2100      	movs	r1, #0
   1222e:	1c10      	adds	r0, r2, #0
   12230:	4798      	blx	r3
   12232:	1e03      	subs	r3, r0, #0
   12234:	d009      	beq.n	1224a <main+0x1a2a>
						output_rate_sens = ayKalman/kalmanAY_min;
   12236:	4b61      	ldr	r3, [pc, #388]	; (123bc <main+0x1b9c>)
   12238:	681a      	ldr	r2, [r3, #0]
   1223a:	4b61      	ldr	r3, [pc, #388]	; (123c0 <main+0x1ba0>)
   1223c:	6819      	ldr	r1, [r3, #0]
   1223e:	4b4f      	ldr	r3, [pc, #316]	; (1237c <main+0x1b5c>)
   12240:	1c10      	adds	r0, r2, #0
   12242:	4798      	blx	r3
   12244:	1c03      	adds	r3, r0, #0
   12246:	627b      	str	r3, [r7, #36]	; 0x24
					else
						output_rate_sens = ayKalman/kalmanAY_max;
					break;
   12248:	e025      	b.n	12296 <main+0x1a76>
						output_rate_sens = ayKalman/kalmanAY_max;
   1224a:	4b5c      	ldr	r3, [pc, #368]	; (123bc <main+0x1b9c>)
   1224c:	681a      	ldr	r2, [r3, #0]
   1224e:	4b5d      	ldr	r3, [pc, #372]	; (123c4 <main+0x1ba4>)
   12250:	6819      	ldr	r1, [r3, #0]
   12252:	4b4a      	ldr	r3, [pc, #296]	; (1237c <main+0x1b5c>)
   12254:	1c10      	adds	r0, r2, #0
   12256:	4798      	blx	r3
   12258:	1c03      	adds	r3, r0, #0
   1225a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   1225c:	e01b      	b.n	12296 <main+0x1a76>
				}
				case RATE_Z_ACCEL:
				{
					if(azKalman < 0)
   1225e:	4b5a      	ldr	r3, [pc, #360]	; (123c8 <main+0x1ba8>)
   12260:	681a      	ldr	r2, [r3, #0]
   12262:	4b44      	ldr	r3, [pc, #272]	; (12374 <main+0x1b54>)
   12264:	2100      	movs	r1, #0
   12266:	1c10      	adds	r0, r2, #0
   12268:	4798      	blx	r3
   1226a:	1e03      	subs	r3, r0, #0
   1226c:	d009      	beq.n	12282 <main+0x1a62>
						output_rate_sens = azKalman/kalmanAZ_min;
   1226e:	4b56      	ldr	r3, [pc, #344]	; (123c8 <main+0x1ba8>)
   12270:	681a      	ldr	r2, [r3, #0]
   12272:	4b56      	ldr	r3, [pc, #344]	; (123cc <main+0x1bac>)
   12274:	6819      	ldr	r1, [r3, #0]
   12276:	4b41      	ldr	r3, [pc, #260]	; (1237c <main+0x1b5c>)
   12278:	1c10      	adds	r0, r2, #0
   1227a:	4798      	blx	r3
   1227c:	1c03      	adds	r3, r0, #0
   1227e:	627b      	str	r3, [r7, #36]	; 0x24
					else
						output_rate_sens = azKalman/kalmanAZ_max;
					break;
   12280:	e008      	b.n	12294 <main+0x1a74>
						output_rate_sens = azKalman/kalmanAZ_max;
   12282:	4b51      	ldr	r3, [pc, #324]	; (123c8 <main+0x1ba8>)
   12284:	681a      	ldr	r2, [r3, #0]
   12286:	4b52      	ldr	r3, [pc, #328]	; (123d0 <main+0x1bb0>)
   12288:	6819      	ldr	r1, [r3, #0]
   1228a:	4b3c      	ldr	r3, [pc, #240]	; (1237c <main+0x1b5c>)
   1228c:	1c10      	adds	r0, r2, #0
   1228e:	4798      	blx	r3
   12290:	1c03      	adds	r3, r0, #0
   12292:	627b      	str	r3, [r7, #36]	; 0x24
					break;
   12294:	46c0      	nop			; (mov r8, r8)
				}
			}
	
			if(output_rate_sens < 0)
   12296:	4b37      	ldr	r3, [pc, #220]	; (12374 <main+0x1b54>)
   12298:	2100      	movs	r1, #0
   1229a:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1229c:	4798      	blx	r3
   1229e:	1e03      	subs	r3, r0, #0
   122a0:	d002      	beq.n	122a8 <main+0x1a88>
				output_rate_sens = 0;
   122a2:	2300      	movs	r3, #0
   122a4:	627b      	str	r3, [r7, #36]	; 0x24
   122a6:	e009      	b.n	122bc <main+0x1a9c>
			else if(output_rate_sens > 1)
   122a8:	4b4a      	ldr	r3, [pc, #296]	; (123d4 <main+0x1bb4>)
   122aa:	21fe      	movs	r1, #254	; 0xfe
   122ac:	0589      	lsls	r1, r1, #22
   122ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
   122b0:	4798      	blx	r3
   122b2:	1e03      	subs	r3, r0, #0
   122b4:	d002      	beq.n	122bc <main+0x1a9c>
				output_rate_sens = 1;
   122b6:	23fe      	movs	r3, #254	; 0xfe
   122b8:	059b      	lsls	r3, r3, #22
   122ba:	627b      	str	r3, [r7, #36]	; 0x24

			switch(BrightBase[light_mode]){ // Set the Brightness of the side LEDs
   122bc:	4b28      	ldr	r3, [pc, #160]	; (12360 <main+0x1b40>)
   122be:	781b      	ldrb	r3, [r3, #0]
   122c0:	001a      	movs	r2, r3
   122c2:	4b45      	ldr	r3, [pc, #276]	; (123d8 <main+0x1bb8>)
   122c4:	5c9b      	ldrb	r3, [r3, r2]
   122c6:	2b08      	cmp	r3, #8
   122c8:	d900      	bls.n	122cc <main+0x1aac>
   122ca:	e1a6      	b.n	1261a <main+0x1dfa>
   122cc:	009a      	lsls	r2, r3, #2
   122ce:	4b43      	ldr	r3, [pc, #268]	; (123dc <main+0x1bbc>)
   122d0:	18d3      	adds	r3, r2, r3
   122d2:	681b      	ldr	r3, [r3, #0]
   122d4:	469f      	mov	pc, r3
				case BRIGHT_STATIC:
				{
					output_brightness = Brightness[light_mode];
   122d6:	4b22      	ldr	r3, [pc, #136]	; (12360 <main+0x1b40>)
   122d8:	781b      	ldrb	r3, [r3, #0]
   122da:	001a      	movs	r2, r3
   122dc:	4b40      	ldr	r3, [pc, #256]	; (123e0 <main+0x1bc0>)
   122de:	0092      	lsls	r2, r2, #2
   122e0:	58d2      	ldr	r2, [r2, r3]
   122e2:	4b40      	ldr	r3, [pc, #256]	; (123e4 <main+0x1bc4>)
   122e4:	601a      	str	r2, [r3, #0]
					break;
   122e6:	e198      	b.n	1261a <main+0x1dfa>
   122e8:	2000037b 	.word	0x2000037b
   122ec:	20000928 	.word	0x20000928
   122f0:	2000037c 	.word	0x2000037c
   122f4:	2000037d 	.word	0x2000037d
   122f8:	2000037f 	.word	0x2000037f
   122fc:	2000037e 	.word	0x2000037e
   12300:	20000380 	.word	0x20000380
   12304:	20000381 	.word	0x20000381
   12308:	20000382 	.word	0x20000382
   1230c:	20000383 	.word	0x20000383
   12310:	20000385 	.word	0x20000385
   12314:	20000384 	.word	0x20000384
   12318:	200004a0 	.word	0x200004a0
   1231c:	000063bd 	.word	0x000063bd
   12320:	200003b1 	.word	0x200003b1
   12324:	200000b1 	.word	0x200000b1
   12328:	200003b2 	.word	0x200003b2
   1232c:	0000b109 	.word	0x0000b109
   12330:	20000308 	.word	0x20000308
   12334:	20000309 	.word	0x20000309
   12338:	20000018 	.word	0x20000018
   1233c:	200003b3 	.word	0x200003b3
   12340:	2000001a 	.word	0x2000001a
   12344:	20000310 	.word	0x20000310
   12348:	20000311 	.word	0x20000311
   1234c:	0000dc81 	.word	0x0000dc81
   12350:	00013b05 	.word	0x00013b05
   12354:	200000a3 	.word	0x200000a3
   12358:	200000a2 	.word	0x200000a2
   1235c:	00013ccd 	.word	0x00013ccd
   12360:	2000001b 	.word	0x2000001b
   12364:	20000088 	.word	0x20000088
   12368:	00017830 	.word	0x00017830
   1236c:	20000028 	.word	0x20000028
   12370:	200003e4 	.word	0x200003e4
   12374:	00014455 	.word	0x00014455
   12378:	200000dc 	.word	0x200000dc
   1237c:	00014889 	.word	0x00014889
   12380:	200000e0 	.word	0x200000e0
   12384:	200003e0 	.word	0x200003e0
   12388:	200000d4 	.word	0x200000d4
   1238c:	200000d8 	.word	0x200000d8
   12390:	20000958 	.word	0x20000958
   12394:	00015221 	.word	0x00015221
   12398:	20000fd4 	.word	0x20000fd4
   1239c:	2000030a 	.word	0x2000030a
   123a0:	00016d69 	.word	0x00016d69
   123a4:	0001596d 	.word	0x0001596d
   123a8:	406fe000 	.word	0x406fe000
   123ac:	00016f01 	.word	0x00016f01
   123b0:	200003d0 	.word	0x200003d0
   123b4:	200000b4 	.word	0x200000b4
   123b8:	200000b8 	.word	0x200000b8
   123bc:	200003d4 	.word	0x200003d4
   123c0:	200000bc 	.word	0x200000bc
   123c4:	200000c0 	.word	0x200000c0
   123c8:	200003d8 	.word	0x200003d8
   123cc:	200000c4 	.word	0x200000c4
   123d0:	200000c8 	.word	0x200000c8
   123d4:	0001447d 	.word	0x0001447d
   123d8:	2000007c 	.word	0x2000007c
   123dc:	00017850 	.word	0x00017850
   123e0:	2000004c 	.word	0x2000004c
   123e4:	200003ec 	.word	0x200003ec
				}
				case BRIGHT_YAW_RATE:
				{
					if(gzKalman < 0)
   123e8:	4be1      	ldr	r3, [pc, #900]	; (12770 <main+0x1f50>)
   123ea:	681a      	ldr	r2, [r3, #0]
   123ec:	4be1      	ldr	r3, [pc, #900]	; (12774 <main+0x1f54>)
   123ee:	2100      	movs	r1, #0
   123f0:	1c10      	adds	r0, r2, #0
   123f2:	4798      	blx	r3
   123f4:	1e03      	subs	r3, r0, #0
   123f6:	d00b      	beq.n	12410 <main+0x1bf0>
						output_brightness = gzKalman/kalmanGZ_min;
   123f8:	4bdd      	ldr	r3, [pc, #884]	; (12770 <main+0x1f50>)
   123fa:	681a      	ldr	r2, [r3, #0]
   123fc:	4bde      	ldr	r3, [pc, #888]	; (12778 <main+0x1f58>)
   123fe:	6819      	ldr	r1, [r3, #0]
   12400:	4bde      	ldr	r3, [pc, #888]	; (1277c <main+0x1f5c>)
   12402:	1c10      	adds	r0, r2, #0
   12404:	4798      	blx	r3
   12406:	1c03      	adds	r3, r0, #0
   12408:	1c1a      	adds	r2, r3, #0
   1240a:	4bdd      	ldr	r3, [pc, #884]	; (12780 <main+0x1f60>)
   1240c:	601a      	str	r2, [r3, #0]
					else
						output_brightness = gzKalman/kalmanGZ_max;
					break;
   1240e:	e104      	b.n	1261a <main+0x1dfa>
						output_brightness = gzKalman/kalmanGZ_max;
   12410:	4bd7      	ldr	r3, [pc, #860]	; (12770 <main+0x1f50>)
   12412:	681a      	ldr	r2, [r3, #0]
   12414:	4bdb      	ldr	r3, [pc, #876]	; (12784 <main+0x1f64>)
   12416:	6819      	ldr	r1, [r3, #0]
   12418:	4bd8      	ldr	r3, [pc, #864]	; (1277c <main+0x1f5c>)
   1241a:	1c10      	adds	r0, r2, #0
   1241c:	4798      	blx	r3
   1241e:	1c03      	adds	r3, r0, #0
   12420:	1c1a      	adds	r2, r3, #0
   12422:	4bd7      	ldr	r3, [pc, #860]	; (12780 <main+0x1f60>)
   12424:	601a      	str	r2, [r3, #0]
					break;
   12426:	e0f8      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_ROLL_RATE:
				{
					if(gyKalman < 0)
   12428:	4bd7      	ldr	r3, [pc, #860]	; (12788 <main+0x1f68>)
   1242a:	681a      	ldr	r2, [r3, #0]
   1242c:	4bd1      	ldr	r3, [pc, #836]	; (12774 <main+0x1f54>)
   1242e:	2100      	movs	r1, #0
   12430:	1c10      	adds	r0, r2, #0
   12432:	4798      	blx	r3
   12434:	1e03      	subs	r3, r0, #0
   12436:	d00b      	beq.n	12450 <main+0x1c30>
						output_brightness = gyKalman/kalmanGY_min;
   12438:	4bd3      	ldr	r3, [pc, #844]	; (12788 <main+0x1f68>)
   1243a:	681a      	ldr	r2, [r3, #0]
   1243c:	4bd3      	ldr	r3, [pc, #844]	; (1278c <main+0x1f6c>)
   1243e:	6819      	ldr	r1, [r3, #0]
   12440:	4bce      	ldr	r3, [pc, #824]	; (1277c <main+0x1f5c>)
   12442:	1c10      	adds	r0, r2, #0
   12444:	4798      	blx	r3
   12446:	1c03      	adds	r3, r0, #0
   12448:	1c1a      	adds	r2, r3, #0
   1244a:	4bcd      	ldr	r3, [pc, #820]	; (12780 <main+0x1f60>)
   1244c:	601a      	str	r2, [r3, #0]
					else
						output_brightness = gyKalman/kalmanGY_max;
					break;
   1244e:	e0e4      	b.n	1261a <main+0x1dfa>
						output_brightness = gyKalman/kalmanGY_max;
   12450:	4bcd      	ldr	r3, [pc, #820]	; (12788 <main+0x1f68>)
   12452:	681a      	ldr	r2, [r3, #0]
   12454:	4bce      	ldr	r3, [pc, #824]	; (12790 <main+0x1f70>)
   12456:	6819      	ldr	r1, [r3, #0]
   12458:	4bc8      	ldr	r3, [pc, #800]	; (1277c <main+0x1f5c>)
   1245a:	1c10      	adds	r0, r2, #0
   1245c:	4798      	blx	r3
   1245e:	1c03      	adds	r3, r0, #0
   12460:	1c1a      	adds	r2, r3, #0
   12462:	4bc7      	ldr	r3, [pc, #796]	; (12780 <main+0x1f60>)
   12464:	601a      	str	r2, [r3, #0]
					break;
   12466:	e0d8      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_RPM:
				{
					if(latest_vesc_vals.rpm != 0)
   12468:	4bca      	ldr	r3, [pc, #808]	; (12794 <main+0x1f74>)
   1246a:	691b      	ldr	r3, [r3, #16]
   1246c:	2b00      	cmp	r3, #0
   1246e:	d017      	beq.n	124a0 <main+0x1c80>
						output_brightness = ((float)abs(latest_vesc_vals.rpm))/(float)mcconf_limits.max_erpm;
   12470:	4bc8      	ldr	r3, [pc, #800]	; (12794 <main+0x1f74>)
   12472:	691b      	ldr	r3, [r3, #16]
   12474:	17d9      	asrs	r1, r3, #31
   12476:	185a      	adds	r2, r3, r1
   12478:	404a      	eors	r2, r1
   1247a:	4bc7      	ldr	r3, [pc, #796]	; (12798 <main+0x1f78>)
   1247c:	0010      	movs	r0, r2
   1247e:	4798      	blx	r3
   12480:	1c04      	adds	r4, r0, #0
   12482:	4bc6      	ldr	r3, [pc, #792]	; (1279c <main+0x1f7c>)
   12484:	699a      	ldr	r2, [r3, #24]
   12486:	4bc4      	ldr	r3, [pc, #784]	; (12798 <main+0x1f78>)
   12488:	0010      	movs	r0, r2
   1248a:	4798      	blx	r3
   1248c:	1c02      	adds	r2, r0, #0
   1248e:	4bbb      	ldr	r3, [pc, #748]	; (1277c <main+0x1f5c>)
   12490:	1c11      	adds	r1, r2, #0
   12492:	1c20      	adds	r0, r4, #0
   12494:	4798      	blx	r3
   12496:	1c03      	adds	r3, r0, #0
   12498:	1c1a      	adds	r2, r3, #0
   1249a:	4bb9      	ldr	r3, [pc, #740]	; (12780 <main+0x1f60>)
   1249c:	601a      	str	r2, [r3, #0]
					else
						output_brightness = 0;
					break;
   1249e:	e0bc      	b.n	1261a <main+0x1dfa>
						output_brightness = 0;
   124a0:	4bb7      	ldr	r3, [pc, #732]	; (12780 <main+0x1f60>)
   124a2:	2200      	movs	r2, #0
   124a4:	601a      	str	r2, [r3, #0]
					break;
   124a6:	e0b8      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_THROTTLE:
				{
					output_brightness = remote_y/255.0;
   124a8:	4bbd      	ldr	r3, [pc, #756]	; (127a0 <main+0x1f80>)
   124aa:	781b      	ldrb	r3, [r3, #0]
   124ac:	001a      	movs	r2, r3
   124ae:	4bbd      	ldr	r3, [pc, #756]	; (127a4 <main+0x1f84>)
   124b0:	0010      	movs	r0, r2
   124b2:	4798      	blx	r3
   124b4:	4cbc      	ldr	r4, [pc, #752]	; (127a8 <main+0x1f88>)
   124b6:	2200      	movs	r2, #0
   124b8:	4bbc      	ldr	r3, [pc, #752]	; (127ac <main+0x1f8c>)
   124ba:	47a0      	blx	r4
   124bc:	0003      	movs	r3, r0
   124be:	000c      	movs	r4, r1
   124c0:	0019      	movs	r1, r3
   124c2:	0022      	movs	r2, r4
   124c4:	4bba      	ldr	r3, [pc, #744]	; (127b0 <main+0x1f90>)
   124c6:	0008      	movs	r0, r1
   124c8:	0011      	movs	r1, r2
   124ca:	4798      	blx	r3
   124cc:	1c02      	adds	r2, r0, #0
   124ce:	4bac      	ldr	r3, [pc, #688]	; (12780 <main+0x1f60>)
   124d0:	601a      	str	r2, [r3, #0]
					break;
   124d2:	e0a2      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_X_ACCEL:
				{
					if(axKalman < 0){
   124d4:	4bb7      	ldr	r3, [pc, #732]	; (127b4 <main+0x1f94>)
   124d6:	681a      	ldr	r2, [r3, #0]
   124d8:	4ba6      	ldr	r3, [pc, #664]	; (12774 <main+0x1f54>)
   124da:	2100      	movs	r1, #0
   124dc:	1c10      	adds	r0, r2, #0
   124de:	4798      	blx	r3
   124e0:	1e03      	subs	r3, r0, #0
   124e2:	d00e      	beq.n	12502 <main+0x1ce2>
						output_brightness = axKalman/kalmanAX_min;
   124e4:	4bb3      	ldr	r3, [pc, #716]	; (127b4 <main+0x1f94>)
   124e6:	681a      	ldr	r2, [r3, #0]
   124e8:	4bb3      	ldr	r3, [pc, #716]	; (127b8 <main+0x1f98>)
   124ea:	6819      	ldr	r1, [r3, #0]
   124ec:	4ba3      	ldr	r3, [pc, #652]	; (1277c <main+0x1f5c>)
   124ee:	1c10      	adds	r0, r2, #0
   124f0:	4798      	blx	r3
   124f2:	1c03      	adds	r3, r0, #0
   124f4:	1c1a      	adds	r2, r3, #0
   124f6:	4ba2      	ldr	r3, [pc, #648]	; (12780 <main+0x1f60>)
   124f8:	601a      	str	r2, [r3, #0]
						SUPRESS_RIGHT_RGB = true;
   124fa:	4bb0      	ldr	r3, [pc, #704]	; (127bc <main+0x1f9c>)
   124fc:	2201      	movs	r2, #1
   124fe:	701a      	strb	r2, [r3, #0]
					} else{
						output_brightness = axKalman/kalmanAX_max;
						SUPRESS_LEFT_RGB = true;
					}
					break;
   12500:	e08b      	b.n	1261a <main+0x1dfa>
						output_brightness = axKalman/kalmanAX_max;
   12502:	4bac      	ldr	r3, [pc, #688]	; (127b4 <main+0x1f94>)
   12504:	681a      	ldr	r2, [r3, #0]
   12506:	4bae      	ldr	r3, [pc, #696]	; (127c0 <main+0x1fa0>)
   12508:	6819      	ldr	r1, [r3, #0]
   1250a:	4b9c      	ldr	r3, [pc, #624]	; (1277c <main+0x1f5c>)
   1250c:	1c10      	adds	r0, r2, #0
   1250e:	4798      	blx	r3
   12510:	1c03      	adds	r3, r0, #0
   12512:	1c1a      	adds	r2, r3, #0
   12514:	4b9a      	ldr	r3, [pc, #616]	; (12780 <main+0x1f60>)
   12516:	601a      	str	r2, [r3, #0]
						SUPRESS_LEFT_RGB = true;
   12518:	4baa      	ldr	r3, [pc, #680]	; (127c4 <main+0x1fa4>)
   1251a:	2201      	movs	r2, #1
   1251c:	701a      	strb	r2, [r3, #0]
					break;
   1251e:	e07c      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_Y_ACCEL:
				{
					if(ayKalman < 0)
   12520:	4ba9      	ldr	r3, [pc, #676]	; (127c8 <main+0x1fa8>)
   12522:	681a      	ldr	r2, [r3, #0]
   12524:	4b93      	ldr	r3, [pc, #588]	; (12774 <main+0x1f54>)
   12526:	2100      	movs	r1, #0
   12528:	1c10      	adds	r0, r2, #0
   1252a:	4798      	blx	r3
   1252c:	1e03      	subs	r3, r0, #0
   1252e:	d00b      	beq.n	12548 <main+0x1d28>
						output_brightness = ayKalman/kalmanAY_min;
   12530:	4ba5      	ldr	r3, [pc, #660]	; (127c8 <main+0x1fa8>)
   12532:	681a      	ldr	r2, [r3, #0]
   12534:	4ba5      	ldr	r3, [pc, #660]	; (127cc <main+0x1fac>)
   12536:	6819      	ldr	r1, [r3, #0]
   12538:	4b90      	ldr	r3, [pc, #576]	; (1277c <main+0x1f5c>)
   1253a:	1c10      	adds	r0, r2, #0
   1253c:	4798      	blx	r3
   1253e:	1c03      	adds	r3, r0, #0
   12540:	1c1a      	adds	r2, r3, #0
   12542:	4b8f      	ldr	r3, [pc, #572]	; (12780 <main+0x1f60>)
   12544:	601a      	str	r2, [r3, #0]
					else
						output_brightness = ayKalman/kalmanAY_max;
					break;
   12546:	e068      	b.n	1261a <main+0x1dfa>
						output_brightness = ayKalman/kalmanAY_max;
   12548:	4b9f      	ldr	r3, [pc, #636]	; (127c8 <main+0x1fa8>)
   1254a:	681a      	ldr	r2, [r3, #0]
   1254c:	4ba0      	ldr	r3, [pc, #640]	; (127d0 <main+0x1fb0>)
   1254e:	6819      	ldr	r1, [r3, #0]
   12550:	4b8a      	ldr	r3, [pc, #552]	; (1277c <main+0x1f5c>)
   12552:	1c10      	adds	r0, r2, #0
   12554:	4798      	blx	r3
   12556:	1c03      	adds	r3, r0, #0
   12558:	1c1a      	adds	r2, r3, #0
   1255a:	4b89      	ldr	r3, [pc, #548]	; (12780 <main+0x1f60>)
   1255c:	601a      	str	r2, [r3, #0]
					break;
   1255e:	e05c      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_Z_ACCEL:
				{
					if(azKalman < 0)
   12560:	4b9c      	ldr	r3, [pc, #624]	; (127d4 <main+0x1fb4>)
   12562:	681a      	ldr	r2, [r3, #0]
   12564:	4b83      	ldr	r3, [pc, #524]	; (12774 <main+0x1f54>)
   12566:	2100      	movs	r1, #0
   12568:	1c10      	adds	r0, r2, #0
   1256a:	4798      	blx	r3
   1256c:	1e03      	subs	r3, r0, #0
   1256e:	d00b      	beq.n	12588 <main+0x1d68>
						output_brightness = azKalman/kalmanAZ_min;
   12570:	4b98      	ldr	r3, [pc, #608]	; (127d4 <main+0x1fb4>)
   12572:	681a      	ldr	r2, [r3, #0]
   12574:	4b98      	ldr	r3, [pc, #608]	; (127d8 <main+0x1fb8>)
   12576:	6819      	ldr	r1, [r3, #0]
   12578:	4b80      	ldr	r3, [pc, #512]	; (1277c <main+0x1f5c>)
   1257a:	1c10      	adds	r0, r2, #0
   1257c:	4798      	blx	r3
   1257e:	1c03      	adds	r3, r0, #0
   12580:	1c1a      	adds	r2, r3, #0
   12582:	4b7f      	ldr	r3, [pc, #508]	; (12780 <main+0x1f60>)
   12584:	601a      	str	r2, [r3, #0]
					else
						output_brightness = azKalman/kalmanAZ_max;
						break;
   12586:	e048      	b.n	1261a <main+0x1dfa>
						output_brightness = azKalman/kalmanAZ_max;
   12588:	4b92      	ldr	r3, [pc, #584]	; (127d4 <main+0x1fb4>)
   1258a:	681a      	ldr	r2, [r3, #0]
   1258c:	4b93      	ldr	r3, [pc, #588]	; (127dc <main+0x1fbc>)
   1258e:	6819      	ldr	r1, [r3, #0]
   12590:	4b7a      	ldr	r3, [pc, #488]	; (1277c <main+0x1f5c>)
   12592:	1c10      	adds	r0, r2, #0
   12594:	4798      	blx	r3
   12596:	1c03      	adds	r3, r0, #0
   12598:	1c1a      	adds	r2, r3, #0
   1259a:	4b79      	ldr	r3, [pc, #484]	; (12780 <main+0x1f60>)
   1259c:	601a      	str	r2, [r3, #0]
						break;
   1259e:	e03c      	b.n	1261a <main+0x1dfa>
				}
				case BRIGHT_STROBE:
				{
					check_time(&strobe_time);
   125a0:	4b8f      	ldr	r3, [pc, #572]	; (127e0 <main+0x1fc0>)
   125a2:	0018      	movs	r0, r3
   125a4:	4b8f      	ldr	r3, [pc, #572]	; (127e4 <main+0x1fc4>)
   125a6:	4798      	blx	r3
					if(output_brightness == 0.0 && (millis()-strobe_time > strobe_off_dur)){
   125a8:	4b75      	ldr	r3, [pc, #468]	; (12780 <main+0x1f60>)
   125aa:	681a      	ldr	r2, [r3, #0]
   125ac:	4b8e      	ldr	r3, [pc, #568]	; (127e8 <main+0x1fc8>)
   125ae:	2100      	movs	r1, #0
   125b0:	1c10      	adds	r0, r2, #0
   125b2:	4798      	blx	r3
   125b4:	1e03      	subs	r3, r0, #0
   125b6:	d013      	beq.n	125e0 <main+0x1dc0>
   125b8:	4b8c      	ldr	r3, [pc, #560]	; (127ec <main+0x1fcc>)
   125ba:	4798      	blx	r3
   125bc:	0002      	movs	r2, r0
   125be:	4b88      	ldr	r3, [pc, #544]	; (127e0 <main+0x1fc0>)
   125c0:	681b      	ldr	r3, [r3, #0]
   125c2:	1ad3      	subs	r3, r2, r3
   125c4:	4a8a      	ldr	r2, [pc, #552]	; (127f0 <main+0x1fd0>)
   125c6:	8812      	ldrh	r2, [r2, #0]
   125c8:	4293      	cmp	r3, r2
   125ca:	d909      	bls.n	125e0 <main+0x1dc0>
						output_brightness = 1.0;
   125cc:	4b6c      	ldr	r3, [pc, #432]	; (12780 <main+0x1f60>)
   125ce:	22fe      	movs	r2, #254	; 0xfe
   125d0:	0592      	lsls	r2, r2, #22
   125d2:	601a      	str	r2, [r3, #0]
						strobe_time = millis();
   125d4:	4b85      	ldr	r3, [pc, #532]	; (127ec <main+0x1fcc>)
   125d6:	4798      	blx	r3
   125d8:	0002      	movs	r2, r0
   125da:	4b81      	ldr	r3, [pc, #516]	; (127e0 <main+0x1fc0>)
   125dc:	601a      	str	r2, [r3, #0]
					}
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
						output_brightness = 0.0;
						strobe_time = millis();
					}
					break;
   125de:	e01b      	b.n	12618 <main+0x1df8>
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
   125e0:	4b67      	ldr	r3, [pc, #412]	; (12780 <main+0x1f60>)
   125e2:	681a      	ldr	r2, [r3, #0]
   125e4:	4b80      	ldr	r3, [pc, #512]	; (127e8 <main+0x1fc8>)
   125e6:	21fe      	movs	r1, #254	; 0xfe
   125e8:	0589      	lsls	r1, r1, #22
   125ea:	1c10      	adds	r0, r2, #0
   125ec:	4798      	blx	r3
   125ee:	1e03      	subs	r3, r0, #0
   125f0:	d100      	bne.n	125f4 <main+0x1dd4>
					break;
   125f2:	e011      	b.n	12618 <main+0x1df8>
					else if(output_brightness == 1.0 && (millis()-strobe_time > strobe_on_dur)){
   125f4:	4b7d      	ldr	r3, [pc, #500]	; (127ec <main+0x1fcc>)
   125f6:	4798      	blx	r3
   125f8:	0002      	movs	r2, r0
   125fa:	4b79      	ldr	r3, [pc, #484]	; (127e0 <main+0x1fc0>)
   125fc:	681b      	ldr	r3, [r3, #0]
   125fe:	1ad3      	subs	r3, r2, r3
   12600:	4a7c      	ldr	r2, [pc, #496]	; (127f4 <main+0x1fd4>)
   12602:	8812      	ldrh	r2, [r2, #0]
   12604:	4293      	cmp	r3, r2
   12606:	d907      	bls.n	12618 <main+0x1df8>
						output_brightness = 0.0;
   12608:	4b5d      	ldr	r3, [pc, #372]	; (12780 <main+0x1f60>)
   1260a:	2200      	movs	r2, #0
   1260c:	601a      	str	r2, [r3, #0]
						strobe_time = millis();
   1260e:	4b77      	ldr	r3, [pc, #476]	; (127ec <main+0x1fcc>)
   12610:	4798      	blx	r3
   12612:	0002      	movs	r2, r0
   12614:	4b72      	ldr	r3, [pc, #456]	; (127e0 <main+0x1fc0>)
   12616:	601a      	str	r2, [r3, #0]
					break;
   12618:	46c0      	nop			; (mov r8, r8)
				}
			}
		
			if(output_brightness < 0)
   1261a:	4b59      	ldr	r3, [pc, #356]	; (12780 <main+0x1f60>)
   1261c:	681a      	ldr	r2, [r3, #0]
   1261e:	4b55      	ldr	r3, [pc, #340]	; (12774 <main+0x1f54>)
   12620:	2100      	movs	r1, #0
   12622:	1c10      	adds	r0, r2, #0
   12624:	4798      	blx	r3
   12626:	1e03      	subs	r3, r0, #0
   12628:	d003      	beq.n	12632 <main+0x1e12>
				output_brightness = 0;
   1262a:	4b55      	ldr	r3, [pc, #340]	; (12780 <main+0x1f60>)
   1262c:	2200      	movs	r2, #0
   1262e:	601a      	str	r2, [r3, #0]
   12630:	e00c      	b.n	1264c <main+0x1e2c>
			else if(output_brightness > 1)
   12632:	4b53      	ldr	r3, [pc, #332]	; (12780 <main+0x1f60>)
   12634:	681a      	ldr	r2, [r3, #0]
   12636:	4b70      	ldr	r3, [pc, #448]	; (127f8 <main+0x1fd8>)
   12638:	21fe      	movs	r1, #254	; 0xfe
   1263a:	0589      	lsls	r1, r1, #22
   1263c:	1c10      	adds	r0, r2, #0
   1263e:	4798      	blx	r3
   12640:	1e03      	subs	r3, r0, #0
   12642:	d003      	beq.n	1264c <main+0x1e2c>
				output_brightness = 1;
   12644:	4b4e      	ldr	r3, [pc, #312]	; (12780 <main+0x1f60>)
   12646:	22fe      	movs	r2, #254	; 0xfe
   12648:	0592      	lsls	r2, r2, #22
   1264a:	601a      	str	r2, [r3, #0]

			switch(ColorBase[light_mode]){ // Set the color of the side LEDs
   1264c:	4b6b      	ldr	r3, [pc, #428]	; (127fc <main+0x1fdc>)
   1264e:	781b      	ldrb	r3, [r3, #0]
   12650:	001a      	movs	r2, r3
   12652:	4b6b      	ldr	r3, [pc, #428]	; (12800 <main+0x1fe0>)
   12654:	5c9b      	ldrb	r3, [r3, r2]
   12656:	2b0a      	cmp	r3, #10
   12658:	d901      	bls.n	1265e <main+0x1e3e>
   1265a:	f001 f8af 	bl	137bc <main+0x2f9c>
   1265e:	009a      	lsls	r2, r3, #2
   12660:	4b68      	ldr	r3, [pc, #416]	; (12804 <main+0x1fe4>)
   12662:	18d3      	adds	r3, r2, r3
   12664:	681b      	ldr	r3, [r3, #0]
   12666:	469f      	mov	pc, r3
				case COLOR_STATIC:
				{
					if(light_mode == MODE_STATIC)
   12668:	4b64      	ldr	r3, [pc, #400]	; (127fc <main+0x1fdc>)
   1266a:	781b      	ldrb	r3, [r3, #0]
   1266c:	2b00      	cmp	r3, #0
   1266e:	d105      	bne.n	1267c <main+0x1e5c>
						RGB_Ouptut = Static_RGB;
   12670:	4b65      	ldr	r3, [pc, #404]	; (12808 <main+0x1fe8>)
   12672:	4a66      	ldr	r2, [pc, #408]	; (1280c <main+0x1fec>)
   12674:	ca13      	ldmia	r2!, {r0, r1, r4}
   12676:	c313      	stmia	r3!, {r0, r1, r4}
					else if(light_mode == MODE_CUSTOM)
						RGB_Ouptut = Custom_RGB;
					break;
   12678:	f001 f89d 	bl	137b6 <main+0x2f96>
					else if(light_mode == MODE_CUSTOM)
   1267c:	4b5f      	ldr	r3, [pc, #380]	; (127fc <main+0x1fdc>)
   1267e:	781b      	ldrb	r3, [r3, #0]
   12680:	2b08      	cmp	r3, #8
   12682:	d001      	beq.n	12688 <main+0x1e68>
   12684:	f001 f897 	bl	137b6 <main+0x2f96>
						RGB_Ouptut = Custom_RGB;
   12688:	4b5f      	ldr	r3, [pc, #380]	; (12808 <main+0x1fe8>)
   1268a:	4a61      	ldr	r2, [pc, #388]	; (12810 <main+0x1ff0>)
   1268c:	ca13      	ldmia	r2!, {r0, r1, r4}
   1268e:	c313      	stmia	r3!, {r0, r1, r4}
					break;
   12690:	f001 f891 	bl	137b6 <main+0x2f96>
				}
				case COLOR_COLOR_CYCLE:
				{
					upColor = cycle_index * output_brightness;
   12694:	4b5f      	ldr	r3, [pc, #380]	; (12814 <main+0x1ff4>)
   12696:	681a      	ldr	r2, [r3, #0]
   12698:	4b5f      	ldr	r3, [pc, #380]	; (12818 <main+0x1ff8>)
   1269a:	0010      	movs	r0, r2
   1269c:	4798      	blx	r3
   1269e:	4b38      	ldr	r3, [pc, #224]	; (12780 <main+0x1f60>)
   126a0:	681a      	ldr	r2, [r3, #0]
   126a2:	4b5e      	ldr	r3, [pc, #376]	; (1281c <main+0x1ffc>)
   126a4:	1c11      	adds	r1, r2, #0
   126a6:	4798      	blx	r3
   126a8:	1c03      	adds	r3, r0, #0
   126aa:	1c1a      	adds	r2, r3, #0
   126ac:	4b5c      	ldr	r3, [pc, #368]	; (12820 <main+0x2000>)
   126ae:	1c10      	adds	r0, r2, #0
   126b0:	4798      	blx	r3
   126b2:	0003      	movs	r3, r0
   126b4:	b29a      	uxth	r2, r3
   126b6:	4b5b      	ldr	r3, [pc, #364]	; (12824 <main+0x2004>)
   126b8:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   126ba:	4b56      	ldr	r3, [pc, #344]	; (12814 <main+0x1ff4>)
   126bc:	681b      	ldr	r3, [r3, #0]
   126be:	4a5a      	ldr	r2, [pc, #360]	; (12828 <main+0x2008>)
   126c0:	1ad2      	subs	r2, r2, r3
   126c2:	4b55      	ldr	r3, [pc, #340]	; (12818 <main+0x1ff8>)
   126c4:	0010      	movs	r0, r2
   126c6:	4798      	blx	r3
   126c8:	4b2d      	ldr	r3, [pc, #180]	; (12780 <main+0x1f60>)
   126ca:	681a      	ldr	r2, [r3, #0]
   126cc:	4b53      	ldr	r3, [pc, #332]	; (1281c <main+0x1ffc>)
   126ce:	1c11      	adds	r1, r2, #0
   126d0:	4798      	blx	r3
   126d2:	1c03      	adds	r3, r0, #0
   126d4:	1c1a      	adds	r2, r3, #0
   126d6:	4b52      	ldr	r3, [pc, #328]	; (12820 <main+0x2000>)
   126d8:	1c10      	adds	r0, r2, #0
   126da:	4798      	blx	r3
   126dc:	0003      	movs	r3, r0
   126de:	b29a      	uxth	r2, r3
   126e0:	4b52      	ldr	r3, [pc, #328]	; (1282c <main+0x200c>)
   126e2:	801a      	strh	r2, [r3, #0]
					
					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   126e4:	4b4f      	ldr	r3, [pc, #316]	; (12824 <main+0x2004>)
   126e6:	8819      	ldrh	r1, [r3, #0]
   126e8:	4b50      	ldr	r3, [pc, #320]	; (1282c <main+0x200c>)
   126ea:	881a      	ldrh	r2, [r3, #0]
   126ec:	4b50      	ldr	r3, [pc, #320]	; (12830 <main+0x2010>)
   126ee:	781b      	ldrb	r3, [r3, #0]
   126f0:	4d45      	ldr	r5, [pc, #276]	; (12808 <main+0x1fe8>)
   126f2:	0038      	movs	r0, r7
   126f4:	4c4f      	ldr	r4, [pc, #316]	; (12834 <main+0x2014>)
   126f6:	47a0      	blx	r4
   126f8:	003b      	movs	r3, r7
   126fa:	0028      	movs	r0, r5
   126fc:	0019      	movs	r1, r3
   126fe:	230c      	movs	r3, #12
   12700:	001a      	movs	r2, r3
   12702:	4b4d      	ldr	r3, [pc, #308]	; (12838 <main+0x2018>)
   12704:	4798      	blx	r3

					cycle_index += output_rate_sens*max_cycle_rate;
   12706:	4b43      	ldr	r3, [pc, #268]	; (12814 <main+0x1ff4>)
   12708:	681a      	ldr	r2, [r3, #0]
   1270a:	4b43      	ldr	r3, [pc, #268]	; (12818 <main+0x1ff8>)
   1270c:	0010      	movs	r0, r2
   1270e:	4798      	blx	r3
   12710:	1c04      	adds	r4, r0, #0
   12712:	4b4a      	ldr	r3, [pc, #296]	; (1283c <main+0x201c>)
   12714:	681a      	ldr	r2, [r3, #0]
   12716:	4b41      	ldr	r3, [pc, #260]	; (1281c <main+0x1ffc>)
   12718:	6a79      	ldr	r1, [r7, #36]	; 0x24
   1271a:	1c10      	adds	r0, r2, #0
   1271c:	4798      	blx	r3
   1271e:	1c03      	adds	r3, r0, #0
   12720:	1c1a      	adds	r2, r3, #0
   12722:	4b47      	ldr	r3, [pc, #284]	; (12840 <main+0x2020>)
   12724:	1c11      	adds	r1, r2, #0
   12726:	1c20      	adds	r0, r4, #0
   12728:	4798      	blx	r3
   1272a:	1c03      	adds	r3, r0, #0
   1272c:	1c1a      	adds	r2, r3, #0
   1272e:	4b3c      	ldr	r3, [pc, #240]	; (12820 <main+0x2000>)
   12730:	1c10      	adds	r0, r2, #0
   12732:	4798      	blx	r3
   12734:	0002      	movs	r2, r0
   12736:	4b37      	ldr	r3, [pc, #220]	; (12814 <main+0x1ff4>)
   12738:	601a      	str	r2, [r3, #0]
					if(cycle_index >= 0x0FFFF){
   1273a:	4b36      	ldr	r3, [pc, #216]	; (12814 <main+0x1ff4>)
   1273c:	681b      	ldr	r3, [r3, #0]
   1273e:	4a41      	ldr	r2, [pc, #260]	; (12844 <main+0x2024>)
   12740:	4293      	cmp	r3, r2
   12742:	d801      	bhi.n	12748 <main+0x1f28>
   12744:	f001 f839 	bl	137ba <main+0x2f9a>
						cycle_index = 0;
   12748:	4b32      	ldr	r3, [pc, #200]	; (12814 <main+0x1ff4>)
   1274a:	2200      	movs	r2, #0
   1274c:	601a      	str	r2, [r3, #0]
						cycle += 1;
   1274e:	4b38      	ldr	r3, [pc, #224]	; (12830 <main+0x2010>)
   12750:	781b      	ldrb	r3, [r3, #0]
   12752:	3301      	adds	r3, #1
   12754:	b2da      	uxtb	r2, r3
   12756:	4b36      	ldr	r3, [pc, #216]	; (12830 <main+0x2010>)
   12758:	701a      	strb	r2, [r3, #0]
						if(cycle == 3)
   1275a:	4b35      	ldr	r3, [pc, #212]	; (12830 <main+0x2010>)
   1275c:	781b      	ldrb	r3, [r3, #0]
   1275e:	2b03      	cmp	r3, #3
   12760:	d001      	beq.n	12766 <main+0x1f46>
   12762:	f001 f82a 	bl	137ba <main+0x2f9a>
						cycle = 0;
   12766:	4b32      	ldr	r3, [pc, #200]	; (12830 <main+0x2010>)
   12768:	2200      	movs	r2, #0
   1276a:	701a      	strb	r2, [r3, #0]
					}
					break;
   1276c:	f001 f825 	bl	137ba <main+0x2f9a>
   12770:	200003e4 	.word	0x200003e4
   12774:	00014455 	.word	0x00014455
   12778:	200000dc 	.word	0x200000dc
   1277c:	00014889 	.word	0x00014889
   12780:	200003ec 	.word	0x200003ec
   12784:	200000e0 	.word	0x200000e0
   12788:	200003e0 	.word	0x200003e0
   1278c:	200000d4 	.word	0x200000d4
   12790:	200000d8 	.word	0x200000d8
   12794:	20000958 	.word	0x20000958
   12798:	00015221 	.word	0x00015221
   1279c:	20000fd4 	.word	0x20000fd4
   127a0:	2000030a 	.word	0x2000030a
   127a4:	00016d69 	.word	0x00016d69
   127a8:	0001596d 	.word	0x0001596d
   127ac:	406fe000 	.word	0x406fe000
   127b0:	00016f01 	.word	0x00016f01
   127b4:	200003d0 	.word	0x200003d0
   127b8:	200000b4 	.word	0x200000b4
   127bc:	20000321 	.word	0x20000321
   127c0:	200000b8 	.word	0x200000b8
   127c4:	20000320 	.word	0x20000320
   127c8:	200003d4 	.word	0x200003d4
   127cc:	200000bc 	.word	0x200000bc
   127d0:	200000c0 	.word	0x200000c0
   127d4:	200003d8 	.word	0x200003d8
   127d8:	200000c4 	.word	0x200000c4
   127dc:	200000c8 	.word	0x200000c8
   127e0:	20000330 	.word	0x20000330
   127e4:	0000b139 	.word	0x0000b139
   127e8:	00014449 	.word	0x00014449
   127ec:	0000b109 	.word	0x0000b109
   127f0:	200000aa 	.word	0x200000aa
   127f4:	200000a8 	.word	0x200000a8
   127f8:	0001447d 	.word	0x0001447d
   127fc:	2000001b 	.word	0x2000001b
   12800:	20000070 	.word	0x20000070
   12804:	00017874 	.word	0x00017874
   12808:	20000314 	.word	0x20000314
   1280c:	2000001c 	.word	0x2000001c
   12810:	20000094 	.word	0x20000094
   12814:	20000328 	.word	0x20000328
   12818:	000152c1 	.word	0x000152c1
   1281c:	00014c69 	.word	0x00014c69
   12820:	000144f9 	.word	0x000144f9
   12824:	2000032c 	.word	0x2000032c
   12828:	0000ffff 	.word	0x0000ffff
   1282c:	2000032e 	.word	0x2000032e
   12830:	20000326 	.word	0x20000326
   12834:	0000b479 	.word	0x0000b479
   12838:	000170a5 	.word	0x000170a5
   1283c:	200000a4 	.word	0x200000a4
   12840:	00014565 	.word	0x00014565
   12844:	0000fffe 	.word	0x0000fffe
				}
				case COLOR_COMPASS:
				{
					cycle_index = (int)(((((float)0x0FFFF) * 6) / 360) *heading) % 0x0FFFF;
   12848:	4baf      	ldr	r3, [pc, #700]	; (12b08 <main+0x22e8>)
   1284a:	49b0      	ldr	r1, [pc, #704]	; (12b0c <main+0x22ec>)
   1284c:	6b78      	ldr	r0, [r7, #52]	; 0x34
   1284e:	4798      	blx	r3
   12850:	1c03      	adds	r3, r0, #0
   12852:	1c1a      	adds	r2, r3, #0
   12854:	4bae      	ldr	r3, [pc, #696]	; (12b10 <main+0x22f0>)
   12856:	1c10      	adds	r0, r2, #0
   12858:	4798      	blx	r3
   1285a:	0002      	movs	r2, r0
   1285c:	4bad      	ldr	r3, [pc, #692]	; (12b14 <main+0x22f4>)
   1285e:	49ae      	ldr	r1, [pc, #696]	; (12b18 <main+0x22f8>)
   12860:	0010      	movs	r0, r2
   12862:	4798      	blx	r3
   12864:	000b      	movs	r3, r1
   12866:	001a      	movs	r2, r3
   12868:	4bac      	ldr	r3, [pc, #688]	; (12b1c <main+0x22fc>)
   1286a:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 6) / 360) *heading) / 0x0FFFF;
   1286c:	4ba6      	ldr	r3, [pc, #664]	; (12b08 <main+0x22e8>)
   1286e:	49a7      	ldr	r1, [pc, #668]	; (12b0c <main+0x22ec>)
   12870:	6b78      	ldr	r0, [r7, #52]	; 0x34
   12872:	4798      	blx	r3
   12874:	1c03      	adds	r3, r0, #0
   12876:	1c1a      	adds	r2, r3, #0
   12878:	4ba5      	ldr	r3, [pc, #660]	; (12b10 <main+0x22f0>)
   1287a:	1c10      	adds	r0, r2, #0
   1287c:	4798      	blx	r3
   1287e:	0002      	movs	r2, r0
   12880:	4ba7      	ldr	r3, [pc, #668]	; (12b20 <main+0x2300>)
   12882:	49a5      	ldr	r1, [pc, #660]	; (12b18 <main+0x22f8>)
   12884:	0010      	movs	r0, r2
   12886:	4798      	blx	r3
   12888:	0003      	movs	r3, r0
   1288a:	b2da      	uxtb	r2, r3
   1288c:	4ba5      	ldr	r3, [pc, #660]	; (12b24 <main+0x2304>)
   1288e:	701a      	strb	r2, [r3, #0]
					upColor = cycle_index * output_brightness;
   12890:	4ba2      	ldr	r3, [pc, #648]	; (12b1c <main+0x22fc>)
   12892:	681a      	ldr	r2, [r3, #0]
   12894:	4ba4      	ldr	r3, [pc, #656]	; (12b28 <main+0x2308>)
   12896:	0010      	movs	r0, r2
   12898:	4798      	blx	r3
   1289a:	4ba4      	ldr	r3, [pc, #656]	; (12b2c <main+0x230c>)
   1289c:	681a      	ldr	r2, [r3, #0]
   1289e:	4b9a      	ldr	r3, [pc, #616]	; (12b08 <main+0x22e8>)
   128a0:	1c11      	adds	r1, r2, #0
   128a2:	4798      	blx	r3
   128a4:	1c03      	adds	r3, r0, #0
   128a6:	1c1a      	adds	r2, r3, #0
   128a8:	4ba1      	ldr	r3, [pc, #644]	; (12b30 <main+0x2310>)
   128aa:	1c10      	adds	r0, r2, #0
   128ac:	4798      	blx	r3
   128ae:	0003      	movs	r3, r0
   128b0:	b29a      	uxth	r2, r3
   128b2:	4ba0      	ldr	r3, [pc, #640]	; (12b34 <main+0x2314>)
   128b4:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   128b6:	4b99      	ldr	r3, [pc, #612]	; (12b1c <main+0x22fc>)
   128b8:	681b      	ldr	r3, [r3, #0]
   128ba:	4a97      	ldr	r2, [pc, #604]	; (12b18 <main+0x22f8>)
   128bc:	1ad2      	subs	r2, r2, r3
   128be:	4b9a      	ldr	r3, [pc, #616]	; (12b28 <main+0x2308>)
   128c0:	0010      	movs	r0, r2
   128c2:	4798      	blx	r3
   128c4:	4b99      	ldr	r3, [pc, #612]	; (12b2c <main+0x230c>)
   128c6:	681a      	ldr	r2, [r3, #0]
   128c8:	4b8f      	ldr	r3, [pc, #572]	; (12b08 <main+0x22e8>)
   128ca:	1c11      	adds	r1, r2, #0
   128cc:	4798      	blx	r3
   128ce:	1c03      	adds	r3, r0, #0
   128d0:	1c1a      	adds	r2, r3, #0
   128d2:	4b97      	ldr	r3, [pc, #604]	; (12b30 <main+0x2310>)
   128d4:	1c10      	adds	r0, r2, #0
   128d6:	4798      	blx	r3
   128d8:	0003      	movs	r3, r0
   128da:	b29a      	uxth	r2, r3
   128dc:	4b96      	ldr	r3, [pc, #600]	; (12b38 <main+0x2318>)
   128de:	801a      	strh	r2, [r3, #0]

					if(cycle >= 3)
   128e0:	4b90      	ldr	r3, [pc, #576]	; (12b24 <main+0x2304>)
   128e2:	781b      	ldrb	r3, [r3, #0]
   128e4:	2b02      	cmp	r3, #2
   128e6:	d905      	bls.n	128f4 <main+0x20d4>
					cycle -= 3;
   128e8:	4b8e      	ldr	r3, [pc, #568]	; (12b24 <main+0x2304>)
   128ea:	781b      	ldrb	r3, [r3, #0]
   128ec:	3b03      	subs	r3, #3
   128ee:	b2da      	uxtb	r2, r3
   128f0:	4b8c      	ldr	r3, [pc, #560]	; (12b24 <main+0x2304>)
   128f2:	701a      	strb	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   128f4:	4b8f      	ldr	r3, [pc, #572]	; (12b34 <main+0x2314>)
   128f6:	8819      	ldrh	r1, [r3, #0]
   128f8:	4b8f      	ldr	r3, [pc, #572]	; (12b38 <main+0x2318>)
   128fa:	881a      	ldrh	r2, [r3, #0]
   128fc:	4b89      	ldr	r3, [pc, #548]	; (12b24 <main+0x2304>)
   128fe:	781b      	ldrb	r3, [r3, #0]
   12900:	4d8e      	ldr	r5, [pc, #568]	; (12b3c <main+0x231c>)
   12902:	0038      	movs	r0, r7
   12904:	4c8e      	ldr	r4, [pc, #568]	; (12b40 <main+0x2320>)
   12906:	47a0      	blx	r4
   12908:	003b      	movs	r3, r7
   1290a:	0028      	movs	r0, r5
   1290c:	0019      	movs	r1, r3
   1290e:	230c      	movs	r3, #12
   12910:	001a      	movs	r2, r3
   12912:	4b8c      	ldr	r3, [pc, #560]	; (12b44 <main+0x2324>)
   12914:	4798      	blx	r3
					break;
   12916:	f000 ff51 	bl	137bc <main+0x2f9c>
				}
				case COLOR_YAW_RATE:
				{
					if(gzKalman < 0)
   1291a:	4b8b      	ldr	r3, [pc, #556]	; (12b48 <main+0x2328>)
   1291c:	681a      	ldr	r2, [r3, #0]
   1291e:	4b8b      	ldr	r3, [pc, #556]	; (12b4c <main+0x232c>)
   12920:	2100      	movs	r1, #0
   12922:	1c10      	adds	r0, r2, #0
   12924:	4798      	blx	r3
   12926:	1e03      	subs	r3, r0, #0
   12928:	d02a      	beq.n	12980 <main+0x2160>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) % 0x0FFFF;
   1292a:	4b89      	ldr	r3, [pc, #548]	; (12b50 <main+0x2330>)
   1292c:	681a      	ldr	r2, [r3, #0]
   1292e:	4b89      	ldr	r3, [pc, #548]	; (12b54 <main+0x2334>)
   12930:	1c10      	adds	r0, r2, #0
   12932:	4798      	blx	r3
   12934:	0002      	movs	r2, r0
   12936:	000b      	movs	r3, r1
   12938:	4c87      	ldr	r4, [pc, #540]	; (12b58 <main+0x2338>)
   1293a:	2000      	movs	r0, #0
   1293c:	4987      	ldr	r1, [pc, #540]	; (12b5c <main+0x233c>)
   1293e:	47a0      	blx	r4
   12940:	0003      	movs	r3, r0
   12942:	000c      	movs	r4, r1
   12944:	001d      	movs	r5, r3
   12946:	0026      	movs	r6, r4
   12948:	4b7f      	ldr	r3, [pc, #508]	; (12b48 <main+0x2328>)
   1294a:	681a      	ldr	r2, [r3, #0]
   1294c:	4b81      	ldr	r3, [pc, #516]	; (12b54 <main+0x2334>)
   1294e:	1c10      	adds	r0, r2, #0
   12950:	4798      	blx	r3
   12952:	0002      	movs	r2, r0
   12954:	000b      	movs	r3, r1
   12956:	4c82      	ldr	r4, [pc, #520]	; (12b60 <main+0x2340>)
   12958:	0028      	movs	r0, r5
   1295a:	0031      	movs	r1, r6
   1295c:	47a0      	blx	r4
   1295e:	0003      	movs	r3, r0
   12960:	000c      	movs	r4, r1
   12962:	0019      	movs	r1, r3
   12964:	0022      	movs	r2, r4
   12966:	4b7f      	ldr	r3, [pc, #508]	; (12b64 <main+0x2344>)
   12968:	0008      	movs	r0, r1
   1296a:	0011      	movs	r1, r2
   1296c:	4798      	blx	r3
   1296e:	0002      	movs	r2, r0
   12970:	4b68      	ldr	r3, [pc, #416]	; (12b14 <main+0x22f4>)
   12972:	4969      	ldr	r1, [pc, #420]	; (12b18 <main+0x22f8>)
   12974:	0010      	movs	r0, r2
   12976:	4798      	blx	r3
   12978:	000b      	movs	r3, r1
   1297a:	001a      	movs	r2, r3
   1297c:	4b67      	ldr	r3, [pc, #412]	; (12b1c <main+0x22fc>)
   1297e:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_min) * gzKalman) / 0x0FFFF;
   12980:	4b73      	ldr	r3, [pc, #460]	; (12b50 <main+0x2330>)
   12982:	681a      	ldr	r2, [r3, #0]
   12984:	4b73      	ldr	r3, [pc, #460]	; (12b54 <main+0x2334>)
   12986:	1c10      	adds	r0, r2, #0
   12988:	4798      	blx	r3
   1298a:	0002      	movs	r2, r0
   1298c:	000b      	movs	r3, r1
   1298e:	4c72      	ldr	r4, [pc, #456]	; (12b58 <main+0x2338>)
   12990:	2000      	movs	r0, #0
   12992:	4972      	ldr	r1, [pc, #456]	; (12b5c <main+0x233c>)
   12994:	47a0      	blx	r4
   12996:	0003      	movs	r3, r0
   12998:	000c      	movs	r4, r1
   1299a:	001d      	movs	r5, r3
   1299c:	0026      	movs	r6, r4
   1299e:	4b6a      	ldr	r3, [pc, #424]	; (12b48 <main+0x2328>)
   129a0:	681a      	ldr	r2, [r3, #0]
   129a2:	4b6c      	ldr	r3, [pc, #432]	; (12b54 <main+0x2334>)
   129a4:	1c10      	adds	r0, r2, #0
   129a6:	4798      	blx	r3
   129a8:	0002      	movs	r2, r0
   129aa:	000b      	movs	r3, r1
   129ac:	4c6c      	ldr	r4, [pc, #432]	; (12b60 <main+0x2340>)
   129ae:	0028      	movs	r0, r5
   129b0:	0031      	movs	r1, r6
   129b2:	47a0      	blx	r4
   129b4:	0003      	movs	r3, r0
   129b6:	000c      	movs	r4, r1
   129b8:	0019      	movs	r1, r3
   129ba:	0022      	movs	r2, r4
   129bc:	4b69      	ldr	r3, [pc, #420]	; (12b64 <main+0x2344>)
   129be:	0008      	movs	r0, r1
   129c0:	0011      	movs	r1, r2
   129c2:	4798      	blx	r3
   129c4:	0002      	movs	r2, r0
   129c6:	4b56      	ldr	r3, [pc, #344]	; (12b20 <main+0x2300>)
   129c8:	4953      	ldr	r1, [pc, #332]	; (12b18 <main+0x22f8>)
   129ca:	0010      	movs	r0, r2
   129cc:	4798      	blx	r3
   129ce:	0003      	movs	r3, r0
   129d0:	b2da      	uxtb	r2, r3
   129d2:	4b54      	ldr	r3, [pc, #336]	; (12b24 <main+0x2304>)
   129d4:	701a      	strb	r2, [r3, #0]
					if(gzKalman >= 0){
   129d6:	4b5c      	ldr	r3, [pc, #368]	; (12b48 <main+0x2328>)
   129d8:	681a      	ldr	r2, [r3, #0]
   129da:	4b63      	ldr	r3, [pc, #396]	; (12b68 <main+0x2348>)
   129dc:	2100      	movs	r1, #0
   129de:	1c10      	adds	r0, r2, #0
   129e0:	4798      	blx	r3
   129e2:	1e03      	subs	r3, r0, #0
   129e4:	d055      	beq.n	12a92 <main+0x2272>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) % 0x0FFFF;
   129e6:	4b61      	ldr	r3, [pc, #388]	; (12b6c <main+0x234c>)
   129e8:	681a      	ldr	r2, [r3, #0]
   129ea:	4b5a      	ldr	r3, [pc, #360]	; (12b54 <main+0x2334>)
   129ec:	1c10      	adds	r0, r2, #0
   129ee:	4798      	blx	r3
   129f0:	0002      	movs	r2, r0
   129f2:	000b      	movs	r3, r1
   129f4:	4c58      	ldr	r4, [pc, #352]	; (12b58 <main+0x2338>)
   129f6:	2000      	movs	r0, #0
   129f8:	4958      	ldr	r1, [pc, #352]	; (12b5c <main+0x233c>)
   129fa:	47a0      	blx	r4
   129fc:	0003      	movs	r3, r0
   129fe:	000c      	movs	r4, r1
   12a00:	001d      	movs	r5, r3
   12a02:	0026      	movs	r6, r4
   12a04:	4b50      	ldr	r3, [pc, #320]	; (12b48 <main+0x2328>)
   12a06:	681a      	ldr	r2, [r3, #0]
   12a08:	4b52      	ldr	r3, [pc, #328]	; (12b54 <main+0x2334>)
   12a0a:	1c10      	adds	r0, r2, #0
   12a0c:	4798      	blx	r3
   12a0e:	0002      	movs	r2, r0
   12a10:	000b      	movs	r3, r1
   12a12:	4c53      	ldr	r4, [pc, #332]	; (12b60 <main+0x2340>)
   12a14:	0028      	movs	r0, r5
   12a16:	0031      	movs	r1, r6
   12a18:	47a0      	blx	r4
   12a1a:	0003      	movs	r3, r0
   12a1c:	000c      	movs	r4, r1
   12a1e:	0019      	movs	r1, r3
   12a20:	0022      	movs	r2, r4
   12a22:	4b50      	ldr	r3, [pc, #320]	; (12b64 <main+0x2344>)
   12a24:	0008      	movs	r0, r1
   12a26:	0011      	movs	r1, r2
   12a28:	4798      	blx	r3
   12a2a:	0002      	movs	r2, r0
   12a2c:	4b39      	ldr	r3, [pc, #228]	; (12b14 <main+0x22f4>)
   12a2e:	493a      	ldr	r1, [pc, #232]	; (12b18 <main+0x22f8>)
   12a30:	0010      	movs	r0, r2
   12a32:	4798      	blx	r3
   12a34:	000b      	movs	r3, r1
   12a36:	001a      	movs	r2, r3
   12a38:	4b38      	ldr	r3, [pc, #224]	; (12b1c <main+0x22fc>)
   12a3a:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGZ_max) * gzKalman) / 0x0FFFF;
   12a3c:	4b4b      	ldr	r3, [pc, #300]	; (12b6c <main+0x234c>)
   12a3e:	681a      	ldr	r2, [r3, #0]
   12a40:	4b44      	ldr	r3, [pc, #272]	; (12b54 <main+0x2334>)
   12a42:	1c10      	adds	r0, r2, #0
   12a44:	4798      	blx	r3
   12a46:	0002      	movs	r2, r0
   12a48:	000b      	movs	r3, r1
   12a4a:	4c43      	ldr	r4, [pc, #268]	; (12b58 <main+0x2338>)
   12a4c:	2000      	movs	r0, #0
   12a4e:	4943      	ldr	r1, [pc, #268]	; (12b5c <main+0x233c>)
   12a50:	47a0      	blx	r4
   12a52:	0003      	movs	r3, r0
   12a54:	000c      	movs	r4, r1
   12a56:	001d      	movs	r5, r3
   12a58:	0026      	movs	r6, r4
   12a5a:	4b3b      	ldr	r3, [pc, #236]	; (12b48 <main+0x2328>)
   12a5c:	681a      	ldr	r2, [r3, #0]
   12a5e:	4b3d      	ldr	r3, [pc, #244]	; (12b54 <main+0x2334>)
   12a60:	1c10      	adds	r0, r2, #0
   12a62:	4798      	blx	r3
   12a64:	0002      	movs	r2, r0
   12a66:	000b      	movs	r3, r1
   12a68:	4c3d      	ldr	r4, [pc, #244]	; (12b60 <main+0x2340>)
   12a6a:	0028      	movs	r0, r5
   12a6c:	0031      	movs	r1, r6
   12a6e:	47a0      	blx	r4
   12a70:	0003      	movs	r3, r0
   12a72:	000c      	movs	r4, r1
   12a74:	0019      	movs	r1, r3
   12a76:	0022      	movs	r2, r4
   12a78:	4b3a      	ldr	r3, [pc, #232]	; (12b64 <main+0x2344>)
   12a7a:	0008      	movs	r0, r1
   12a7c:	0011      	movs	r1, r2
   12a7e:	4798      	blx	r3
   12a80:	0002      	movs	r2, r0
   12a82:	4b27      	ldr	r3, [pc, #156]	; (12b20 <main+0x2300>)
   12a84:	4924      	ldr	r1, [pc, #144]	; (12b18 <main+0x22f8>)
   12a86:	0010      	movs	r0, r2
   12a88:	4798      	blx	r3
   12a8a:	0003      	movs	r3, r0
   12a8c:	b2da      	uxtb	r2, r3
   12a8e:	4b25      	ldr	r3, [pc, #148]	; (12b24 <main+0x2304>)
   12a90:	701a      	strb	r2, [r3, #0]
					}
						
					upColor = cycle_index * output_brightness;
   12a92:	4b22      	ldr	r3, [pc, #136]	; (12b1c <main+0x22fc>)
   12a94:	681a      	ldr	r2, [r3, #0]
   12a96:	4b24      	ldr	r3, [pc, #144]	; (12b28 <main+0x2308>)
   12a98:	0010      	movs	r0, r2
   12a9a:	4798      	blx	r3
   12a9c:	4b23      	ldr	r3, [pc, #140]	; (12b2c <main+0x230c>)
   12a9e:	681a      	ldr	r2, [r3, #0]
   12aa0:	4b19      	ldr	r3, [pc, #100]	; (12b08 <main+0x22e8>)
   12aa2:	1c11      	adds	r1, r2, #0
   12aa4:	4798      	blx	r3
   12aa6:	1c03      	adds	r3, r0, #0
   12aa8:	1c1a      	adds	r2, r3, #0
   12aaa:	4b21      	ldr	r3, [pc, #132]	; (12b30 <main+0x2310>)
   12aac:	1c10      	adds	r0, r2, #0
   12aae:	4798      	blx	r3
   12ab0:	0003      	movs	r3, r0
   12ab2:	b29a      	uxth	r2, r3
   12ab4:	4b1f      	ldr	r3, [pc, #124]	; (12b34 <main+0x2314>)
   12ab6:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12ab8:	4b18      	ldr	r3, [pc, #96]	; (12b1c <main+0x22fc>)
   12aba:	681b      	ldr	r3, [r3, #0]
   12abc:	4a16      	ldr	r2, [pc, #88]	; (12b18 <main+0x22f8>)
   12abe:	1ad2      	subs	r2, r2, r3
   12ac0:	4b19      	ldr	r3, [pc, #100]	; (12b28 <main+0x2308>)
   12ac2:	0010      	movs	r0, r2
   12ac4:	4798      	blx	r3
   12ac6:	4b19      	ldr	r3, [pc, #100]	; (12b2c <main+0x230c>)
   12ac8:	681a      	ldr	r2, [r3, #0]
   12aca:	4b0f      	ldr	r3, [pc, #60]	; (12b08 <main+0x22e8>)
   12acc:	1c11      	adds	r1, r2, #0
   12ace:	4798      	blx	r3
   12ad0:	1c03      	adds	r3, r0, #0
   12ad2:	1c1a      	adds	r2, r3, #0
   12ad4:	4b16      	ldr	r3, [pc, #88]	; (12b30 <main+0x2310>)
   12ad6:	1c10      	adds	r0, r2, #0
   12ad8:	4798      	blx	r3
   12ada:	0003      	movs	r3, r0
   12adc:	b29a      	uxth	r2, r3
   12ade:	4b16      	ldr	r3, [pc, #88]	; (12b38 <main+0x2318>)
   12ae0:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12ae2:	4b14      	ldr	r3, [pc, #80]	; (12b34 <main+0x2314>)
   12ae4:	8819      	ldrh	r1, [r3, #0]
   12ae6:	4b14      	ldr	r3, [pc, #80]	; (12b38 <main+0x2318>)
   12ae8:	881a      	ldrh	r2, [r3, #0]
   12aea:	4b0e      	ldr	r3, [pc, #56]	; (12b24 <main+0x2304>)
   12aec:	781b      	ldrb	r3, [r3, #0]
   12aee:	4d13      	ldr	r5, [pc, #76]	; (12b3c <main+0x231c>)
   12af0:	0038      	movs	r0, r7
   12af2:	4c13      	ldr	r4, [pc, #76]	; (12b40 <main+0x2320>)
   12af4:	47a0      	blx	r4
   12af6:	003b      	movs	r3, r7
   12af8:	0028      	movs	r0, r5
   12afa:	0019      	movs	r1, r3
   12afc:	230c      	movs	r3, #12
   12afe:	001a      	movs	r2, r3
   12b00:	4b10      	ldr	r3, [pc, #64]	; (12b44 <main+0x2324>)
   12b02:	4798      	blx	r3
					break;
   12b04:	f000 fe5a 	bl	137bc <main+0x2f9c>
   12b08:	00014c69 	.word	0x00014c69
   12b0c:	44888800 	.word	0x44888800
   12b10:	000151e1 	.word	0x000151e1
   12b14:	000143a9 	.word	0x000143a9
   12b18:	0000ffff 	.word	0x0000ffff
   12b1c:	20000328 	.word	0x20000328
   12b20:	000141dd 	.word	0x000141dd
   12b24:	20000326 	.word	0x20000326
   12b28:	000152c1 	.word	0x000152c1
   12b2c:	200003ec 	.word	0x200003ec
   12b30:	000144f9 	.word	0x000144f9
   12b34:	2000032c 	.word	0x2000032c
   12b38:	2000032e 	.word	0x2000032e
   12b3c:	20000314 	.word	0x20000314
   12b40:	0000b479 	.word	0x0000b479
   12b44:	000170a5 	.word	0x000170a5
   12b48:	200003e4 	.word	0x200003e4
   12b4c:	00014455 	.word	0x00014455
   12b50:	200000dc 	.word	0x200000dc
   12b54:	00016e5d 	.word	0x00016e5d
   12b58:	0001596d 	.word	0x0001596d
   12b5c:	4107ffe8 	.word	0x4107ffe8
   12b60:	000161d5 	.word	0x000161d5
   12b64:	00016d01 	.word	0x00016d01
   12b68:	00014491 	.word	0x00014491
   12b6c:	200000e0 	.word	0x200000e0
				}
				case COLOR_ROLL_RATE:
				{
					if(gyKalman < 0)
   12b70:	4b7b      	ldr	r3, [pc, #492]	; (12d60 <main+0x2540>)
   12b72:	681a      	ldr	r2, [r3, #0]
   12b74:	4b7b      	ldr	r3, [pc, #492]	; (12d64 <main+0x2544>)
   12b76:	2100      	movs	r1, #0
   12b78:	1c10      	adds	r0, r2, #0
   12b7a:	4798      	blx	r3
   12b7c:	1e03      	subs	r3, r0, #0
   12b7e:	d02a      	beq.n	12bd6 <main+0x23b6>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) % 0x0FFFF;
   12b80:	4b79      	ldr	r3, [pc, #484]	; (12d68 <main+0x2548>)
   12b82:	681a      	ldr	r2, [r3, #0]
   12b84:	4b79      	ldr	r3, [pc, #484]	; (12d6c <main+0x254c>)
   12b86:	1c10      	adds	r0, r2, #0
   12b88:	4798      	blx	r3
   12b8a:	0002      	movs	r2, r0
   12b8c:	000b      	movs	r3, r1
   12b8e:	4c78      	ldr	r4, [pc, #480]	; (12d70 <main+0x2550>)
   12b90:	2000      	movs	r0, #0
   12b92:	4978      	ldr	r1, [pc, #480]	; (12d74 <main+0x2554>)
   12b94:	47a0      	blx	r4
   12b96:	0003      	movs	r3, r0
   12b98:	000c      	movs	r4, r1
   12b9a:	001d      	movs	r5, r3
   12b9c:	0026      	movs	r6, r4
   12b9e:	4b70      	ldr	r3, [pc, #448]	; (12d60 <main+0x2540>)
   12ba0:	681a      	ldr	r2, [r3, #0]
   12ba2:	4b72      	ldr	r3, [pc, #456]	; (12d6c <main+0x254c>)
   12ba4:	1c10      	adds	r0, r2, #0
   12ba6:	4798      	blx	r3
   12ba8:	0002      	movs	r2, r0
   12baa:	000b      	movs	r3, r1
   12bac:	4c72      	ldr	r4, [pc, #456]	; (12d78 <main+0x2558>)
   12bae:	0028      	movs	r0, r5
   12bb0:	0031      	movs	r1, r6
   12bb2:	47a0      	blx	r4
   12bb4:	0003      	movs	r3, r0
   12bb6:	000c      	movs	r4, r1
   12bb8:	0019      	movs	r1, r3
   12bba:	0022      	movs	r2, r4
   12bbc:	4b6f      	ldr	r3, [pc, #444]	; (12d7c <main+0x255c>)
   12bbe:	0008      	movs	r0, r1
   12bc0:	0011      	movs	r1, r2
   12bc2:	4798      	blx	r3
   12bc4:	0002      	movs	r2, r0
   12bc6:	4b6e      	ldr	r3, [pc, #440]	; (12d80 <main+0x2560>)
   12bc8:	496e      	ldr	r1, [pc, #440]	; (12d84 <main+0x2564>)
   12bca:	0010      	movs	r0, r2
   12bcc:	4798      	blx	r3
   12bce:	000b      	movs	r3, r1
   12bd0:	001a      	movs	r2, r3
   12bd2:	4b6d      	ldr	r3, [pc, #436]	; (12d88 <main+0x2568>)
   12bd4:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_min) * gyKalman) / 0x0FFFF;
   12bd6:	4b64      	ldr	r3, [pc, #400]	; (12d68 <main+0x2548>)
   12bd8:	681a      	ldr	r2, [r3, #0]
   12bda:	4b64      	ldr	r3, [pc, #400]	; (12d6c <main+0x254c>)
   12bdc:	1c10      	adds	r0, r2, #0
   12bde:	4798      	blx	r3
   12be0:	0002      	movs	r2, r0
   12be2:	000b      	movs	r3, r1
   12be4:	4c62      	ldr	r4, [pc, #392]	; (12d70 <main+0x2550>)
   12be6:	2000      	movs	r0, #0
   12be8:	4962      	ldr	r1, [pc, #392]	; (12d74 <main+0x2554>)
   12bea:	47a0      	blx	r4
   12bec:	0003      	movs	r3, r0
   12bee:	000c      	movs	r4, r1
   12bf0:	001d      	movs	r5, r3
   12bf2:	0026      	movs	r6, r4
   12bf4:	4b5a      	ldr	r3, [pc, #360]	; (12d60 <main+0x2540>)
   12bf6:	681a      	ldr	r2, [r3, #0]
   12bf8:	4b5c      	ldr	r3, [pc, #368]	; (12d6c <main+0x254c>)
   12bfa:	1c10      	adds	r0, r2, #0
   12bfc:	4798      	blx	r3
   12bfe:	0002      	movs	r2, r0
   12c00:	000b      	movs	r3, r1
   12c02:	4c5d      	ldr	r4, [pc, #372]	; (12d78 <main+0x2558>)
   12c04:	0028      	movs	r0, r5
   12c06:	0031      	movs	r1, r6
   12c08:	47a0      	blx	r4
   12c0a:	0003      	movs	r3, r0
   12c0c:	000c      	movs	r4, r1
   12c0e:	0019      	movs	r1, r3
   12c10:	0022      	movs	r2, r4
   12c12:	4b5a      	ldr	r3, [pc, #360]	; (12d7c <main+0x255c>)
   12c14:	0008      	movs	r0, r1
   12c16:	0011      	movs	r1, r2
   12c18:	4798      	blx	r3
   12c1a:	0002      	movs	r2, r0
   12c1c:	4b5b      	ldr	r3, [pc, #364]	; (12d8c <main+0x256c>)
   12c1e:	4959      	ldr	r1, [pc, #356]	; (12d84 <main+0x2564>)
   12c20:	0010      	movs	r0, r2
   12c22:	4798      	blx	r3
   12c24:	0003      	movs	r3, r0
   12c26:	b2da      	uxtb	r2, r3
   12c28:	4b59      	ldr	r3, [pc, #356]	; (12d90 <main+0x2570>)
   12c2a:	701a      	strb	r2, [r3, #0]
					if(gyKalman >= 0){
   12c2c:	4b4c      	ldr	r3, [pc, #304]	; (12d60 <main+0x2540>)
   12c2e:	681a      	ldr	r2, [r3, #0]
   12c30:	4b58      	ldr	r3, [pc, #352]	; (12d94 <main+0x2574>)
   12c32:	2100      	movs	r1, #0
   12c34:	1c10      	adds	r0, r2, #0
   12c36:	4798      	blx	r3
   12c38:	1e03      	subs	r3, r0, #0
   12c3a:	d055      	beq.n	12ce8 <main+0x24c8>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) % 0x0FFFF;
   12c3c:	4b56      	ldr	r3, [pc, #344]	; (12d98 <main+0x2578>)
   12c3e:	681a      	ldr	r2, [r3, #0]
   12c40:	4b4a      	ldr	r3, [pc, #296]	; (12d6c <main+0x254c>)
   12c42:	1c10      	adds	r0, r2, #0
   12c44:	4798      	blx	r3
   12c46:	0002      	movs	r2, r0
   12c48:	000b      	movs	r3, r1
   12c4a:	4c49      	ldr	r4, [pc, #292]	; (12d70 <main+0x2550>)
   12c4c:	2000      	movs	r0, #0
   12c4e:	4949      	ldr	r1, [pc, #292]	; (12d74 <main+0x2554>)
   12c50:	47a0      	blx	r4
   12c52:	0003      	movs	r3, r0
   12c54:	000c      	movs	r4, r1
   12c56:	001d      	movs	r5, r3
   12c58:	0026      	movs	r6, r4
   12c5a:	4b41      	ldr	r3, [pc, #260]	; (12d60 <main+0x2540>)
   12c5c:	681a      	ldr	r2, [r3, #0]
   12c5e:	4b43      	ldr	r3, [pc, #268]	; (12d6c <main+0x254c>)
   12c60:	1c10      	adds	r0, r2, #0
   12c62:	4798      	blx	r3
   12c64:	0002      	movs	r2, r0
   12c66:	000b      	movs	r3, r1
   12c68:	4c43      	ldr	r4, [pc, #268]	; (12d78 <main+0x2558>)
   12c6a:	0028      	movs	r0, r5
   12c6c:	0031      	movs	r1, r6
   12c6e:	47a0      	blx	r4
   12c70:	0003      	movs	r3, r0
   12c72:	000c      	movs	r4, r1
   12c74:	0019      	movs	r1, r3
   12c76:	0022      	movs	r2, r4
   12c78:	4b40      	ldr	r3, [pc, #256]	; (12d7c <main+0x255c>)
   12c7a:	0008      	movs	r0, r1
   12c7c:	0011      	movs	r1, r2
   12c7e:	4798      	blx	r3
   12c80:	0002      	movs	r2, r0
   12c82:	4b3f      	ldr	r3, [pc, #252]	; (12d80 <main+0x2560>)
   12c84:	493f      	ldr	r1, [pc, #252]	; (12d84 <main+0x2564>)
   12c86:	0010      	movs	r0, r2
   12c88:	4798      	blx	r3
   12c8a:	000b      	movs	r3, r1
   12c8c:	001a      	movs	r2, r3
   12c8e:	4b3e      	ldr	r3, [pc, #248]	; (12d88 <main+0x2568>)
   12c90:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGY_max) * gyKalman) / 0x0FFFF;
   12c92:	4b41      	ldr	r3, [pc, #260]	; (12d98 <main+0x2578>)
   12c94:	681a      	ldr	r2, [r3, #0]
   12c96:	4b35      	ldr	r3, [pc, #212]	; (12d6c <main+0x254c>)
   12c98:	1c10      	adds	r0, r2, #0
   12c9a:	4798      	blx	r3
   12c9c:	0002      	movs	r2, r0
   12c9e:	000b      	movs	r3, r1
   12ca0:	4c33      	ldr	r4, [pc, #204]	; (12d70 <main+0x2550>)
   12ca2:	2000      	movs	r0, #0
   12ca4:	4933      	ldr	r1, [pc, #204]	; (12d74 <main+0x2554>)
   12ca6:	47a0      	blx	r4
   12ca8:	0003      	movs	r3, r0
   12caa:	000c      	movs	r4, r1
   12cac:	001d      	movs	r5, r3
   12cae:	0026      	movs	r6, r4
   12cb0:	4b2b      	ldr	r3, [pc, #172]	; (12d60 <main+0x2540>)
   12cb2:	681a      	ldr	r2, [r3, #0]
   12cb4:	4b2d      	ldr	r3, [pc, #180]	; (12d6c <main+0x254c>)
   12cb6:	1c10      	adds	r0, r2, #0
   12cb8:	4798      	blx	r3
   12cba:	0002      	movs	r2, r0
   12cbc:	000b      	movs	r3, r1
   12cbe:	4c2e      	ldr	r4, [pc, #184]	; (12d78 <main+0x2558>)
   12cc0:	0028      	movs	r0, r5
   12cc2:	0031      	movs	r1, r6
   12cc4:	47a0      	blx	r4
   12cc6:	0003      	movs	r3, r0
   12cc8:	000c      	movs	r4, r1
   12cca:	0019      	movs	r1, r3
   12ccc:	0022      	movs	r2, r4
   12cce:	4b2b      	ldr	r3, [pc, #172]	; (12d7c <main+0x255c>)
   12cd0:	0008      	movs	r0, r1
   12cd2:	0011      	movs	r1, r2
   12cd4:	4798      	blx	r3
   12cd6:	0002      	movs	r2, r0
   12cd8:	4b2c      	ldr	r3, [pc, #176]	; (12d8c <main+0x256c>)
   12cda:	492a      	ldr	r1, [pc, #168]	; (12d84 <main+0x2564>)
   12cdc:	0010      	movs	r0, r2
   12cde:	4798      	blx	r3
   12ce0:	0003      	movs	r3, r0
   12ce2:	b2da      	uxtb	r2, r3
   12ce4:	4b2a      	ldr	r3, [pc, #168]	; (12d90 <main+0x2570>)
   12ce6:	701a      	strb	r2, [r3, #0]
					}
				
					upColor = cycle_index * output_brightness;
   12ce8:	4b27      	ldr	r3, [pc, #156]	; (12d88 <main+0x2568>)
   12cea:	681a      	ldr	r2, [r3, #0]
   12cec:	4b2b      	ldr	r3, [pc, #172]	; (12d9c <main+0x257c>)
   12cee:	0010      	movs	r0, r2
   12cf0:	4798      	blx	r3
   12cf2:	4b2b      	ldr	r3, [pc, #172]	; (12da0 <main+0x2580>)
   12cf4:	681a      	ldr	r2, [r3, #0]
   12cf6:	4b2b      	ldr	r3, [pc, #172]	; (12da4 <main+0x2584>)
   12cf8:	1c11      	adds	r1, r2, #0
   12cfa:	4798      	blx	r3
   12cfc:	1c03      	adds	r3, r0, #0
   12cfe:	1c1a      	adds	r2, r3, #0
   12d00:	4b29      	ldr	r3, [pc, #164]	; (12da8 <main+0x2588>)
   12d02:	1c10      	adds	r0, r2, #0
   12d04:	4798      	blx	r3
   12d06:	0003      	movs	r3, r0
   12d08:	b29a      	uxth	r2, r3
   12d0a:	4b28      	ldr	r3, [pc, #160]	; (12dac <main+0x258c>)
   12d0c:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12d0e:	4b1e      	ldr	r3, [pc, #120]	; (12d88 <main+0x2568>)
   12d10:	681b      	ldr	r3, [r3, #0]
   12d12:	4a1c      	ldr	r2, [pc, #112]	; (12d84 <main+0x2564>)
   12d14:	1ad2      	subs	r2, r2, r3
   12d16:	4b21      	ldr	r3, [pc, #132]	; (12d9c <main+0x257c>)
   12d18:	0010      	movs	r0, r2
   12d1a:	4798      	blx	r3
   12d1c:	4b20      	ldr	r3, [pc, #128]	; (12da0 <main+0x2580>)
   12d1e:	681a      	ldr	r2, [r3, #0]
   12d20:	4b20      	ldr	r3, [pc, #128]	; (12da4 <main+0x2584>)
   12d22:	1c11      	adds	r1, r2, #0
   12d24:	4798      	blx	r3
   12d26:	1c03      	adds	r3, r0, #0
   12d28:	1c1a      	adds	r2, r3, #0
   12d2a:	4b1f      	ldr	r3, [pc, #124]	; (12da8 <main+0x2588>)
   12d2c:	1c10      	adds	r0, r2, #0
   12d2e:	4798      	blx	r3
   12d30:	0003      	movs	r3, r0
   12d32:	b29a      	uxth	r2, r3
   12d34:	4b1e      	ldr	r3, [pc, #120]	; (12db0 <main+0x2590>)
   12d36:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12d38:	4b1c      	ldr	r3, [pc, #112]	; (12dac <main+0x258c>)
   12d3a:	8819      	ldrh	r1, [r3, #0]
   12d3c:	4b1c      	ldr	r3, [pc, #112]	; (12db0 <main+0x2590>)
   12d3e:	881a      	ldrh	r2, [r3, #0]
   12d40:	4b13      	ldr	r3, [pc, #76]	; (12d90 <main+0x2570>)
   12d42:	781b      	ldrb	r3, [r3, #0]
   12d44:	4d1b      	ldr	r5, [pc, #108]	; (12db4 <main+0x2594>)
   12d46:	0038      	movs	r0, r7
   12d48:	4c1b      	ldr	r4, [pc, #108]	; (12db8 <main+0x2598>)
   12d4a:	47a0      	blx	r4
   12d4c:	003b      	movs	r3, r7
   12d4e:	0028      	movs	r0, r5
   12d50:	0019      	movs	r1, r3
   12d52:	230c      	movs	r3, #12
   12d54:	001a      	movs	r2, r3
   12d56:	4b19      	ldr	r3, [pc, #100]	; (12dbc <main+0x259c>)
   12d58:	4798      	blx	r3
					break;
   12d5a:	f000 fd2f 	bl	137bc <main+0x2f9c>
   12d5e:	46c0      	nop			; (mov r8, r8)
   12d60:	200003e0 	.word	0x200003e0
   12d64:	00014455 	.word	0x00014455
   12d68:	200000d4 	.word	0x200000d4
   12d6c:	00016e5d 	.word	0x00016e5d
   12d70:	0001596d 	.word	0x0001596d
   12d74:	4107ffe8 	.word	0x4107ffe8
   12d78:	000161d5 	.word	0x000161d5
   12d7c:	00016d01 	.word	0x00016d01
   12d80:	000143a9 	.word	0x000143a9
   12d84:	0000ffff 	.word	0x0000ffff
   12d88:	20000328 	.word	0x20000328
   12d8c:	000141dd 	.word	0x000141dd
   12d90:	20000326 	.word	0x20000326
   12d94:	00014491 	.word	0x00014491
   12d98:	200000d8 	.word	0x200000d8
   12d9c:	000152c1 	.word	0x000152c1
   12da0:	200003ec 	.word	0x200003ec
   12da4:	00014c69 	.word	0x00014c69
   12da8:	000144f9 	.word	0x000144f9
   12dac:	2000032c 	.word	0x2000032c
   12db0:	2000032e 	.word	0x2000032e
   12db4:	20000314 	.word	0x20000314
   12db8:	0000b479 	.word	0x0000b479
   12dbc:	000170a5 	.word	0x000170a5
				}
				case COLOR_PITCH_RATE:
				{
					if(gxKalman < 0)
   12dc0:	4bec      	ldr	r3, [pc, #944]	; (13174 <main+0x2954>)
   12dc2:	681a      	ldr	r2, [r3, #0]
   12dc4:	4bec      	ldr	r3, [pc, #944]	; (13178 <main+0x2958>)
   12dc6:	2100      	movs	r1, #0
   12dc8:	1c10      	adds	r0, r2, #0
   12dca:	4798      	blx	r3
   12dcc:	1e03      	subs	r3, r0, #0
   12dce:	d02a      	beq.n	12e26 <main+0x2606>
					cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) % 0x0FFFF;
   12dd0:	4bea      	ldr	r3, [pc, #936]	; (1317c <main+0x295c>)
   12dd2:	681a      	ldr	r2, [r3, #0]
   12dd4:	4bea      	ldr	r3, [pc, #936]	; (13180 <main+0x2960>)
   12dd6:	1c10      	adds	r0, r2, #0
   12dd8:	4798      	blx	r3
   12dda:	0002      	movs	r2, r0
   12ddc:	000b      	movs	r3, r1
   12dde:	4ce9      	ldr	r4, [pc, #932]	; (13184 <main+0x2964>)
   12de0:	2000      	movs	r0, #0
   12de2:	49e9      	ldr	r1, [pc, #932]	; (13188 <main+0x2968>)
   12de4:	47a0      	blx	r4
   12de6:	0003      	movs	r3, r0
   12de8:	000c      	movs	r4, r1
   12dea:	001d      	movs	r5, r3
   12dec:	0026      	movs	r6, r4
   12dee:	4be1      	ldr	r3, [pc, #900]	; (13174 <main+0x2954>)
   12df0:	681a      	ldr	r2, [r3, #0]
   12df2:	4be3      	ldr	r3, [pc, #908]	; (13180 <main+0x2960>)
   12df4:	1c10      	adds	r0, r2, #0
   12df6:	4798      	blx	r3
   12df8:	0002      	movs	r2, r0
   12dfa:	000b      	movs	r3, r1
   12dfc:	4ce3      	ldr	r4, [pc, #908]	; (1318c <main+0x296c>)
   12dfe:	0028      	movs	r0, r5
   12e00:	0031      	movs	r1, r6
   12e02:	47a0      	blx	r4
   12e04:	0003      	movs	r3, r0
   12e06:	000c      	movs	r4, r1
   12e08:	0019      	movs	r1, r3
   12e0a:	0022      	movs	r2, r4
   12e0c:	4be0      	ldr	r3, [pc, #896]	; (13190 <main+0x2970>)
   12e0e:	0008      	movs	r0, r1
   12e10:	0011      	movs	r1, r2
   12e12:	4798      	blx	r3
   12e14:	0002      	movs	r2, r0
   12e16:	4bdf      	ldr	r3, [pc, #892]	; (13194 <main+0x2974>)
   12e18:	49df      	ldr	r1, [pc, #892]	; (13198 <main+0x2978>)
   12e1a:	0010      	movs	r0, r2
   12e1c:	4798      	blx	r3
   12e1e:	000b      	movs	r3, r1
   12e20:	001a      	movs	r2, r3
   12e22:	4bde      	ldr	r3, [pc, #888]	; (1319c <main+0x297c>)
   12e24:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_min) * gxKalman) / 0x0FFFF;
   12e26:	4bd5      	ldr	r3, [pc, #852]	; (1317c <main+0x295c>)
   12e28:	681a      	ldr	r2, [r3, #0]
   12e2a:	4bd5      	ldr	r3, [pc, #852]	; (13180 <main+0x2960>)
   12e2c:	1c10      	adds	r0, r2, #0
   12e2e:	4798      	blx	r3
   12e30:	0002      	movs	r2, r0
   12e32:	000b      	movs	r3, r1
   12e34:	4cd3      	ldr	r4, [pc, #844]	; (13184 <main+0x2964>)
   12e36:	2000      	movs	r0, #0
   12e38:	49d3      	ldr	r1, [pc, #844]	; (13188 <main+0x2968>)
   12e3a:	47a0      	blx	r4
   12e3c:	0003      	movs	r3, r0
   12e3e:	000c      	movs	r4, r1
   12e40:	001d      	movs	r5, r3
   12e42:	0026      	movs	r6, r4
   12e44:	4bcb      	ldr	r3, [pc, #812]	; (13174 <main+0x2954>)
   12e46:	681a      	ldr	r2, [r3, #0]
   12e48:	4bcd      	ldr	r3, [pc, #820]	; (13180 <main+0x2960>)
   12e4a:	1c10      	adds	r0, r2, #0
   12e4c:	4798      	blx	r3
   12e4e:	0002      	movs	r2, r0
   12e50:	000b      	movs	r3, r1
   12e52:	4cce      	ldr	r4, [pc, #824]	; (1318c <main+0x296c>)
   12e54:	0028      	movs	r0, r5
   12e56:	0031      	movs	r1, r6
   12e58:	47a0      	blx	r4
   12e5a:	0003      	movs	r3, r0
   12e5c:	000c      	movs	r4, r1
   12e5e:	0019      	movs	r1, r3
   12e60:	0022      	movs	r2, r4
   12e62:	4bcb      	ldr	r3, [pc, #812]	; (13190 <main+0x2970>)
   12e64:	0008      	movs	r0, r1
   12e66:	0011      	movs	r1, r2
   12e68:	4798      	blx	r3
   12e6a:	0002      	movs	r2, r0
   12e6c:	4bcc      	ldr	r3, [pc, #816]	; (131a0 <main+0x2980>)
   12e6e:	49ca      	ldr	r1, [pc, #808]	; (13198 <main+0x2978>)
   12e70:	0010      	movs	r0, r2
   12e72:	4798      	blx	r3
   12e74:	0003      	movs	r3, r0
   12e76:	b2da      	uxtb	r2, r3
   12e78:	4bca      	ldr	r3, [pc, #808]	; (131a4 <main+0x2984>)
   12e7a:	701a      	strb	r2, [r3, #0]
					if(gxKalman >= 0){
   12e7c:	4bbd      	ldr	r3, [pc, #756]	; (13174 <main+0x2954>)
   12e7e:	681a      	ldr	r2, [r3, #0]
   12e80:	4bc9      	ldr	r3, [pc, #804]	; (131a8 <main+0x2988>)
   12e82:	2100      	movs	r1, #0
   12e84:	1c10      	adds	r0, r2, #0
   12e86:	4798      	blx	r3
   12e88:	1e03      	subs	r3, r0, #0
   12e8a:	d055      	beq.n	12f38 <main+0x2718>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) % 0x0FFFF;
   12e8c:	4bc7      	ldr	r3, [pc, #796]	; (131ac <main+0x298c>)
   12e8e:	681a      	ldr	r2, [r3, #0]
   12e90:	4bbb      	ldr	r3, [pc, #748]	; (13180 <main+0x2960>)
   12e92:	1c10      	adds	r0, r2, #0
   12e94:	4798      	blx	r3
   12e96:	0002      	movs	r2, r0
   12e98:	000b      	movs	r3, r1
   12e9a:	4cba      	ldr	r4, [pc, #744]	; (13184 <main+0x2964>)
   12e9c:	2000      	movs	r0, #0
   12e9e:	49ba      	ldr	r1, [pc, #744]	; (13188 <main+0x2968>)
   12ea0:	47a0      	blx	r4
   12ea2:	0003      	movs	r3, r0
   12ea4:	000c      	movs	r4, r1
   12ea6:	001d      	movs	r5, r3
   12ea8:	0026      	movs	r6, r4
   12eaa:	4bb2      	ldr	r3, [pc, #712]	; (13174 <main+0x2954>)
   12eac:	681a      	ldr	r2, [r3, #0]
   12eae:	4bb4      	ldr	r3, [pc, #720]	; (13180 <main+0x2960>)
   12eb0:	1c10      	adds	r0, r2, #0
   12eb2:	4798      	blx	r3
   12eb4:	0002      	movs	r2, r0
   12eb6:	000b      	movs	r3, r1
   12eb8:	4cb4      	ldr	r4, [pc, #720]	; (1318c <main+0x296c>)
   12eba:	0028      	movs	r0, r5
   12ebc:	0031      	movs	r1, r6
   12ebe:	47a0      	blx	r4
   12ec0:	0003      	movs	r3, r0
   12ec2:	000c      	movs	r4, r1
   12ec4:	0019      	movs	r1, r3
   12ec6:	0022      	movs	r2, r4
   12ec8:	4bb1      	ldr	r3, [pc, #708]	; (13190 <main+0x2970>)
   12eca:	0008      	movs	r0, r1
   12ecc:	0011      	movs	r1, r2
   12ece:	4798      	blx	r3
   12ed0:	0002      	movs	r2, r0
   12ed2:	4bb0      	ldr	r3, [pc, #704]	; (13194 <main+0x2974>)
   12ed4:	49b0      	ldr	r1, [pc, #704]	; (13198 <main+0x2978>)
   12ed6:	0010      	movs	r0, r2
   12ed8:	4798      	blx	r3
   12eda:	000b      	movs	r3, r1
   12edc:	001a      	movs	r2, r3
   12ede:	4baf      	ldr	r3, [pc, #700]	; (1319c <main+0x297c>)
   12ee0:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanGX_max) * gxKalman) / 0x0FFFF;
   12ee2:	4bb2      	ldr	r3, [pc, #712]	; (131ac <main+0x298c>)
   12ee4:	681a      	ldr	r2, [r3, #0]
   12ee6:	4ba6      	ldr	r3, [pc, #664]	; (13180 <main+0x2960>)
   12ee8:	1c10      	adds	r0, r2, #0
   12eea:	4798      	blx	r3
   12eec:	0002      	movs	r2, r0
   12eee:	000b      	movs	r3, r1
   12ef0:	4ca4      	ldr	r4, [pc, #656]	; (13184 <main+0x2964>)
   12ef2:	2000      	movs	r0, #0
   12ef4:	49a4      	ldr	r1, [pc, #656]	; (13188 <main+0x2968>)
   12ef6:	47a0      	blx	r4
   12ef8:	0003      	movs	r3, r0
   12efa:	000c      	movs	r4, r1
   12efc:	001d      	movs	r5, r3
   12efe:	0026      	movs	r6, r4
   12f00:	4b9c      	ldr	r3, [pc, #624]	; (13174 <main+0x2954>)
   12f02:	681a      	ldr	r2, [r3, #0]
   12f04:	4b9e      	ldr	r3, [pc, #632]	; (13180 <main+0x2960>)
   12f06:	1c10      	adds	r0, r2, #0
   12f08:	4798      	blx	r3
   12f0a:	0002      	movs	r2, r0
   12f0c:	000b      	movs	r3, r1
   12f0e:	4c9f      	ldr	r4, [pc, #636]	; (1318c <main+0x296c>)
   12f10:	0028      	movs	r0, r5
   12f12:	0031      	movs	r1, r6
   12f14:	47a0      	blx	r4
   12f16:	0003      	movs	r3, r0
   12f18:	000c      	movs	r4, r1
   12f1a:	0019      	movs	r1, r3
   12f1c:	0022      	movs	r2, r4
   12f1e:	4b9c      	ldr	r3, [pc, #624]	; (13190 <main+0x2970>)
   12f20:	0008      	movs	r0, r1
   12f22:	0011      	movs	r1, r2
   12f24:	4798      	blx	r3
   12f26:	0002      	movs	r2, r0
   12f28:	4b9d      	ldr	r3, [pc, #628]	; (131a0 <main+0x2980>)
   12f2a:	499b      	ldr	r1, [pc, #620]	; (13198 <main+0x2978>)
   12f2c:	0010      	movs	r0, r2
   12f2e:	4798      	blx	r3
   12f30:	0003      	movs	r3, r0
   12f32:	b2da      	uxtb	r2, r3
   12f34:	4b9b      	ldr	r3, [pc, #620]	; (131a4 <main+0x2984>)
   12f36:	701a      	strb	r2, [r3, #0]
					}
					
					upColor = cycle_index * output_brightness;
   12f38:	4b98      	ldr	r3, [pc, #608]	; (1319c <main+0x297c>)
   12f3a:	681a      	ldr	r2, [r3, #0]
   12f3c:	4b9c      	ldr	r3, [pc, #624]	; (131b0 <main+0x2990>)
   12f3e:	0010      	movs	r0, r2
   12f40:	4798      	blx	r3
   12f42:	4b9c      	ldr	r3, [pc, #624]	; (131b4 <main+0x2994>)
   12f44:	681a      	ldr	r2, [r3, #0]
   12f46:	4b9c      	ldr	r3, [pc, #624]	; (131b8 <main+0x2998>)
   12f48:	1c11      	adds	r1, r2, #0
   12f4a:	4798      	blx	r3
   12f4c:	1c03      	adds	r3, r0, #0
   12f4e:	1c1a      	adds	r2, r3, #0
   12f50:	4b9a      	ldr	r3, [pc, #616]	; (131bc <main+0x299c>)
   12f52:	1c10      	adds	r0, r2, #0
   12f54:	4798      	blx	r3
   12f56:	0003      	movs	r3, r0
   12f58:	b29a      	uxth	r2, r3
   12f5a:	4b99      	ldr	r3, [pc, #612]	; (131c0 <main+0x29a0>)
   12f5c:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   12f5e:	4b8f      	ldr	r3, [pc, #572]	; (1319c <main+0x297c>)
   12f60:	681b      	ldr	r3, [r3, #0]
   12f62:	4a8d      	ldr	r2, [pc, #564]	; (13198 <main+0x2978>)
   12f64:	1ad2      	subs	r2, r2, r3
   12f66:	4b92      	ldr	r3, [pc, #584]	; (131b0 <main+0x2990>)
   12f68:	0010      	movs	r0, r2
   12f6a:	4798      	blx	r3
   12f6c:	4b91      	ldr	r3, [pc, #580]	; (131b4 <main+0x2994>)
   12f6e:	681a      	ldr	r2, [r3, #0]
   12f70:	4b91      	ldr	r3, [pc, #580]	; (131b8 <main+0x2998>)
   12f72:	1c11      	adds	r1, r2, #0
   12f74:	4798      	blx	r3
   12f76:	1c03      	adds	r3, r0, #0
   12f78:	1c1a      	adds	r2, r3, #0
   12f7a:	4b90      	ldr	r3, [pc, #576]	; (131bc <main+0x299c>)
   12f7c:	1c10      	adds	r0, r2, #0
   12f7e:	4798      	blx	r3
   12f80:	0003      	movs	r3, r0
   12f82:	b29a      	uxth	r2, r3
   12f84:	4b8f      	ldr	r3, [pc, #572]	; (131c4 <main+0x29a4>)
   12f86:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   12f88:	4b8d      	ldr	r3, [pc, #564]	; (131c0 <main+0x29a0>)
   12f8a:	8819      	ldrh	r1, [r3, #0]
   12f8c:	4b8d      	ldr	r3, [pc, #564]	; (131c4 <main+0x29a4>)
   12f8e:	881a      	ldrh	r2, [r3, #0]
   12f90:	4b84      	ldr	r3, [pc, #528]	; (131a4 <main+0x2984>)
   12f92:	781b      	ldrb	r3, [r3, #0]
   12f94:	4d8c      	ldr	r5, [pc, #560]	; (131c8 <main+0x29a8>)
   12f96:	0038      	movs	r0, r7
   12f98:	4c8c      	ldr	r4, [pc, #560]	; (131cc <main+0x29ac>)
   12f9a:	47a0      	blx	r4
   12f9c:	003b      	movs	r3, r7
   12f9e:	0028      	movs	r0, r5
   12fa0:	0019      	movs	r1, r3
   12fa2:	230c      	movs	r3, #12
   12fa4:	001a      	movs	r2, r3
   12fa6:	4b8a      	ldr	r3, [pc, #552]	; (131d0 <main+0x29b0>)
   12fa8:	4798      	blx	r3
					break;
   12faa:	f000 fc07 	bl	137bc <main+0x2f9c>
				}
				case COLOR_THROTTLE:
				{
					cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 256.0) * remote_y) % 0x0FFFF;
   12fae:	4b89      	ldr	r3, [pc, #548]	; (131d4 <main+0x29b4>)
   12fb0:	781b      	ldrb	r3, [r3, #0]
   12fb2:	001a      	movs	r2, r3
   12fb4:	4b88      	ldr	r3, [pc, #544]	; (131d8 <main+0x29b8>)
   12fb6:	0010      	movs	r0, r2
   12fb8:	4798      	blx	r3
   12fba:	4c74      	ldr	r4, [pc, #464]	; (1318c <main+0x296c>)
   12fbc:	2200      	movs	r2, #0
   12fbe:	4b87      	ldr	r3, [pc, #540]	; (131dc <main+0x29bc>)
   12fc0:	47a0      	blx	r4
   12fc2:	0003      	movs	r3, r0
   12fc4:	000c      	movs	r4, r1
   12fc6:	0019      	movs	r1, r3
   12fc8:	0022      	movs	r2, r4
   12fca:	4b71      	ldr	r3, [pc, #452]	; (13190 <main+0x2970>)
   12fcc:	0008      	movs	r0, r1
   12fce:	0011      	movs	r1, r2
   12fd0:	4798      	blx	r3
   12fd2:	0002      	movs	r2, r0
   12fd4:	4b6f      	ldr	r3, [pc, #444]	; (13194 <main+0x2974>)
   12fd6:	4970      	ldr	r1, [pc, #448]	; (13198 <main+0x2978>)
   12fd8:	0010      	movs	r0, r2
   12fda:	4798      	blx	r3
   12fdc:	000b      	movs	r3, r1
   12fde:	001a      	movs	r2, r3
   12fe0:	4b6e      	ldr	r3, [pc, #440]	; (1319c <main+0x297c>)
   12fe2:	601a      	str	r2, [r3, #0]
					cycle = (int)(((((float)0x0FFFF) * 3.0) / 256.0) * remote_y) / 0x0FFFF;
   12fe4:	4b7b      	ldr	r3, [pc, #492]	; (131d4 <main+0x29b4>)
   12fe6:	781b      	ldrb	r3, [r3, #0]
   12fe8:	001a      	movs	r2, r3
   12fea:	4b7b      	ldr	r3, [pc, #492]	; (131d8 <main+0x29b8>)
   12fec:	0010      	movs	r0, r2
   12fee:	4798      	blx	r3
   12ff0:	4c66      	ldr	r4, [pc, #408]	; (1318c <main+0x296c>)
   12ff2:	2200      	movs	r2, #0
   12ff4:	4b79      	ldr	r3, [pc, #484]	; (131dc <main+0x29bc>)
   12ff6:	47a0      	blx	r4
   12ff8:	0003      	movs	r3, r0
   12ffa:	000c      	movs	r4, r1
   12ffc:	0019      	movs	r1, r3
   12ffe:	0022      	movs	r2, r4
   13000:	4b63      	ldr	r3, [pc, #396]	; (13190 <main+0x2970>)
   13002:	0008      	movs	r0, r1
   13004:	0011      	movs	r1, r2
   13006:	4798      	blx	r3
   13008:	0002      	movs	r2, r0
   1300a:	4b65      	ldr	r3, [pc, #404]	; (131a0 <main+0x2980>)
   1300c:	4962      	ldr	r1, [pc, #392]	; (13198 <main+0x2978>)
   1300e:	0010      	movs	r0, r2
   13010:	4798      	blx	r3
   13012:	0003      	movs	r3, r0
   13014:	b2da      	uxtb	r2, r3
   13016:	4b63      	ldr	r3, [pc, #396]	; (131a4 <main+0x2984>)
   13018:	701a      	strb	r2, [r3, #0]
					upColor = cycle_index * output_brightness;
   1301a:	4b60      	ldr	r3, [pc, #384]	; (1319c <main+0x297c>)
   1301c:	681a      	ldr	r2, [r3, #0]
   1301e:	4b64      	ldr	r3, [pc, #400]	; (131b0 <main+0x2990>)
   13020:	0010      	movs	r0, r2
   13022:	4798      	blx	r3
   13024:	4b63      	ldr	r3, [pc, #396]	; (131b4 <main+0x2994>)
   13026:	681a      	ldr	r2, [r3, #0]
   13028:	4b63      	ldr	r3, [pc, #396]	; (131b8 <main+0x2998>)
   1302a:	1c11      	adds	r1, r2, #0
   1302c:	4798      	blx	r3
   1302e:	1c03      	adds	r3, r0, #0
   13030:	1c1a      	adds	r2, r3, #0
   13032:	4b62      	ldr	r3, [pc, #392]	; (131bc <main+0x299c>)
   13034:	1c10      	adds	r0, r2, #0
   13036:	4798      	blx	r3
   13038:	0003      	movs	r3, r0
   1303a:	b29a      	uxth	r2, r3
   1303c:	4b60      	ldr	r3, [pc, #384]	; (131c0 <main+0x29a0>)
   1303e:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13040:	4b56      	ldr	r3, [pc, #344]	; (1319c <main+0x297c>)
   13042:	681b      	ldr	r3, [r3, #0]
   13044:	4a54      	ldr	r2, [pc, #336]	; (13198 <main+0x2978>)
   13046:	1ad2      	subs	r2, r2, r3
   13048:	4b59      	ldr	r3, [pc, #356]	; (131b0 <main+0x2990>)
   1304a:	0010      	movs	r0, r2
   1304c:	4798      	blx	r3
   1304e:	4b59      	ldr	r3, [pc, #356]	; (131b4 <main+0x2994>)
   13050:	681a      	ldr	r2, [r3, #0]
   13052:	4b59      	ldr	r3, [pc, #356]	; (131b8 <main+0x2998>)
   13054:	1c11      	adds	r1, r2, #0
   13056:	4798      	blx	r3
   13058:	1c03      	adds	r3, r0, #0
   1305a:	1c1a      	adds	r2, r3, #0
   1305c:	4b57      	ldr	r3, [pc, #348]	; (131bc <main+0x299c>)
   1305e:	1c10      	adds	r0, r2, #0
   13060:	4798      	blx	r3
   13062:	0003      	movs	r3, r0
   13064:	b29a      	uxth	r2, r3
   13066:	4b57      	ldr	r3, [pc, #348]	; (131c4 <main+0x29a4>)
   13068:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   1306a:	4b55      	ldr	r3, [pc, #340]	; (131c0 <main+0x29a0>)
   1306c:	8819      	ldrh	r1, [r3, #0]
   1306e:	4b55      	ldr	r3, [pc, #340]	; (131c4 <main+0x29a4>)
   13070:	881a      	ldrh	r2, [r3, #0]
   13072:	4b4c      	ldr	r3, [pc, #304]	; (131a4 <main+0x2984>)
   13074:	781b      	ldrb	r3, [r3, #0]
   13076:	4d54      	ldr	r5, [pc, #336]	; (131c8 <main+0x29a8>)
   13078:	0038      	movs	r0, r7
   1307a:	4c54      	ldr	r4, [pc, #336]	; (131cc <main+0x29ac>)
   1307c:	47a0      	blx	r4
   1307e:	003b      	movs	r3, r7
   13080:	0028      	movs	r0, r5
   13082:	0019      	movs	r1, r3
   13084:	230c      	movs	r3, #12
   13086:	001a      	movs	r2, r3
   13088:	4b51      	ldr	r3, [pc, #324]	; (131d0 <main+0x29b0>)
   1308a:	4798      	blx	r3

					break;
   1308c:	e396      	b.n	137bc <main+0x2f9c>
				}
				case COLOR_RPM:	
				{				
					if(latest_vesc_vals.rpm != 0){
   1308e:	4b54      	ldr	r3, [pc, #336]	; (131e0 <main+0x29c0>)
   13090:	691b      	ldr	r3, [r3, #16]
   13092:	2b00      	cmp	r3, #0
   13094:	d100      	bne.n	13098 <main+0x2878>
   13096:	e0a9      	b.n	131ec <main+0x29cc>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)abs(latest_vesc_vals.rpm)) % 0x0FFFF;
   13098:	4b52      	ldr	r3, [pc, #328]	; (131e4 <main+0x29c4>)
   1309a:	699a      	ldr	r2, [r3, #24]
   1309c:	4b52      	ldr	r3, [pc, #328]	; (131e8 <main+0x29c8>)
   1309e:	0010      	movs	r0, r2
   130a0:	4798      	blx	r3
   130a2:	1c02      	adds	r2, r0, #0
   130a4:	4b36      	ldr	r3, [pc, #216]	; (13180 <main+0x2960>)
   130a6:	1c10      	adds	r0, r2, #0
   130a8:	4798      	blx	r3
   130aa:	0002      	movs	r2, r0
   130ac:	000b      	movs	r3, r1
   130ae:	4c35      	ldr	r4, [pc, #212]	; (13184 <main+0x2964>)
   130b0:	2000      	movs	r0, #0
   130b2:	4935      	ldr	r1, [pc, #212]	; (13188 <main+0x2968>)
   130b4:	47a0      	blx	r4
   130b6:	0003      	movs	r3, r0
   130b8:	000c      	movs	r4, r1
   130ba:	001d      	movs	r5, r3
   130bc:	0026      	movs	r6, r4
   130be:	4b48      	ldr	r3, [pc, #288]	; (131e0 <main+0x29c0>)
   130c0:	691b      	ldr	r3, [r3, #16]
   130c2:	17d9      	asrs	r1, r3, #31
   130c4:	185a      	adds	r2, r3, r1
   130c6:	404a      	eors	r2, r1
   130c8:	4b47      	ldr	r3, [pc, #284]	; (131e8 <main+0x29c8>)
   130ca:	0010      	movs	r0, r2
   130cc:	4798      	blx	r3
   130ce:	1c02      	adds	r2, r0, #0
   130d0:	4b2b      	ldr	r3, [pc, #172]	; (13180 <main+0x2960>)
   130d2:	1c10      	adds	r0, r2, #0
   130d4:	4798      	blx	r3
   130d6:	0002      	movs	r2, r0
   130d8:	000b      	movs	r3, r1
   130da:	4c2c      	ldr	r4, [pc, #176]	; (1318c <main+0x296c>)
   130dc:	0028      	movs	r0, r5
   130de:	0031      	movs	r1, r6
   130e0:	47a0      	blx	r4
   130e2:	0003      	movs	r3, r0
   130e4:	000c      	movs	r4, r1
   130e6:	0019      	movs	r1, r3
   130e8:	0022      	movs	r2, r4
   130ea:	4b29      	ldr	r3, [pc, #164]	; (13190 <main+0x2970>)
   130ec:	0008      	movs	r0, r1
   130ee:	0011      	movs	r1, r2
   130f0:	4798      	blx	r3
   130f2:	0002      	movs	r2, r0
   130f4:	4b27      	ldr	r3, [pc, #156]	; (13194 <main+0x2974>)
   130f6:	4928      	ldr	r1, [pc, #160]	; (13198 <main+0x2978>)
   130f8:	0010      	movs	r0, r2
   130fa:	4798      	blx	r3
   130fc:	000b      	movs	r3, r1
   130fe:	001a      	movs	r2, r3
   13100:	4b26      	ldr	r3, [pc, #152]	; (1319c <main+0x297c>)
   13102:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / (float)mcconf_limits.max_erpm) * (float)abs(latest_vesc_vals.rpm)) / 0x0FFFF;
   13104:	4b37      	ldr	r3, [pc, #220]	; (131e4 <main+0x29c4>)
   13106:	699a      	ldr	r2, [r3, #24]
   13108:	4b37      	ldr	r3, [pc, #220]	; (131e8 <main+0x29c8>)
   1310a:	0010      	movs	r0, r2
   1310c:	4798      	blx	r3
   1310e:	1c02      	adds	r2, r0, #0
   13110:	4b1b      	ldr	r3, [pc, #108]	; (13180 <main+0x2960>)
   13112:	1c10      	adds	r0, r2, #0
   13114:	4798      	blx	r3
   13116:	0002      	movs	r2, r0
   13118:	000b      	movs	r3, r1
   1311a:	4c1a      	ldr	r4, [pc, #104]	; (13184 <main+0x2964>)
   1311c:	2000      	movs	r0, #0
   1311e:	491a      	ldr	r1, [pc, #104]	; (13188 <main+0x2968>)
   13120:	47a0      	blx	r4
   13122:	0003      	movs	r3, r0
   13124:	000c      	movs	r4, r1
   13126:	001d      	movs	r5, r3
   13128:	0026      	movs	r6, r4
   1312a:	4b2d      	ldr	r3, [pc, #180]	; (131e0 <main+0x29c0>)
   1312c:	691b      	ldr	r3, [r3, #16]
   1312e:	17d9      	asrs	r1, r3, #31
   13130:	185a      	adds	r2, r3, r1
   13132:	404a      	eors	r2, r1
   13134:	4b2c      	ldr	r3, [pc, #176]	; (131e8 <main+0x29c8>)
   13136:	0010      	movs	r0, r2
   13138:	4798      	blx	r3
   1313a:	1c02      	adds	r2, r0, #0
   1313c:	4b10      	ldr	r3, [pc, #64]	; (13180 <main+0x2960>)
   1313e:	1c10      	adds	r0, r2, #0
   13140:	4798      	blx	r3
   13142:	0002      	movs	r2, r0
   13144:	000b      	movs	r3, r1
   13146:	4c11      	ldr	r4, [pc, #68]	; (1318c <main+0x296c>)
   13148:	0028      	movs	r0, r5
   1314a:	0031      	movs	r1, r6
   1314c:	47a0      	blx	r4
   1314e:	0003      	movs	r3, r0
   13150:	000c      	movs	r4, r1
   13152:	0019      	movs	r1, r3
   13154:	0022      	movs	r2, r4
   13156:	4b0e      	ldr	r3, [pc, #56]	; (13190 <main+0x2970>)
   13158:	0008      	movs	r0, r1
   1315a:	0011      	movs	r1, r2
   1315c:	4798      	blx	r3
   1315e:	0002      	movs	r2, r0
   13160:	4b0f      	ldr	r3, [pc, #60]	; (131a0 <main+0x2980>)
   13162:	490d      	ldr	r1, [pc, #52]	; (13198 <main+0x2978>)
   13164:	0010      	movs	r0, r2
   13166:	4798      	blx	r3
   13168:	0003      	movs	r3, r0
   1316a:	b2da      	uxtb	r2, r3
   1316c:	4b0d      	ldr	r3, [pc, #52]	; (131a4 <main+0x2984>)
   1316e:	701a      	strb	r2, [r3, #0]
   13170:	e042      	b.n	131f8 <main+0x29d8>
   13172:	46c0      	nop			; (mov r8, r8)
   13174:	200003dc 	.word	0x200003dc
   13178:	00014455 	.word	0x00014455
   1317c:	200000cc 	.word	0x200000cc
   13180:	00016e5d 	.word	0x00016e5d
   13184:	0001596d 	.word	0x0001596d
   13188:	4107ffe8 	.word	0x4107ffe8
   1318c:	000161d5 	.word	0x000161d5
   13190:	00016d01 	.word	0x00016d01
   13194:	000143a9 	.word	0x000143a9
   13198:	0000ffff 	.word	0x0000ffff
   1319c:	20000328 	.word	0x20000328
   131a0:	000141dd 	.word	0x000141dd
   131a4:	20000326 	.word	0x20000326
   131a8:	00014491 	.word	0x00014491
   131ac:	200000d0 	.word	0x200000d0
   131b0:	000152c1 	.word	0x000152c1
   131b4:	200003ec 	.word	0x200003ec
   131b8:	00014c69 	.word	0x00014c69
   131bc:	000144f9 	.word	0x000144f9
   131c0:	2000032c 	.word	0x2000032c
   131c4:	2000032e 	.word	0x2000032e
   131c8:	20000314 	.word	0x20000314
   131cc:	0000b479 	.word	0x0000b479
   131d0:	000170a5 	.word	0x000170a5
   131d4:	2000030a 	.word	0x2000030a
   131d8:	00016d69 	.word	0x00016d69
   131dc:	4087ffe8 	.word	0x4087ffe8
   131e0:	20000958 	.word	0x20000958
   131e4:	20000fd4 	.word	0x20000fd4
   131e8:	00015221 	.word	0x00015221
					}
					else{
						cycle_index = 0;
   131ec:	4be2      	ldr	r3, [pc, #904]	; (13578 <main+0x2d58>)
   131ee:	2200      	movs	r2, #0
   131f0:	601a      	str	r2, [r3, #0]
						cycle = 0;
   131f2:	4be2      	ldr	r3, [pc, #904]	; (1357c <main+0x2d5c>)
   131f4:	2200      	movs	r2, #0
   131f6:	701a      	strb	r2, [r3, #0]
					}
					upColor = cycle_index * output_brightness;
   131f8:	4bdf      	ldr	r3, [pc, #892]	; (13578 <main+0x2d58>)
   131fa:	681a      	ldr	r2, [r3, #0]
   131fc:	4be0      	ldr	r3, [pc, #896]	; (13580 <main+0x2d60>)
   131fe:	0010      	movs	r0, r2
   13200:	4798      	blx	r3
   13202:	4be0      	ldr	r3, [pc, #896]	; (13584 <main+0x2d64>)
   13204:	681a      	ldr	r2, [r3, #0]
   13206:	4be0      	ldr	r3, [pc, #896]	; (13588 <main+0x2d68>)
   13208:	1c11      	adds	r1, r2, #0
   1320a:	4798      	blx	r3
   1320c:	1c03      	adds	r3, r0, #0
   1320e:	1c1a      	adds	r2, r3, #0
   13210:	4bde      	ldr	r3, [pc, #888]	; (1358c <main+0x2d6c>)
   13212:	1c10      	adds	r0, r2, #0
   13214:	4798      	blx	r3
   13216:	0003      	movs	r3, r0
   13218:	b29a      	uxth	r2, r3
   1321a:	4bdd      	ldr	r3, [pc, #884]	; (13590 <main+0x2d70>)
   1321c:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   1321e:	4bd6      	ldr	r3, [pc, #856]	; (13578 <main+0x2d58>)
   13220:	681b      	ldr	r3, [r3, #0]
   13222:	4adc      	ldr	r2, [pc, #880]	; (13594 <main+0x2d74>)
   13224:	1ad2      	subs	r2, r2, r3
   13226:	4bd6      	ldr	r3, [pc, #856]	; (13580 <main+0x2d60>)
   13228:	0010      	movs	r0, r2
   1322a:	4798      	blx	r3
   1322c:	4bd5      	ldr	r3, [pc, #852]	; (13584 <main+0x2d64>)
   1322e:	681a      	ldr	r2, [r3, #0]
   13230:	4bd5      	ldr	r3, [pc, #852]	; (13588 <main+0x2d68>)
   13232:	1c11      	adds	r1, r2, #0
   13234:	4798      	blx	r3
   13236:	1c03      	adds	r3, r0, #0
   13238:	1c1a      	adds	r2, r3, #0
   1323a:	4bd4      	ldr	r3, [pc, #848]	; (1358c <main+0x2d6c>)
   1323c:	1c10      	adds	r0, r2, #0
   1323e:	4798      	blx	r3
   13240:	0003      	movs	r3, r0
   13242:	b29a      	uxth	r2, r3
   13244:	4bd4      	ldr	r3, [pc, #848]	; (13598 <main+0x2d78>)
   13246:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   13248:	4bd1      	ldr	r3, [pc, #836]	; (13590 <main+0x2d70>)
   1324a:	8819      	ldrh	r1, [r3, #0]
   1324c:	4bd2      	ldr	r3, [pc, #840]	; (13598 <main+0x2d78>)
   1324e:	881a      	ldrh	r2, [r3, #0]
   13250:	4bca      	ldr	r3, [pc, #808]	; (1357c <main+0x2d5c>)
   13252:	781b      	ldrb	r3, [r3, #0]
   13254:	4dd1      	ldr	r5, [pc, #836]	; (1359c <main+0x2d7c>)
   13256:	0038      	movs	r0, r7
   13258:	4cd1      	ldr	r4, [pc, #836]	; (135a0 <main+0x2d80>)
   1325a:	47a0      	blx	r4
   1325c:	003b      	movs	r3, r7
   1325e:	0028      	movs	r0, r5
   13260:	0019      	movs	r1, r3
   13262:	230c      	movs	r3, #12
   13264:	001a      	movs	r2, r3
   13266:	4bcf      	ldr	r3, [pc, #828]	; (135a4 <main+0x2d84>)
   13268:	4798      	blx	r3
					break;
   1326a:	e2a7      	b.n	137bc <main+0x2f9c>
				}
				case COLOR_X_ACCEL:
				{
					if(axKalman < 0){
   1326c:	4bce      	ldr	r3, [pc, #824]	; (135a8 <main+0x2d88>)
   1326e:	681a      	ldr	r2, [r3, #0]
   13270:	4bce      	ldr	r3, [pc, #824]	; (135ac <main+0x2d8c>)
   13272:	2100      	movs	r1, #0
   13274:	1c10      	adds	r0, r2, #0
   13276:	4798      	blx	r3
   13278:	1e03      	subs	r3, r0, #0
   1327a:	d040      	beq.n	132fe <main+0x2ade>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
   1327c:	4bca      	ldr	r3, [pc, #808]	; (135a8 <main+0x2d88>)
   1327e:	681a      	ldr	r2, [r3, #0]
   13280:	4bcb      	ldr	r3, [pc, #812]	; (135b0 <main+0x2d90>)
   13282:	49cc      	ldr	r1, [pc, #816]	; (135b4 <main+0x2d94>)
   13284:	1c10      	adds	r0, r2, #0
   13286:	4798      	blx	r3
   13288:	1c03      	adds	r3, r0, #0
   1328a:	1c1a      	adds	r2, r3, #0
   1328c:	4bca      	ldr	r3, [pc, #808]	; (135b8 <main+0x2d98>)
   1328e:	1c10      	adds	r0, r2, #0
   13290:	4798      	blx	r3
   13292:	4cca      	ldr	r4, [pc, #808]	; (135bc <main+0x2d9c>)
   13294:	4aca      	ldr	r2, [pc, #808]	; (135c0 <main+0x2da0>)
   13296:	4bcb      	ldr	r3, [pc, #812]	; (135c4 <main+0x2da4>)
   13298:	47a0      	blx	r4
   1329a:	0003      	movs	r3, r0
   1329c:	000c      	movs	r4, r1
   1329e:	0019      	movs	r1, r3
   132a0:	0022      	movs	r2, r4
   132a2:	4bc9      	ldr	r3, [pc, #804]	; (135c8 <main+0x2da8>)
   132a4:	0008      	movs	r0, r1
   132a6:	0011      	movs	r1, r2
   132a8:	4798      	blx	r3
   132aa:	0002      	movs	r2, r0
   132ac:	4bc7      	ldr	r3, [pc, #796]	; (135cc <main+0x2dac>)
   132ae:	49b9      	ldr	r1, [pc, #740]	; (13594 <main+0x2d74>)
   132b0:	0010      	movs	r0, r2
   132b2:	4798      	blx	r3
   132b4:	000b      	movs	r3, r1
   132b6:	001a      	movs	r2, r3
   132b8:	4baf      	ldr	r3, [pc, #700]	; (13578 <main+0x2d58>)
   132ba:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
   132bc:	4bba      	ldr	r3, [pc, #744]	; (135a8 <main+0x2d88>)
   132be:	681a      	ldr	r2, [r3, #0]
   132c0:	4bbb      	ldr	r3, [pc, #748]	; (135b0 <main+0x2d90>)
   132c2:	49bc      	ldr	r1, [pc, #752]	; (135b4 <main+0x2d94>)
   132c4:	1c10      	adds	r0, r2, #0
   132c6:	4798      	blx	r3
   132c8:	1c03      	adds	r3, r0, #0
   132ca:	1c1a      	adds	r2, r3, #0
   132cc:	4bba      	ldr	r3, [pc, #744]	; (135b8 <main+0x2d98>)
   132ce:	1c10      	adds	r0, r2, #0
   132d0:	4798      	blx	r3
   132d2:	4cba      	ldr	r4, [pc, #744]	; (135bc <main+0x2d9c>)
   132d4:	4aba      	ldr	r2, [pc, #744]	; (135c0 <main+0x2da0>)
   132d6:	4bbb      	ldr	r3, [pc, #748]	; (135c4 <main+0x2da4>)
   132d8:	47a0      	blx	r4
   132da:	0003      	movs	r3, r0
   132dc:	000c      	movs	r4, r1
   132de:	0019      	movs	r1, r3
   132e0:	0022      	movs	r2, r4
   132e2:	4bb9      	ldr	r3, [pc, #740]	; (135c8 <main+0x2da8>)
   132e4:	0008      	movs	r0, r1
   132e6:	0011      	movs	r1, r2
   132e8:	4798      	blx	r3
   132ea:	0002      	movs	r2, r0
   132ec:	4bb8      	ldr	r3, [pc, #736]	; (135d0 <main+0x2db0>)
   132ee:	49a9      	ldr	r1, [pc, #676]	; (13594 <main+0x2d74>)
   132f0:	0010      	movs	r0, r2
   132f2:	4798      	blx	r3
   132f4:	0003      	movs	r3, r0
   132f6:	b2da      	uxtb	r2, r3
   132f8:	4ba0      	ldr	r3, [pc, #640]	; (1357c <main+0x2d5c>)
   132fa:	701a      	strb	r2, [r3, #0]
   132fc:	e03f      	b.n	1337e <main+0x2b5e>
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) % 0x0FFFF;
   132fe:	4baa      	ldr	r3, [pc, #680]	; (135a8 <main+0x2d88>)
   13300:	681a      	ldr	r2, [r3, #0]
   13302:	4bab      	ldr	r3, [pc, #684]	; (135b0 <main+0x2d90>)
   13304:	49ab      	ldr	r1, [pc, #684]	; (135b4 <main+0x2d94>)
   13306:	1c10      	adds	r0, r2, #0
   13308:	4798      	blx	r3
   1330a:	1c03      	adds	r3, r0, #0
   1330c:	1c1a      	adds	r2, r3, #0
   1330e:	4baa      	ldr	r3, [pc, #680]	; (135b8 <main+0x2d98>)
   13310:	1c10      	adds	r0, r2, #0
   13312:	4798      	blx	r3
   13314:	4ca9      	ldr	r4, [pc, #676]	; (135bc <main+0x2d9c>)
   13316:	4aaa      	ldr	r2, [pc, #680]	; (135c0 <main+0x2da0>)
   13318:	4baa      	ldr	r3, [pc, #680]	; (135c4 <main+0x2da4>)
   1331a:	47a0      	blx	r4
   1331c:	0003      	movs	r3, r0
   1331e:	000c      	movs	r4, r1
   13320:	0019      	movs	r1, r3
   13322:	0022      	movs	r2, r4
   13324:	4ba8      	ldr	r3, [pc, #672]	; (135c8 <main+0x2da8>)
   13326:	0008      	movs	r0, r1
   13328:	0011      	movs	r1, r2
   1332a:	4798      	blx	r3
   1332c:	0002      	movs	r2, r0
   1332e:	4ba7      	ldr	r3, [pc, #668]	; (135cc <main+0x2dac>)
   13330:	4998      	ldr	r1, [pc, #608]	; (13594 <main+0x2d74>)
   13332:	0010      	movs	r0, r2
   13334:	4798      	blx	r3
   13336:	000b      	movs	r3, r1
   13338:	001a      	movs	r2, r3
   1333a:	4b8f      	ldr	r3, [pc, #572]	; (13578 <main+0x2d58>)
   1333c:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (axKalman+1500)) / 0x0FFFF;
   1333e:	4b9a      	ldr	r3, [pc, #616]	; (135a8 <main+0x2d88>)
   13340:	681a      	ldr	r2, [r3, #0]
   13342:	4b9b      	ldr	r3, [pc, #620]	; (135b0 <main+0x2d90>)
   13344:	499b      	ldr	r1, [pc, #620]	; (135b4 <main+0x2d94>)
   13346:	1c10      	adds	r0, r2, #0
   13348:	4798      	blx	r3
   1334a:	1c03      	adds	r3, r0, #0
   1334c:	1c1a      	adds	r2, r3, #0
   1334e:	4b9a      	ldr	r3, [pc, #616]	; (135b8 <main+0x2d98>)
   13350:	1c10      	adds	r0, r2, #0
   13352:	4798      	blx	r3
   13354:	4c99      	ldr	r4, [pc, #612]	; (135bc <main+0x2d9c>)
   13356:	4a9a      	ldr	r2, [pc, #616]	; (135c0 <main+0x2da0>)
   13358:	4b9a      	ldr	r3, [pc, #616]	; (135c4 <main+0x2da4>)
   1335a:	47a0      	blx	r4
   1335c:	0003      	movs	r3, r0
   1335e:	000c      	movs	r4, r1
   13360:	0019      	movs	r1, r3
   13362:	0022      	movs	r2, r4
   13364:	4b98      	ldr	r3, [pc, #608]	; (135c8 <main+0x2da8>)
   13366:	0008      	movs	r0, r1
   13368:	0011      	movs	r1, r2
   1336a:	4798      	blx	r3
   1336c:	0002      	movs	r2, r0
   1336e:	4b98      	ldr	r3, [pc, #608]	; (135d0 <main+0x2db0>)
   13370:	4988      	ldr	r1, [pc, #544]	; (13594 <main+0x2d74>)
   13372:	0010      	movs	r0, r2
   13374:	4798      	blx	r3
   13376:	0003      	movs	r3, r0
   13378:	b2da      	uxtb	r2, r3
   1337a:	4b80      	ldr	r3, [pc, #512]	; (1357c <main+0x2d5c>)
   1337c:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   1337e:	4b7e      	ldr	r3, [pc, #504]	; (13578 <main+0x2d58>)
   13380:	681a      	ldr	r2, [r3, #0]
   13382:	4b7f      	ldr	r3, [pc, #508]	; (13580 <main+0x2d60>)
   13384:	0010      	movs	r0, r2
   13386:	4798      	blx	r3
   13388:	4b7e      	ldr	r3, [pc, #504]	; (13584 <main+0x2d64>)
   1338a:	681a      	ldr	r2, [r3, #0]
   1338c:	4b7e      	ldr	r3, [pc, #504]	; (13588 <main+0x2d68>)
   1338e:	1c11      	adds	r1, r2, #0
   13390:	4798      	blx	r3
   13392:	1c03      	adds	r3, r0, #0
   13394:	1c1a      	adds	r2, r3, #0
   13396:	4b7d      	ldr	r3, [pc, #500]	; (1358c <main+0x2d6c>)
   13398:	1c10      	adds	r0, r2, #0
   1339a:	4798      	blx	r3
   1339c:	0003      	movs	r3, r0
   1339e:	b29a      	uxth	r2, r3
   133a0:	4b7b      	ldr	r3, [pc, #492]	; (13590 <main+0x2d70>)
   133a2:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   133a4:	4b74      	ldr	r3, [pc, #464]	; (13578 <main+0x2d58>)
   133a6:	681b      	ldr	r3, [r3, #0]
   133a8:	4a7a      	ldr	r2, [pc, #488]	; (13594 <main+0x2d74>)
   133aa:	1ad2      	subs	r2, r2, r3
   133ac:	4b74      	ldr	r3, [pc, #464]	; (13580 <main+0x2d60>)
   133ae:	0010      	movs	r0, r2
   133b0:	4798      	blx	r3
   133b2:	4b74      	ldr	r3, [pc, #464]	; (13584 <main+0x2d64>)
   133b4:	681a      	ldr	r2, [r3, #0]
   133b6:	4b74      	ldr	r3, [pc, #464]	; (13588 <main+0x2d68>)
   133b8:	1c11      	adds	r1, r2, #0
   133ba:	4798      	blx	r3
   133bc:	1c03      	adds	r3, r0, #0
   133be:	1c1a      	adds	r2, r3, #0
   133c0:	4b72      	ldr	r3, [pc, #456]	; (1358c <main+0x2d6c>)
   133c2:	1c10      	adds	r0, r2, #0
   133c4:	4798      	blx	r3
   133c6:	0003      	movs	r3, r0
   133c8:	b29a      	uxth	r2, r3
   133ca:	4b73      	ldr	r3, [pc, #460]	; (13598 <main+0x2d78>)
   133cc:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   133ce:	4b70      	ldr	r3, [pc, #448]	; (13590 <main+0x2d70>)
   133d0:	8819      	ldrh	r1, [r3, #0]
   133d2:	4b71      	ldr	r3, [pc, #452]	; (13598 <main+0x2d78>)
   133d4:	881a      	ldrh	r2, [r3, #0]
   133d6:	4b69      	ldr	r3, [pc, #420]	; (1357c <main+0x2d5c>)
   133d8:	781b      	ldrb	r3, [r3, #0]
   133da:	4d70      	ldr	r5, [pc, #448]	; (1359c <main+0x2d7c>)
   133dc:	0038      	movs	r0, r7
   133de:	4c70      	ldr	r4, [pc, #448]	; (135a0 <main+0x2d80>)
   133e0:	47a0      	blx	r4
   133e2:	003b      	movs	r3, r7
   133e4:	0028      	movs	r0, r5
   133e6:	0019      	movs	r1, r3
   133e8:	230c      	movs	r3, #12
   133ea:	001a      	movs	r2, r3
   133ec:	4b6d      	ldr	r3, [pc, #436]	; (135a4 <main+0x2d84>)
   133ee:	4798      	blx	r3
					break;
   133f0:	e1e4      	b.n	137bc <main+0x2f9c>
				}
				case COLOR_Y_ACCEL:
				{
					if(ayKalman < 0){
   133f2:	4b78      	ldr	r3, [pc, #480]	; (135d4 <main+0x2db4>)
   133f4:	681a      	ldr	r2, [r3, #0]
   133f6:	4b6d      	ldr	r3, [pc, #436]	; (135ac <main+0x2d8c>)
   133f8:	2100      	movs	r1, #0
   133fa:	1c10      	adds	r0, r2, #0
   133fc:	4798      	blx	r3
   133fe:	1e03      	subs	r3, r0, #0
   13400:	d040      	beq.n	13484 <main+0x2c64>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
   13402:	4b74      	ldr	r3, [pc, #464]	; (135d4 <main+0x2db4>)
   13404:	681a      	ldr	r2, [r3, #0]
   13406:	4b6a      	ldr	r3, [pc, #424]	; (135b0 <main+0x2d90>)
   13408:	496a      	ldr	r1, [pc, #424]	; (135b4 <main+0x2d94>)
   1340a:	1c10      	adds	r0, r2, #0
   1340c:	4798      	blx	r3
   1340e:	1c03      	adds	r3, r0, #0
   13410:	1c1a      	adds	r2, r3, #0
   13412:	4b69      	ldr	r3, [pc, #420]	; (135b8 <main+0x2d98>)
   13414:	1c10      	adds	r0, r2, #0
   13416:	4798      	blx	r3
   13418:	4c68      	ldr	r4, [pc, #416]	; (135bc <main+0x2d9c>)
   1341a:	4a69      	ldr	r2, [pc, #420]	; (135c0 <main+0x2da0>)
   1341c:	4b69      	ldr	r3, [pc, #420]	; (135c4 <main+0x2da4>)
   1341e:	47a0      	blx	r4
   13420:	0003      	movs	r3, r0
   13422:	000c      	movs	r4, r1
   13424:	0019      	movs	r1, r3
   13426:	0022      	movs	r2, r4
   13428:	4b67      	ldr	r3, [pc, #412]	; (135c8 <main+0x2da8>)
   1342a:	0008      	movs	r0, r1
   1342c:	0011      	movs	r1, r2
   1342e:	4798      	blx	r3
   13430:	0002      	movs	r2, r0
   13432:	4b66      	ldr	r3, [pc, #408]	; (135cc <main+0x2dac>)
   13434:	4957      	ldr	r1, [pc, #348]	; (13594 <main+0x2d74>)
   13436:	0010      	movs	r0, r2
   13438:	4798      	blx	r3
   1343a:	000b      	movs	r3, r1
   1343c:	001a      	movs	r2, r3
   1343e:	4b4e      	ldr	r3, [pc, #312]	; (13578 <main+0x2d58>)
   13440:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
   13442:	4b64      	ldr	r3, [pc, #400]	; (135d4 <main+0x2db4>)
   13444:	681a      	ldr	r2, [r3, #0]
   13446:	4b5a      	ldr	r3, [pc, #360]	; (135b0 <main+0x2d90>)
   13448:	495a      	ldr	r1, [pc, #360]	; (135b4 <main+0x2d94>)
   1344a:	1c10      	adds	r0, r2, #0
   1344c:	4798      	blx	r3
   1344e:	1c03      	adds	r3, r0, #0
   13450:	1c1a      	adds	r2, r3, #0
   13452:	4b59      	ldr	r3, [pc, #356]	; (135b8 <main+0x2d98>)
   13454:	1c10      	adds	r0, r2, #0
   13456:	4798      	blx	r3
   13458:	4c58      	ldr	r4, [pc, #352]	; (135bc <main+0x2d9c>)
   1345a:	4a59      	ldr	r2, [pc, #356]	; (135c0 <main+0x2da0>)
   1345c:	4b59      	ldr	r3, [pc, #356]	; (135c4 <main+0x2da4>)
   1345e:	47a0      	blx	r4
   13460:	0003      	movs	r3, r0
   13462:	000c      	movs	r4, r1
   13464:	0019      	movs	r1, r3
   13466:	0022      	movs	r2, r4
   13468:	4b57      	ldr	r3, [pc, #348]	; (135c8 <main+0x2da8>)
   1346a:	0008      	movs	r0, r1
   1346c:	0011      	movs	r1, r2
   1346e:	4798      	blx	r3
   13470:	0002      	movs	r2, r0
   13472:	4b57      	ldr	r3, [pc, #348]	; (135d0 <main+0x2db0>)
   13474:	4947      	ldr	r1, [pc, #284]	; (13594 <main+0x2d74>)
   13476:	0010      	movs	r0, r2
   13478:	4798      	blx	r3
   1347a:	0003      	movs	r3, r0
   1347c:	b2da      	uxtb	r2, r3
   1347e:	4b3f      	ldr	r3, [pc, #252]	; (1357c <main+0x2d5c>)
   13480:	701a      	strb	r2, [r3, #0]
   13482:	e03f      	b.n	13504 <main+0x2ce4>
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) % 0x0FFFF;
   13484:	4b53      	ldr	r3, [pc, #332]	; (135d4 <main+0x2db4>)
   13486:	681a      	ldr	r2, [r3, #0]
   13488:	4b49      	ldr	r3, [pc, #292]	; (135b0 <main+0x2d90>)
   1348a:	494a      	ldr	r1, [pc, #296]	; (135b4 <main+0x2d94>)
   1348c:	1c10      	adds	r0, r2, #0
   1348e:	4798      	blx	r3
   13490:	1c03      	adds	r3, r0, #0
   13492:	1c1a      	adds	r2, r3, #0
   13494:	4b48      	ldr	r3, [pc, #288]	; (135b8 <main+0x2d98>)
   13496:	1c10      	adds	r0, r2, #0
   13498:	4798      	blx	r3
   1349a:	4c48      	ldr	r4, [pc, #288]	; (135bc <main+0x2d9c>)
   1349c:	4a48      	ldr	r2, [pc, #288]	; (135c0 <main+0x2da0>)
   1349e:	4b49      	ldr	r3, [pc, #292]	; (135c4 <main+0x2da4>)
   134a0:	47a0      	blx	r4
   134a2:	0003      	movs	r3, r0
   134a4:	000c      	movs	r4, r1
   134a6:	0019      	movs	r1, r3
   134a8:	0022      	movs	r2, r4
   134aa:	4b47      	ldr	r3, [pc, #284]	; (135c8 <main+0x2da8>)
   134ac:	0008      	movs	r0, r1
   134ae:	0011      	movs	r1, r2
   134b0:	4798      	blx	r3
   134b2:	0002      	movs	r2, r0
   134b4:	4b45      	ldr	r3, [pc, #276]	; (135cc <main+0x2dac>)
   134b6:	4937      	ldr	r1, [pc, #220]	; (13594 <main+0x2d74>)
   134b8:	0010      	movs	r0, r2
   134ba:	4798      	blx	r3
   134bc:	000b      	movs	r3, r1
   134be:	001a      	movs	r2, r3
   134c0:	4b2d      	ldr	r3, [pc, #180]	; (13578 <main+0x2d58>)
   134c2:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / 3000) * (ayKalman+1500)) / 0x0FFFF;
   134c4:	4b43      	ldr	r3, [pc, #268]	; (135d4 <main+0x2db4>)
   134c6:	681a      	ldr	r2, [r3, #0]
   134c8:	4b39      	ldr	r3, [pc, #228]	; (135b0 <main+0x2d90>)
   134ca:	493a      	ldr	r1, [pc, #232]	; (135b4 <main+0x2d94>)
   134cc:	1c10      	adds	r0, r2, #0
   134ce:	4798      	blx	r3
   134d0:	1c03      	adds	r3, r0, #0
   134d2:	1c1a      	adds	r2, r3, #0
   134d4:	4b38      	ldr	r3, [pc, #224]	; (135b8 <main+0x2d98>)
   134d6:	1c10      	adds	r0, r2, #0
   134d8:	4798      	blx	r3
   134da:	4c38      	ldr	r4, [pc, #224]	; (135bc <main+0x2d9c>)
   134dc:	4a38      	ldr	r2, [pc, #224]	; (135c0 <main+0x2da0>)
   134de:	4b39      	ldr	r3, [pc, #228]	; (135c4 <main+0x2da4>)
   134e0:	47a0      	blx	r4
   134e2:	0003      	movs	r3, r0
   134e4:	000c      	movs	r4, r1
   134e6:	0019      	movs	r1, r3
   134e8:	0022      	movs	r2, r4
   134ea:	4b37      	ldr	r3, [pc, #220]	; (135c8 <main+0x2da8>)
   134ec:	0008      	movs	r0, r1
   134ee:	0011      	movs	r1, r2
   134f0:	4798      	blx	r3
   134f2:	0002      	movs	r2, r0
   134f4:	4b36      	ldr	r3, [pc, #216]	; (135d0 <main+0x2db0>)
   134f6:	4927      	ldr	r1, [pc, #156]	; (13594 <main+0x2d74>)
   134f8:	0010      	movs	r0, r2
   134fa:	4798      	blx	r3
   134fc:	0003      	movs	r3, r0
   134fe:	b2da      	uxtb	r2, r3
   13500:	4b1e      	ldr	r3, [pc, #120]	; (1357c <main+0x2d5c>)
   13502:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   13504:	4b1c      	ldr	r3, [pc, #112]	; (13578 <main+0x2d58>)
   13506:	681a      	ldr	r2, [r3, #0]
   13508:	4b1d      	ldr	r3, [pc, #116]	; (13580 <main+0x2d60>)
   1350a:	0010      	movs	r0, r2
   1350c:	4798      	blx	r3
   1350e:	4b1d      	ldr	r3, [pc, #116]	; (13584 <main+0x2d64>)
   13510:	681a      	ldr	r2, [r3, #0]
   13512:	4b1d      	ldr	r3, [pc, #116]	; (13588 <main+0x2d68>)
   13514:	1c11      	adds	r1, r2, #0
   13516:	4798      	blx	r3
   13518:	1c03      	adds	r3, r0, #0
   1351a:	1c1a      	adds	r2, r3, #0
   1351c:	4b1b      	ldr	r3, [pc, #108]	; (1358c <main+0x2d6c>)
   1351e:	1c10      	adds	r0, r2, #0
   13520:	4798      	blx	r3
   13522:	0003      	movs	r3, r0
   13524:	b29a      	uxth	r2, r3
   13526:	4b1a      	ldr	r3, [pc, #104]	; (13590 <main+0x2d70>)
   13528:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   1352a:	4b13      	ldr	r3, [pc, #76]	; (13578 <main+0x2d58>)
   1352c:	681b      	ldr	r3, [r3, #0]
   1352e:	4a19      	ldr	r2, [pc, #100]	; (13594 <main+0x2d74>)
   13530:	1ad2      	subs	r2, r2, r3
   13532:	4b13      	ldr	r3, [pc, #76]	; (13580 <main+0x2d60>)
   13534:	0010      	movs	r0, r2
   13536:	4798      	blx	r3
   13538:	4b12      	ldr	r3, [pc, #72]	; (13584 <main+0x2d64>)
   1353a:	681a      	ldr	r2, [r3, #0]
   1353c:	4b12      	ldr	r3, [pc, #72]	; (13588 <main+0x2d68>)
   1353e:	1c11      	adds	r1, r2, #0
   13540:	4798      	blx	r3
   13542:	1c03      	adds	r3, r0, #0
   13544:	1c1a      	adds	r2, r3, #0
   13546:	4b11      	ldr	r3, [pc, #68]	; (1358c <main+0x2d6c>)
   13548:	1c10      	adds	r0, r2, #0
   1354a:	4798      	blx	r3
   1354c:	0003      	movs	r3, r0
   1354e:	b29a      	uxth	r2, r3
   13550:	4b11      	ldr	r3, [pc, #68]	; (13598 <main+0x2d78>)
   13552:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   13554:	4b0e      	ldr	r3, [pc, #56]	; (13590 <main+0x2d70>)
   13556:	8819      	ldrh	r1, [r3, #0]
   13558:	4b0f      	ldr	r3, [pc, #60]	; (13598 <main+0x2d78>)
   1355a:	881a      	ldrh	r2, [r3, #0]
   1355c:	4b07      	ldr	r3, [pc, #28]	; (1357c <main+0x2d5c>)
   1355e:	781b      	ldrb	r3, [r3, #0]
   13560:	4d0e      	ldr	r5, [pc, #56]	; (1359c <main+0x2d7c>)
   13562:	0038      	movs	r0, r7
   13564:	4c0e      	ldr	r4, [pc, #56]	; (135a0 <main+0x2d80>)
   13566:	47a0      	blx	r4
   13568:	003b      	movs	r3, r7
   1356a:	0028      	movs	r0, r5
   1356c:	0019      	movs	r1, r3
   1356e:	230c      	movs	r3, #12
   13570:	001a      	movs	r2, r3
   13572:	4b0c      	ldr	r3, [pc, #48]	; (135a4 <main+0x2d84>)
   13574:	4798      	blx	r3
					break;
   13576:	e121      	b.n	137bc <main+0x2f9c>
   13578:	20000328 	.word	0x20000328
   1357c:	20000326 	.word	0x20000326
   13580:	000152c1 	.word	0x000152c1
   13584:	200003ec 	.word	0x200003ec
   13588:	00014c69 	.word	0x00014c69
   1358c:	000144f9 	.word	0x000144f9
   13590:	2000032c 	.word	0x2000032c
   13594:	0000ffff 	.word	0x0000ffff
   13598:	2000032e 	.word	0x2000032e
   1359c:	20000314 	.word	0x20000314
   135a0:	0000b479 	.word	0x0000b479
   135a4:	000170a5 	.word	0x000170a5
   135a8:	200003d0 	.word	0x200003d0
   135ac:	00014455 	.word	0x00014455
   135b0:	00014565 	.word	0x00014565
   135b4:	44bb8000 	.word	0x44bb8000
   135b8:	00016e5d 	.word	0x00016e5d
   135bc:	000161d5 	.word	0x000161d5
   135c0:	70a3d70a 	.word	0x70a3d70a
   135c4:	4050623d 	.word	0x4050623d
   135c8:	00016d01 	.word	0x00016d01
   135cc:	000143a9 	.word	0x000143a9
   135d0:	000141dd 	.word	0x000141dd
   135d4:	200003d4 	.word	0x200003d4
				}
				case COLOR_Z_ACCEL:
				{
					if(azKalman < 0){
   135d8:	4bcf      	ldr	r3, [pc, #828]	; (13918 <main+0x30f8>)
   135da:	681a      	ldr	r2, [r3, #0]
   135dc:	4bcf      	ldr	r3, [pc, #828]	; (1391c <main+0x30fc>)
   135de:	2100      	movs	r1, #0
   135e0:	1c10      	adds	r0, r2, #0
   135e2:	4798      	blx	r3
   135e4:	1e03      	subs	r3, r0, #0
   135e6:	d056      	beq.n	13696 <main+0x2e76>
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) % 0x0FFFF;
   135e8:	4bcd      	ldr	r3, [pc, #820]	; (13920 <main+0x3100>)
   135ea:	681a      	ldr	r2, [r3, #0]
   135ec:	4bcd      	ldr	r3, [pc, #820]	; (13924 <main+0x3104>)
   135ee:	1c10      	adds	r0, r2, #0
   135f0:	4798      	blx	r3
   135f2:	0002      	movs	r2, r0
   135f4:	000b      	movs	r3, r1
   135f6:	4ccc      	ldr	r4, [pc, #816]	; (13928 <main+0x3108>)
   135f8:	2000      	movs	r0, #0
   135fa:	49cc      	ldr	r1, [pc, #816]	; (1392c <main+0x310c>)
   135fc:	47a0      	blx	r4
   135fe:	0003      	movs	r3, r0
   13600:	000c      	movs	r4, r1
   13602:	001d      	movs	r5, r3
   13604:	0026      	movs	r6, r4
   13606:	4bc4      	ldr	r3, [pc, #784]	; (13918 <main+0x30f8>)
   13608:	681a      	ldr	r2, [r3, #0]
   1360a:	4bc6      	ldr	r3, [pc, #792]	; (13924 <main+0x3104>)
   1360c:	1c10      	adds	r0, r2, #0
   1360e:	4798      	blx	r3
   13610:	0002      	movs	r2, r0
   13612:	000b      	movs	r3, r1
   13614:	4cc6      	ldr	r4, [pc, #792]	; (13930 <main+0x3110>)
   13616:	0028      	movs	r0, r5
   13618:	0031      	movs	r1, r6
   1361a:	47a0      	blx	r4
   1361c:	0003      	movs	r3, r0
   1361e:	000c      	movs	r4, r1
   13620:	0019      	movs	r1, r3
   13622:	0022      	movs	r2, r4
   13624:	4bc3      	ldr	r3, [pc, #780]	; (13934 <main+0x3114>)
   13626:	0008      	movs	r0, r1
   13628:	0011      	movs	r1, r2
   1362a:	4798      	blx	r3
   1362c:	0002      	movs	r2, r0
   1362e:	4bc2      	ldr	r3, [pc, #776]	; (13938 <main+0x3118>)
   13630:	49c2      	ldr	r1, [pc, #776]	; (1393c <main+0x311c>)
   13632:	0010      	movs	r0, r2
   13634:	4798      	blx	r3
   13636:	000b      	movs	r3, r1
   13638:	001a      	movs	r2, r3
   1363a:	4bc1      	ldr	r3, [pc, #772]	; (13940 <main+0x3120>)
   1363c:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_min) * azKalman) / 0x0FFFF;
   1363e:	4bb8      	ldr	r3, [pc, #736]	; (13920 <main+0x3100>)
   13640:	681a      	ldr	r2, [r3, #0]
   13642:	4bb8      	ldr	r3, [pc, #736]	; (13924 <main+0x3104>)
   13644:	1c10      	adds	r0, r2, #0
   13646:	4798      	blx	r3
   13648:	0002      	movs	r2, r0
   1364a:	000b      	movs	r3, r1
   1364c:	4cb6      	ldr	r4, [pc, #728]	; (13928 <main+0x3108>)
   1364e:	2000      	movs	r0, #0
   13650:	49b6      	ldr	r1, [pc, #728]	; (1392c <main+0x310c>)
   13652:	47a0      	blx	r4
   13654:	0003      	movs	r3, r0
   13656:	000c      	movs	r4, r1
   13658:	001d      	movs	r5, r3
   1365a:	0026      	movs	r6, r4
   1365c:	4bae      	ldr	r3, [pc, #696]	; (13918 <main+0x30f8>)
   1365e:	681a      	ldr	r2, [r3, #0]
   13660:	4bb0      	ldr	r3, [pc, #704]	; (13924 <main+0x3104>)
   13662:	1c10      	adds	r0, r2, #0
   13664:	4798      	blx	r3
   13666:	0002      	movs	r2, r0
   13668:	000b      	movs	r3, r1
   1366a:	4cb1      	ldr	r4, [pc, #708]	; (13930 <main+0x3110>)
   1366c:	0028      	movs	r0, r5
   1366e:	0031      	movs	r1, r6
   13670:	47a0      	blx	r4
   13672:	0003      	movs	r3, r0
   13674:	000c      	movs	r4, r1
   13676:	0019      	movs	r1, r3
   13678:	0022      	movs	r2, r4
   1367a:	4bae      	ldr	r3, [pc, #696]	; (13934 <main+0x3114>)
   1367c:	0008      	movs	r0, r1
   1367e:	0011      	movs	r1, r2
   13680:	4798      	blx	r3
   13682:	0002      	movs	r2, r0
   13684:	4baf      	ldr	r3, [pc, #700]	; (13944 <main+0x3124>)
   13686:	49ad      	ldr	r1, [pc, #692]	; (1393c <main+0x311c>)
   13688:	0010      	movs	r0, r2
   1368a:	4798      	blx	r3
   1368c:	0003      	movs	r3, r0
   1368e:	b2da      	uxtb	r2, r3
   13690:	4bad      	ldr	r3, [pc, #692]	; (13948 <main+0x3128>)
   13692:	701a      	strb	r2, [r3, #0]
   13694:	e055      	b.n	13742 <main+0x2f22>
					} else {
						cycle_index = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) % 0x0FFFF;
   13696:	4bad      	ldr	r3, [pc, #692]	; (1394c <main+0x312c>)
   13698:	681a      	ldr	r2, [r3, #0]
   1369a:	4ba2      	ldr	r3, [pc, #648]	; (13924 <main+0x3104>)
   1369c:	1c10      	adds	r0, r2, #0
   1369e:	4798      	blx	r3
   136a0:	0002      	movs	r2, r0
   136a2:	000b      	movs	r3, r1
   136a4:	4ca0      	ldr	r4, [pc, #640]	; (13928 <main+0x3108>)
   136a6:	2000      	movs	r0, #0
   136a8:	49a0      	ldr	r1, [pc, #640]	; (1392c <main+0x310c>)
   136aa:	47a0      	blx	r4
   136ac:	0003      	movs	r3, r0
   136ae:	000c      	movs	r4, r1
   136b0:	001d      	movs	r5, r3
   136b2:	0026      	movs	r6, r4
   136b4:	4b98      	ldr	r3, [pc, #608]	; (13918 <main+0x30f8>)
   136b6:	681a      	ldr	r2, [r3, #0]
   136b8:	4b9a      	ldr	r3, [pc, #616]	; (13924 <main+0x3104>)
   136ba:	1c10      	adds	r0, r2, #0
   136bc:	4798      	blx	r3
   136be:	0002      	movs	r2, r0
   136c0:	000b      	movs	r3, r1
   136c2:	4c9b      	ldr	r4, [pc, #620]	; (13930 <main+0x3110>)
   136c4:	0028      	movs	r0, r5
   136c6:	0031      	movs	r1, r6
   136c8:	47a0      	blx	r4
   136ca:	0003      	movs	r3, r0
   136cc:	000c      	movs	r4, r1
   136ce:	0019      	movs	r1, r3
   136d0:	0022      	movs	r2, r4
   136d2:	4b98      	ldr	r3, [pc, #608]	; (13934 <main+0x3114>)
   136d4:	0008      	movs	r0, r1
   136d6:	0011      	movs	r1, r2
   136d8:	4798      	blx	r3
   136da:	0002      	movs	r2, r0
   136dc:	4b96      	ldr	r3, [pc, #600]	; (13938 <main+0x3118>)
   136de:	4997      	ldr	r1, [pc, #604]	; (1393c <main+0x311c>)
   136e0:	0010      	movs	r0, r2
   136e2:	4798      	blx	r3
   136e4:	000b      	movs	r3, r1
   136e6:	001a      	movs	r2, r3
   136e8:	4b95      	ldr	r3, [pc, #596]	; (13940 <main+0x3120>)
   136ea:	601a      	str	r2, [r3, #0]
						cycle = (int)(((((float)0x0FFFF) * 3.0) / kalmanAZ_max) * azKalman) / 0x0FFFF;
   136ec:	4b97      	ldr	r3, [pc, #604]	; (1394c <main+0x312c>)
   136ee:	681a      	ldr	r2, [r3, #0]
   136f0:	4b8c      	ldr	r3, [pc, #560]	; (13924 <main+0x3104>)
   136f2:	1c10      	adds	r0, r2, #0
   136f4:	4798      	blx	r3
   136f6:	0002      	movs	r2, r0
   136f8:	000b      	movs	r3, r1
   136fa:	4c8b      	ldr	r4, [pc, #556]	; (13928 <main+0x3108>)
   136fc:	2000      	movs	r0, #0
   136fe:	498b      	ldr	r1, [pc, #556]	; (1392c <main+0x310c>)
   13700:	47a0      	blx	r4
   13702:	0003      	movs	r3, r0
   13704:	000c      	movs	r4, r1
   13706:	001d      	movs	r5, r3
   13708:	0026      	movs	r6, r4
   1370a:	4b83      	ldr	r3, [pc, #524]	; (13918 <main+0x30f8>)
   1370c:	681a      	ldr	r2, [r3, #0]
   1370e:	4b85      	ldr	r3, [pc, #532]	; (13924 <main+0x3104>)
   13710:	1c10      	adds	r0, r2, #0
   13712:	4798      	blx	r3
   13714:	0002      	movs	r2, r0
   13716:	000b      	movs	r3, r1
   13718:	4c85      	ldr	r4, [pc, #532]	; (13930 <main+0x3110>)
   1371a:	0028      	movs	r0, r5
   1371c:	0031      	movs	r1, r6
   1371e:	47a0      	blx	r4
   13720:	0003      	movs	r3, r0
   13722:	000c      	movs	r4, r1
   13724:	0019      	movs	r1, r3
   13726:	0022      	movs	r2, r4
   13728:	4b82      	ldr	r3, [pc, #520]	; (13934 <main+0x3114>)
   1372a:	0008      	movs	r0, r1
   1372c:	0011      	movs	r1, r2
   1372e:	4798      	blx	r3
   13730:	0002      	movs	r2, r0
   13732:	4b84      	ldr	r3, [pc, #528]	; (13944 <main+0x3124>)
   13734:	4981      	ldr	r1, [pc, #516]	; (1393c <main+0x311c>)
   13736:	0010      	movs	r0, r2
   13738:	4798      	blx	r3
   1373a:	0003      	movs	r3, r0
   1373c:	b2da      	uxtb	r2, r3
   1373e:	4b82      	ldr	r3, [pc, #520]	; (13948 <main+0x3128>)
   13740:	701a      	strb	r2, [r3, #0]
					}

					upColor = cycle_index * output_brightness;
   13742:	4b7f      	ldr	r3, [pc, #508]	; (13940 <main+0x3120>)
   13744:	681a      	ldr	r2, [r3, #0]
   13746:	4b82      	ldr	r3, [pc, #520]	; (13950 <main+0x3130>)
   13748:	0010      	movs	r0, r2
   1374a:	4798      	blx	r3
   1374c:	4b81      	ldr	r3, [pc, #516]	; (13954 <main+0x3134>)
   1374e:	681a      	ldr	r2, [r3, #0]
   13750:	4b81      	ldr	r3, [pc, #516]	; (13958 <main+0x3138>)
   13752:	1c11      	adds	r1, r2, #0
   13754:	4798      	blx	r3
   13756:	1c03      	adds	r3, r0, #0
   13758:	1c1a      	adds	r2, r3, #0
   1375a:	4b80      	ldr	r3, [pc, #512]	; (1395c <main+0x313c>)
   1375c:	1c10      	adds	r0, r2, #0
   1375e:	4798      	blx	r3
   13760:	0003      	movs	r3, r0
   13762:	b29a      	uxth	r2, r3
   13764:	4b7e      	ldr	r3, [pc, #504]	; (13960 <main+0x3140>)
   13766:	801a      	strh	r2, [r3, #0]
					downColor = (0xFFFF-cycle_index) * output_brightness;
   13768:	4b75      	ldr	r3, [pc, #468]	; (13940 <main+0x3120>)
   1376a:	681b      	ldr	r3, [r3, #0]
   1376c:	4a73      	ldr	r2, [pc, #460]	; (1393c <main+0x311c>)
   1376e:	1ad2      	subs	r2, r2, r3
   13770:	4b77      	ldr	r3, [pc, #476]	; (13950 <main+0x3130>)
   13772:	0010      	movs	r0, r2
   13774:	4798      	blx	r3
   13776:	4b77      	ldr	r3, [pc, #476]	; (13954 <main+0x3134>)
   13778:	681a      	ldr	r2, [r3, #0]
   1377a:	4b77      	ldr	r3, [pc, #476]	; (13958 <main+0x3138>)
   1377c:	1c11      	adds	r1, r2, #0
   1377e:	4798      	blx	r3
   13780:	1c03      	adds	r3, r0, #0
   13782:	1c1a      	adds	r2, r3, #0
   13784:	4b75      	ldr	r3, [pc, #468]	; (1395c <main+0x313c>)
   13786:	1c10      	adds	r0, r2, #0
   13788:	4798      	blx	r3
   1378a:	0003      	movs	r3, r0
   1378c:	b29a      	uxth	r2, r3
   1378e:	4b75      	ldr	r3, [pc, #468]	; (13964 <main+0x3144>)
   13790:	801a      	strh	r2, [r3, #0]

					RGB_Ouptut = setCycleColor(upColor, downColor, cycle);
   13792:	4b73      	ldr	r3, [pc, #460]	; (13960 <main+0x3140>)
   13794:	8819      	ldrh	r1, [r3, #0]
   13796:	4b73      	ldr	r3, [pc, #460]	; (13964 <main+0x3144>)
   13798:	881a      	ldrh	r2, [r3, #0]
   1379a:	4b6b      	ldr	r3, [pc, #428]	; (13948 <main+0x3128>)
   1379c:	781b      	ldrb	r3, [r3, #0]
   1379e:	4d72      	ldr	r5, [pc, #456]	; (13968 <main+0x3148>)
   137a0:	0038      	movs	r0, r7
   137a2:	4c72      	ldr	r4, [pc, #456]	; (1396c <main+0x314c>)
   137a4:	47a0      	blx	r4
   137a6:	003b      	movs	r3, r7
   137a8:	0028      	movs	r0, r5
   137aa:	0019      	movs	r1, r3
   137ac:	230c      	movs	r3, #12
   137ae:	001a      	movs	r2, r3
   137b0:	4b6f      	ldr	r3, [pc, #444]	; (13970 <main+0x3150>)
   137b2:	4798      	blx	r3
					break;
   137b4:	e002      	b.n	137bc <main+0x2f9c>
					break;
   137b6:	46c0      	nop			; (mov r8, r8)
   137b8:	e000      	b.n	137bc <main+0x2f9c>
					break;
   137ba:	46c0      	nop			; (mov r8, r8)
				}
			}
			if(SUPRESS_LEFT_RGB){
   137bc:	4b6d      	ldr	r3, [pc, #436]	; (13974 <main+0x3154>)
   137be:	781b      	ldrb	r3, [r3, #0]
   137c0:	2b00      	cmp	r3, #0
   137c2:	d00b      	beq.n	137dc <main+0x2fbc>
				RGB_Ouptut.LR = 0;
   137c4:	4b68      	ldr	r3, [pc, #416]	; (13968 <main+0x3148>)
   137c6:	2200      	movs	r2, #0
   137c8:	801a      	strh	r2, [r3, #0]
				RGB_Ouptut.LG = 0;
   137ca:	4b67      	ldr	r3, [pc, #412]	; (13968 <main+0x3148>)
   137cc:	2200      	movs	r2, #0
   137ce:	805a      	strh	r2, [r3, #2]
				RGB_Ouptut.LB = 0;
   137d0:	4b65      	ldr	r3, [pc, #404]	; (13968 <main+0x3148>)
   137d2:	2200      	movs	r2, #0
   137d4:	809a      	strh	r2, [r3, #4]
				SUPRESS_LEFT_RGB = false;
   137d6:	4b67      	ldr	r3, [pc, #412]	; (13974 <main+0x3154>)
   137d8:	2200      	movs	r2, #0
   137da:	701a      	strb	r2, [r3, #0]
			}
			if(SUPRESS_RIGHT_RGB){
   137dc:	4b66      	ldr	r3, [pc, #408]	; (13978 <main+0x3158>)
   137de:	781b      	ldrb	r3, [r3, #0]
   137e0:	2b00      	cmp	r3, #0
   137e2:	d00b      	beq.n	137fc <main+0x2fdc>
				RGB_Ouptut.RR = 0;
   137e4:	4b60      	ldr	r3, [pc, #384]	; (13968 <main+0x3148>)
   137e6:	2200      	movs	r2, #0
   137e8:	80da      	strh	r2, [r3, #6]
				RGB_Ouptut.RG = 0;
   137ea:	4b5f      	ldr	r3, [pc, #380]	; (13968 <main+0x3148>)
   137ec:	2200      	movs	r2, #0
   137ee:	811a      	strh	r2, [r3, #8]
				RGB_Ouptut.RB = 0;
   137f0:	4b5d      	ldr	r3, [pc, #372]	; (13968 <main+0x3148>)
   137f2:	2200      	movs	r2, #0
   137f4:	815a      	strh	r2, [r3, #10]
				SUPRESS_RIGHT_RGB = false;
   137f6:	4b60      	ldr	r3, [pc, #384]	; (13978 <main+0x3158>)
   137f8:	2200      	movs	r2, #0
   137fa:	701a      	strb	r2, [r3, #0]
			}
			
			setLeftRGB(RGB_Ouptut.LR,RGB_Ouptut.LG,RGB_Ouptut.LB);
   137fc:	4b5a      	ldr	r3, [pc, #360]	; (13968 <main+0x3148>)
   137fe:	8818      	ldrh	r0, [r3, #0]
   13800:	4b59      	ldr	r3, [pc, #356]	; (13968 <main+0x3148>)
   13802:	8859      	ldrh	r1, [r3, #2]
   13804:	4b58      	ldr	r3, [pc, #352]	; (13968 <main+0x3148>)
   13806:	889b      	ldrh	r3, [r3, #4]
   13808:	001a      	movs	r2, r3
   1380a:	4b5c      	ldr	r3, [pc, #368]	; (1397c <main+0x315c>)
   1380c:	4798      	blx	r3
			setRightRGB(RGB_Ouptut.RR,RGB_Ouptut.RG,RGB_Ouptut.RB);
   1380e:	4b56      	ldr	r3, [pc, #344]	; (13968 <main+0x3148>)
   13810:	88d8      	ldrh	r0, [r3, #6]
   13812:	4b55      	ldr	r3, [pc, #340]	; (13968 <main+0x3148>)
   13814:	8919      	ldrh	r1, [r3, #8]
   13816:	4b54      	ldr	r3, [pc, #336]	; (13968 <main+0x3148>)
   13818:	895b      	ldrh	r3, [r3, #10]
   1381a:	001a      	movs	r2, r3
   1381c:	4b58      	ldr	r3, [pc, #352]	; (13980 <main+0x3160>)
   1381e:	4798      	blx	r3
			if(SIDELIGHTS && lightControlSide()){
   13820:	e010      	b.n	13844 <main+0x3024>
			}
			else {
				if(!TurnSignalOn) {
   13822:	4b58      	ldr	r3, [pc, #352]	; (13984 <main+0x3164>)
   13824:	781b      	ldrb	r3, [r3, #0]
   13826:	2201      	movs	r2, #1
   13828:	4053      	eors	r3, r2
   1382a:	b2db      	uxtb	r3, r3
   1382c:	2b00      	cmp	r3, #0
   1382e:	d009      	beq.n	13844 <main+0x3024>
					setLeftRGB(0, 0, 0);
   13830:	2200      	movs	r2, #0
   13832:	2100      	movs	r1, #0
   13834:	2000      	movs	r0, #0
   13836:	4b51      	ldr	r3, [pc, #324]	; (1397c <main+0x315c>)
   13838:	4798      	blx	r3
					setRightRGB(0, 0, 0);
   1383a:	2200      	movs	r2, #0
   1383c:	2100      	movs	r1, #0
   1383e:	2000      	movs	r0, #0
   13840:	4b4f      	ldr	r3, [pc, #316]	; (13980 <main+0x3160>)
   13842:	4798      	blx	r3
				}
			}


			/////////////// Control the head and tail lights //////////////////
			if(HEADLIGHTS && lightControlHead()){
   13844:	4b50      	ldr	r3, [pc, #320]	; (13988 <main+0x3168>)
   13846:	781b      	ldrb	r3, [r3, #0]
   13848:	2b00      	cmp	r3, #0
   1384a:	d04b      	beq.n	138e4 <main+0x30c4>
   1384c:	4b4f      	ldr	r3, [pc, #316]	; (1398c <main+0x316c>)
   1384e:	4798      	blx	r3
   13850:	1e03      	subs	r3, r0, #0
   13852:	d047      	beq.n	138e4 <main+0x30c4>
				setWhite(0xFFFF);
   13854:	4b39      	ldr	r3, [pc, #228]	; (1393c <main+0x311c>)
   13856:	0018      	movs	r0, r3
   13858:	4b4d      	ldr	r3, [pc, #308]	; (13990 <main+0x3170>)
   1385a:	4798      	blx	r3

				float temp_y = remote_y;
   1385c:	4b4d      	ldr	r3, [pc, #308]	; (13994 <main+0x3174>)
   1385e:	781a      	ldrb	r2, [r3, #0]
   13860:	4b3b      	ldr	r3, [pc, #236]	; (13950 <main+0x3130>)
   13862:	0010      	movs	r0, r2
   13864:	4798      	blx	r3
   13866:	1c03      	adds	r3, r0, #0
   13868:	61bb      	str	r3, [r7, #24]

				if(temp_y < 120){
   1386a:	4b2c      	ldr	r3, [pc, #176]	; (1391c <main+0x30fc>)
   1386c:	494a      	ldr	r1, [pc, #296]	; (13998 <main+0x3178>)
   1386e:	69b8      	ldr	r0, [r7, #24]
   13870:	4798      	blx	r3
   13872:	1e03      	subs	r3, r0, #0
   13874:	d030      	beq.n	138d8 <main+0x30b8>
					float brake_temp = (((0xFFFF-brake_offset)/120)*(120-temp_y))+brake_offset;
   13876:	4b49      	ldr	r3, [pc, #292]	; (1399c <main+0x317c>)
   13878:	881b      	ldrh	r3, [r3, #0]
   1387a:	001a      	movs	r2, r3
   1387c:	4b2f      	ldr	r3, [pc, #188]	; (1393c <main+0x311c>)
   1387e:	1a9a      	subs	r2, r3, r2
   13880:	4b30      	ldr	r3, [pc, #192]	; (13944 <main+0x3124>)
   13882:	2178      	movs	r1, #120	; 0x78
   13884:	0010      	movs	r0, r2
   13886:	4798      	blx	r3
   13888:	0003      	movs	r3, r0
   1388a:	001a      	movs	r2, r3
   1388c:	4b44      	ldr	r3, [pc, #272]	; (139a0 <main+0x3180>)
   1388e:	0010      	movs	r0, r2
   13890:	4798      	blx	r3
   13892:	1c04      	adds	r4, r0, #0
   13894:	4b43      	ldr	r3, [pc, #268]	; (139a4 <main+0x3184>)
   13896:	69b9      	ldr	r1, [r7, #24]
   13898:	483f      	ldr	r0, [pc, #252]	; (13998 <main+0x3178>)
   1389a:	4798      	blx	r3
   1389c:	1c03      	adds	r3, r0, #0
   1389e:	1c1a      	adds	r2, r3, #0
   138a0:	4b2d      	ldr	r3, [pc, #180]	; (13958 <main+0x3138>)
   138a2:	1c11      	adds	r1, r2, #0
   138a4:	1c20      	adds	r0, r4, #0
   138a6:	4798      	blx	r3
   138a8:	1c03      	adds	r3, r0, #0
   138aa:	1c1c      	adds	r4, r3, #0
   138ac:	4b3b      	ldr	r3, [pc, #236]	; (1399c <main+0x317c>)
   138ae:	881b      	ldrh	r3, [r3, #0]
   138b0:	001a      	movs	r2, r3
   138b2:	4b3b      	ldr	r3, [pc, #236]	; (139a0 <main+0x3180>)
   138b4:	0010      	movs	r0, r2
   138b6:	4798      	blx	r3
   138b8:	1c02      	adds	r2, r0, #0
   138ba:	4b3b      	ldr	r3, [pc, #236]	; (139a8 <main+0x3188>)
   138bc:	1c11      	adds	r1, r2, #0
   138be:	1c20      	adds	r0, r4, #0
   138c0:	4798      	blx	r3
   138c2:	1c03      	adds	r3, r0, #0
   138c4:	617b      	str	r3, [r7, #20]
					setRed(brake_temp);
   138c6:	4b25      	ldr	r3, [pc, #148]	; (1395c <main+0x313c>)
   138c8:	6978      	ldr	r0, [r7, #20]
   138ca:	4798      	blx	r3
   138cc:	0003      	movs	r3, r0
   138ce:	b29b      	uxth	r3, r3
   138d0:	0018      	movs	r0, r3
   138d2:	4b36      	ldr	r3, [pc, #216]	; (139ac <main+0x318c>)
   138d4:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   138d6:	e00c      	b.n	138f2 <main+0x30d2>
				}
				else
					setRed(brake_offset);
   138d8:	4b30      	ldr	r3, [pc, #192]	; (1399c <main+0x317c>)
   138da:	881b      	ldrh	r3, [r3, #0]
   138dc:	0018      	movs	r0, r3
   138de:	4b33      	ldr	r3, [pc, #204]	; (139ac <main+0x318c>)
   138e0:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   138e2:	e006      	b.n	138f2 <main+0x30d2>
			}
			else{
				setWhite(0);
   138e4:	2000      	movs	r0, #0
   138e6:	4b2a      	ldr	r3, [pc, #168]	; (13990 <main+0x3170>)
   138e8:	4798      	blx	r3
				setRed(0);
   138ea:	2000      	movs	r0, #0
   138ec:	4b2f      	ldr	r3, [pc, #188]	; (139ac <main+0x318c>)
   138ee:	4798      	blx	r3
			if(HEADLIGHTS && lightControlHead()){
   138f0:	e010      	b.n	13914 <main+0x30f4>
   138f2:	e00f      	b.n	13914 <main+0x30f4>
			}
		} else {
			setWhite(0);
   138f4:	2000      	movs	r0, #0
   138f6:	4b26      	ldr	r3, [pc, #152]	; (13990 <main+0x3170>)
   138f8:	4798      	blx	r3
			setRed(0);
   138fa:	2000      	movs	r0, #0
   138fc:	4b2b      	ldr	r3, [pc, #172]	; (139ac <main+0x318c>)
   138fe:	4798      	blx	r3
			setLeftRGB(0,0,0);
   13900:	2200      	movs	r2, #0
   13902:	2100      	movs	r1, #0
   13904:	2000      	movs	r0, #0
   13906:	4b1d      	ldr	r3, [pc, #116]	; (1397c <main+0x315c>)
   13908:	4798      	blx	r3
			setRightRGB(0,0,0);
   1390a:	2200      	movs	r2, #0
   1390c:	2100      	movs	r1, #0
   1390e:	2000      	movs	r0, #0
   13910:	4b1b      	ldr	r3, [pc, #108]	; (13980 <main+0x3160>)
   13912:	4798      	blx	r3
		if(configured_comms != esc_comms)
   13914:	f7fd f83f 	bl	10996 <main+0x176>
   13918:	200003d8 	.word	0x200003d8
   1391c:	00014455 	.word	0x00014455
   13920:	200000c4 	.word	0x200000c4
   13924:	00016e5d 	.word	0x00016e5d
   13928:	0001596d 	.word	0x0001596d
   1392c:	4107ffe8 	.word	0x4107ffe8
   13930:	000161d5 	.word	0x000161d5
   13934:	00016d01 	.word	0x00016d01
   13938:	000143a9 	.word	0x000143a9
   1393c:	0000ffff 	.word	0x0000ffff
   13940:	20000328 	.word	0x20000328
   13944:	000141dd 	.word	0x000141dd
   13948:	20000326 	.word	0x20000326
   1394c:	200000c8 	.word	0x200000c8
   13950:	000152c1 	.word	0x000152c1
   13954:	200003ec 	.word	0x200003ec
   13958:	00014c69 	.word	0x00014c69
   1395c:	000144f9 	.word	0x000144f9
   13960:	2000032c 	.word	0x2000032c
   13964:	2000032e 	.word	0x2000032e
   13968:	20000314 	.word	0x20000314
   1396c:	0000b479 	.word	0x0000b479
   13970:	000170a5 	.word	0x000170a5
   13974:	20000320 	.word	0x20000320
   13978:	20000321 	.word	0x20000321
   1397c:	0000b2f5 	.word	0x0000b2f5
   13980:	0000b371 	.word	0x0000b371
   13984:	2000039c 	.word	0x2000039c
   13988:	20000322 	.word	0x20000322
   1398c:	00013cd9 	.word	0x00013cd9
   13990:	0000b3e5 	.word	0x0000b3e5
   13994:	2000030a 	.word	0x2000030a
   13998:	42f00000 	.word	0x42f00000
   1399c:	200000a0 	.word	0x200000a0
   139a0:	00015221 	.word	0x00015221
   139a4:	00014ea9 	.word	0x00014ea9
   139a8:	00014565 	.word	0x00014565
   139ac:	0000b41d 	.word	0x0000b41d

000139b0 <getLightSens>:
Tail = tcc0[1]
RB = tcc0[0]
*/


void getLightSens(uint16_t* light_val) {
   139b0:	b580      	push	{r7, lr}
   139b2:	b082      	sub	sp, #8
   139b4:	af00      	add	r7, sp, #0
   139b6:	6078      	str	r0, [r7, #4]
	adc_start_conversion(&adc1);
   139b8:	4b0d      	ldr	r3, [pc, #52]	; (139f0 <getLightSens+0x40>)
   139ba:	0018      	movs	r0, r3
   139bc:	4b0d      	ldr	r3, [pc, #52]	; (139f4 <getLightSens+0x44>)
   139be:	4798      	blx	r3
	while(adc_get_status(&adc1) != ADC_STATUS_RESULT_READY);
   139c0:	46c0      	nop			; (mov r8, r8)
   139c2:	4b0b      	ldr	r3, [pc, #44]	; (139f0 <getLightSens+0x40>)
   139c4:	0018      	movs	r0, r3
   139c6:	4b0c      	ldr	r3, [pc, #48]	; (139f8 <getLightSens+0x48>)
   139c8:	4798      	blx	r3
   139ca:	0003      	movs	r3, r0
   139cc:	2b01      	cmp	r3, #1
   139ce:	d1f8      	bne.n	139c2 <getLightSens+0x12>
	adc_read(&adc1, light_val);
   139d0:	687a      	ldr	r2, [r7, #4]
   139d2:	4b07      	ldr	r3, [pc, #28]	; (139f0 <getLightSens+0x40>)
   139d4:	0011      	movs	r1, r2
   139d6:	0018      	movs	r0, r3
   139d8:	4b08      	ldr	r3, [pc, #32]	; (139fc <getLightSens+0x4c>)
   139da:	4798      	blx	r3
	adc_clear_status(&adc1, ADC_STATUS_RESULT_READY);
   139dc:	4b04      	ldr	r3, [pc, #16]	; (139f0 <getLightSens+0x40>)
   139de:	2101      	movs	r1, #1
   139e0:	0018      	movs	r0, r3
   139e2:	4b07      	ldr	r3, [pc, #28]	; (13a00 <getLightSens+0x50>)
   139e4:	4798      	blx	r3
}
   139e6:	46c0      	nop			; (mov r8, r8)
   139e8:	46bd      	mov	sp, r7
   139ea:	b002      	add	sp, #8
   139ec:	bd80      	pop	{r7, pc}
   139ee:	46c0      	nop			; (mov r8, r8)
   139f0:	200009b4 	.word	0x200009b4
   139f4:	00008ca5 	.word	0x00008ca5
   139f8:	00008bb5 	.word	0x00008bb5
   139fc:	00008ced 	.word	0x00008ced
   13a00:	00008c09 	.word	0x00008c09

00013a04 <averageAX>:

int16_t averageAX(){
   13a04:	b580      	push	{r7, lr}
   13a06:	b082      	sub	sp, #8
   13a08:	af00      	add	r7, sp, #0
	AXtotal -= AXaverage[ACCELsamples-1];
   13a0a:	4b1a      	ldr	r3, [pc, #104]	; (13a74 <averageAX+0x70>)
   13a0c:	681b      	ldr	r3, [r3, #0]
   13a0e:	4a1a      	ldr	r2, [pc, #104]	; (13a78 <averageAX+0x74>)
   13a10:	211c      	movs	r1, #28
   13a12:	5e52      	ldrsh	r2, [r2, r1]
   13a14:	1a9a      	subs	r2, r3, r2
   13a16:	4b17      	ldr	r3, [pc, #92]	; (13a74 <averageAX+0x70>)
   13a18:	601a      	str	r2, [r3, #0]
	for(int i = ACCELsamples-1; i > 0; --i){
   13a1a:	230e      	movs	r3, #14
   13a1c:	607b      	str	r3, [r7, #4]
   13a1e:	e00b      	b.n	13a38 <averageAX+0x34>
		AXaverage[i] = AXaverage[i-1];
   13a20:	687b      	ldr	r3, [r7, #4]
   13a22:	1e5a      	subs	r2, r3, #1
   13a24:	4b14      	ldr	r3, [pc, #80]	; (13a78 <averageAX+0x74>)
   13a26:	0052      	lsls	r2, r2, #1
   13a28:	5ed1      	ldrsh	r1, [r2, r3]
   13a2a:	4b13      	ldr	r3, [pc, #76]	; (13a78 <averageAX+0x74>)
   13a2c:	687a      	ldr	r2, [r7, #4]
   13a2e:	0052      	lsls	r2, r2, #1
   13a30:	52d1      	strh	r1, [r2, r3]
	for(int i = ACCELsamples-1; i > 0; --i){
   13a32:	687b      	ldr	r3, [r7, #4]
   13a34:	3b01      	subs	r3, #1
   13a36:	607b      	str	r3, [r7, #4]
   13a38:	687b      	ldr	r3, [r7, #4]
   13a3a:	2b00      	cmp	r3, #0
   13a3c:	dcf0      	bgt.n	13a20 <averageAX+0x1c>
	}
	AXtotal += cax;
   13a3e:	4b0f      	ldr	r3, [pc, #60]	; (13a7c <averageAX+0x78>)
   13a40:	2200      	movs	r2, #0
   13a42:	5e9b      	ldrsh	r3, [r3, r2]
   13a44:	001a      	movs	r2, r3
   13a46:	4b0b      	ldr	r3, [pc, #44]	; (13a74 <averageAX+0x70>)
   13a48:	681b      	ldr	r3, [r3, #0]
   13a4a:	18d2      	adds	r2, r2, r3
   13a4c:	4b09      	ldr	r3, [pc, #36]	; (13a74 <averageAX+0x70>)
   13a4e:	601a      	str	r2, [r3, #0]
	AXaverage[0] = cax;
   13a50:	4b0a      	ldr	r3, [pc, #40]	; (13a7c <averageAX+0x78>)
   13a52:	2200      	movs	r2, #0
   13a54:	5e9a      	ldrsh	r2, [r3, r2]
   13a56:	4b08      	ldr	r3, [pc, #32]	; (13a78 <averageAX+0x74>)
   13a58:	801a      	strh	r2, [r3, #0]

	return (int16_t)(AXtotal/ACCELsamples);
   13a5a:	4b06      	ldr	r3, [pc, #24]	; (13a74 <averageAX+0x70>)
   13a5c:	681a      	ldr	r2, [r3, #0]
   13a5e:	4b08      	ldr	r3, [pc, #32]	; (13a80 <averageAX+0x7c>)
   13a60:	210f      	movs	r1, #15
   13a62:	0010      	movs	r0, r2
   13a64:	4798      	blx	r3
   13a66:	0003      	movs	r3, r0
   13a68:	b21b      	sxth	r3, r3
}
   13a6a:	0018      	movs	r0, r3
   13a6c:	46bd      	mov	sp, r7
   13a6e:	b002      	add	sp, #8
   13a70:	bd80      	pop	{r7, pc}
   13a72:	46c0      	nop			; (mov r8, r8)
   13a74:	200003c4 	.word	0x200003c4
   13a78:	20000a58 	.word	0x20000a58
   13a7c:	200002fc 	.word	0x200002fc
   13a80:	000141dd 	.word	0x000141dd

00013a84 <averageAY>:

int16_t averageAY(){
   13a84:	b580      	push	{r7, lr}
   13a86:	b082      	sub	sp, #8
   13a88:	af00      	add	r7, sp, #0
	AYtotal -= AYaverage[ACCELsamples-1];
   13a8a:	4b1a      	ldr	r3, [pc, #104]	; (13af4 <averageAY+0x70>)
   13a8c:	681b      	ldr	r3, [r3, #0]
   13a8e:	4a1a      	ldr	r2, [pc, #104]	; (13af8 <averageAY+0x74>)
   13a90:	211c      	movs	r1, #28
   13a92:	5e52      	ldrsh	r2, [r2, r1]
   13a94:	1a9a      	subs	r2, r3, r2
   13a96:	4b17      	ldr	r3, [pc, #92]	; (13af4 <averageAY+0x70>)
   13a98:	601a      	str	r2, [r3, #0]
	for(int i = ACCELsamples-1; i > 0; --i){
   13a9a:	230e      	movs	r3, #14
   13a9c:	607b      	str	r3, [r7, #4]
   13a9e:	e00b      	b.n	13ab8 <averageAY+0x34>
		AYaverage[i] = AYaverage[i-1];
   13aa0:	687b      	ldr	r3, [r7, #4]
   13aa2:	1e5a      	subs	r2, r3, #1
   13aa4:	4b14      	ldr	r3, [pc, #80]	; (13af8 <averageAY+0x74>)
   13aa6:	0052      	lsls	r2, r2, #1
   13aa8:	5ed1      	ldrsh	r1, [r2, r3]
   13aaa:	4b13      	ldr	r3, [pc, #76]	; (13af8 <averageAY+0x74>)
   13aac:	687a      	ldr	r2, [r7, #4]
   13aae:	0052      	lsls	r2, r2, #1
   13ab0:	52d1      	strh	r1, [r2, r3]
	for(int i = ACCELsamples-1; i > 0; --i){
   13ab2:	687b      	ldr	r3, [r7, #4]
   13ab4:	3b01      	subs	r3, #1
   13ab6:	607b      	str	r3, [r7, #4]
   13ab8:	687b      	ldr	r3, [r7, #4]
   13aba:	2b00      	cmp	r3, #0
   13abc:	dcf0      	bgt.n	13aa0 <averageAY+0x1c>
	}
	AYtotal += cay;
   13abe:	4b0f      	ldr	r3, [pc, #60]	; (13afc <averageAY+0x78>)
   13ac0:	2200      	movs	r2, #0
   13ac2:	5e9b      	ldrsh	r3, [r3, r2]
   13ac4:	001a      	movs	r2, r3
   13ac6:	4b0b      	ldr	r3, [pc, #44]	; (13af4 <averageAY+0x70>)
   13ac8:	681b      	ldr	r3, [r3, #0]
   13aca:	18d2      	adds	r2, r2, r3
   13acc:	4b09      	ldr	r3, [pc, #36]	; (13af4 <averageAY+0x70>)
   13ace:	601a      	str	r2, [r3, #0]
	AYaverage[0] = cay;
   13ad0:	4b0a      	ldr	r3, [pc, #40]	; (13afc <averageAY+0x78>)
   13ad2:	2200      	movs	r2, #0
   13ad4:	5e9a      	ldrsh	r2, [r3, r2]
   13ad6:	4b08      	ldr	r3, [pc, #32]	; (13af8 <averageAY+0x74>)
   13ad8:	801a      	strh	r2, [r3, #0]

	return (int16_t)(AYtotal/ACCELsamples);
   13ada:	4b06      	ldr	r3, [pc, #24]	; (13af4 <averageAY+0x70>)
   13adc:	681a      	ldr	r2, [r3, #0]
   13ade:	4b08      	ldr	r3, [pc, #32]	; (13b00 <averageAY+0x7c>)
   13ae0:	210f      	movs	r1, #15
   13ae2:	0010      	movs	r0, r2
   13ae4:	4798      	blx	r3
   13ae6:	0003      	movs	r3, r0
   13ae8:	b21b      	sxth	r3, r3
}
   13aea:	0018      	movs	r0, r3
   13aec:	46bd      	mov	sp, r7
   13aee:	b002      	add	sp, #8
   13af0:	bd80      	pop	{r7, pc}
   13af2:	46c0      	nop			; (mov r8, r8)
   13af4:	200003c8 	.word	0x200003c8
   13af8:	20000a1c 	.word	0x20000a1c
   13afc:	200002fe 	.word	0x200002fe
   13b00:	000141dd 	.word	0x000141dd

00013b04 <sensorControl>:
		AZaverage[0] = azKalman;

		return (int16_t)(AZtotal/ACCELsamples);
}

char sensorControl() {
   13b04:	b580      	push	{r7, lr}
   13b06:	af00      	add	r7, sp, #0
static uint8_t off_type = 0;
static long count = 0;
static bool result = 1;
	if(IMU_CONTROLED){
   13b08:	4b60      	ldr	r3, [pc, #384]	; (13c8c <sensorControl+0x188>)
   13b0a:	781b      	ldrb	r3, [r3, #0]
   13b0c:	2b00      	cmp	r3, #0
   13b0e:	d100      	bne.n	13b12 <sensorControl+0xe>
   13b10:	e0b7      	b.n	13c82 <sensorControl+0x17e>
		if(result){
   13b12:	4b5f      	ldr	r3, [pc, #380]	; (13c90 <sensorControl+0x18c>)
   13b14:	781b      	ldrb	r3, [r3, #0]
   13b16:	2b00      	cmp	r3, #0
   13b18:	d057      	beq.n	13bca <sensorControl+0xc6>
			if(ayKalman >= 1000 && result){
   13b1a:	4b5e      	ldr	r3, [pc, #376]	; (13c94 <sensorControl+0x190>)
   13b1c:	681a      	ldr	r2, [r3, #0]
   13b1e:	4b5e      	ldr	r3, [pc, #376]	; (13c98 <sensorControl+0x194>)
   13b20:	495e      	ldr	r1, [pc, #376]	; (13c9c <sensorControl+0x198>)
   13b22:	1c10      	adds	r0, r2, #0
   13b24:	4798      	blx	r3
   13b26:	1e03      	subs	r3, r0, #0
   13b28:	d00c      	beq.n	13b44 <sensorControl+0x40>
   13b2a:	4b59      	ldr	r3, [pc, #356]	; (13c90 <sensorControl+0x18c>)
   13b2c:	781b      	ldrb	r3, [r3, #0]
   13b2e:	2b00      	cmp	r3, #0
   13b30:	d008      	beq.n	13b44 <sensorControl+0x40>
				count++;
   13b32:	4b5b      	ldr	r3, [pc, #364]	; (13ca0 <sensorControl+0x19c>)
   13b34:	681b      	ldr	r3, [r3, #0]
   13b36:	1c5a      	adds	r2, r3, #1
   13b38:	4b59      	ldr	r3, [pc, #356]	; (13ca0 <sensorControl+0x19c>)
   13b3a:	601a      	str	r2, [r3, #0]
				off_type = 1;
   13b3c:	4b59      	ldr	r3, [pc, #356]	; (13ca4 <sensorControl+0x1a0>)
   13b3e:	2201      	movs	r2, #1
   13b40:	701a      	strb	r2, [r3, #0]
   13b42:	e082      	b.n	13c4a <sensorControl+0x146>
			}
			else if(ayKalman <= -1000 && result){
   13b44:	4b53      	ldr	r3, [pc, #332]	; (13c94 <sensorControl+0x190>)
   13b46:	681a      	ldr	r2, [r3, #0]
   13b48:	4b57      	ldr	r3, [pc, #348]	; (13ca8 <sensorControl+0x1a4>)
   13b4a:	4958      	ldr	r1, [pc, #352]	; (13cac <sensorControl+0x1a8>)
   13b4c:	1c10      	adds	r0, r2, #0
   13b4e:	4798      	blx	r3
   13b50:	1e03      	subs	r3, r0, #0
   13b52:	d00c      	beq.n	13b6e <sensorControl+0x6a>
   13b54:	4b4e      	ldr	r3, [pc, #312]	; (13c90 <sensorControl+0x18c>)
   13b56:	781b      	ldrb	r3, [r3, #0]
   13b58:	2b00      	cmp	r3, #0
   13b5a:	d008      	beq.n	13b6e <sensorControl+0x6a>
				count++;
   13b5c:	4b50      	ldr	r3, [pc, #320]	; (13ca0 <sensorControl+0x19c>)
   13b5e:	681b      	ldr	r3, [r3, #0]
   13b60:	1c5a      	adds	r2, r3, #1
   13b62:	4b4f      	ldr	r3, [pc, #316]	; (13ca0 <sensorControl+0x19c>)
   13b64:	601a      	str	r2, [r3, #0]
				off_type = 2;
   13b66:	4b4f      	ldr	r3, [pc, #316]	; (13ca4 <sensorControl+0x1a0>)
   13b68:	2202      	movs	r2, #2
   13b6a:	701a      	strb	r2, [r3, #0]
   13b6c:	e06d      	b.n	13c4a <sensorControl+0x146>
			}
			else if(axKalman >= 1250 && result){
   13b6e:	4b50      	ldr	r3, [pc, #320]	; (13cb0 <sensorControl+0x1ac>)
   13b70:	681a      	ldr	r2, [r3, #0]
   13b72:	4b49      	ldr	r3, [pc, #292]	; (13c98 <sensorControl+0x194>)
   13b74:	494f      	ldr	r1, [pc, #316]	; (13cb4 <sensorControl+0x1b0>)
   13b76:	1c10      	adds	r0, r2, #0
   13b78:	4798      	blx	r3
   13b7a:	1e03      	subs	r3, r0, #0
   13b7c:	d00c      	beq.n	13b98 <sensorControl+0x94>
   13b7e:	4b44      	ldr	r3, [pc, #272]	; (13c90 <sensorControl+0x18c>)
   13b80:	781b      	ldrb	r3, [r3, #0]
   13b82:	2b00      	cmp	r3, #0
   13b84:	d008      	beq.n	13b98 <sensorControl+0x94>
				count++;
   13b86:	4b46      	ldr	r3, [pc, #280]	; (13ca0 <sensorControl+0x19c>)
   13b88:	681b      	ldr	r3, [r3, #0]
   13b8a:	1c5a      	adds	r2, r3, #1
   13b8c:	4b44      	ldr	r3, [pc, #272]	; (13ca0 <sensorControl+0x19c>)
   13b8e:	601a      	str	r2, [r3, #0]
				off_type = 3;
   13b90:	4b44      	ldr	r3, [pc, #272]	; (13ca4 <sensorControl+0x1a0>)
   13b92:	2203      	movs	r2, #3
   13b94:	701a      	strb	r2, [r3, #0]
   13b96:	e058      	b.n	13c4a <sensorControl+0x146>
			}
			else if(axKalman <= -1250 && result){
   13b98:	4b45      	ldr	r3, [pc, #276]	; (13cb0 <sensorControl+0x1ac>)
   13b9a:	681a      	ldr	r2, [r3, #0]
   13b9c:	4b42      	ldr	r3, [pc, #264]	; (13ca8 <sensorControl+0x1a4>)
   13b9e:	4946      	ldr	r1, [pc, #280]	; (13cb8 <sensorControl+0x1b4>)
   13ba0:	1c10      	adds	r0, r2, #0
   13ba2:	4798      	blx	r3
   13ba4:	1e03      	subs	r3, r0, #0
   13ba6:	d00c      	beq.n	13bc2 <sensorControl+0xbe>
   13ba8:	4b39      	ldr	r3, [pc, #228]	; (13c90 <sensorControl+0x18c>)
   13baa:	781b      	ldrb	r3, [r3, #0]
   13bac:	2b00      	cmp	r3, #0
   13bae:	d008      	beq.n	13bc2 <sensorControl+0xbe>
				count++;
   13bb0:	4b3b      	ldr	r3, [pc, #236]	; (13ca0 <sensorControl+0x19c>)
   13bb2:	681b      	ldr	r3, [r3, #0]
   13bb4:	1c5a      	adds	r2, r3, #1
   13bb6:	4b3a      	ldr	r3, [pc, #232]	; (13ca0 <sensorControl+0x19c>)
   13bb8:	601a      	str	r2, [r3, #0]
				off_type = 4;
   13bba:	4b3a      	ldr	r3, [pc, #232]	; (13ca4 <sensorControl+0x1a0>)
   13bbc:	2204      	movs	r2, #4
   13bbe:	701a      	strb	r2, [r3, #0]
   13bc0:	e043      	b.n	13c4a <sensorControl+0x146>
			}
			else
				count = 0;
   13bc2:	4b37      	ldr	r3, [pc, #220]	; (13ca0 <sensorControl+0x19c>)
   13bc4:	2200      	movs	r2, #0
   13bc6:	601a      	str	r2, [r3, #0]
   13bc8:	e03f      	b.n	13c4a <sensorControl+0x146>
		}
		else if(!result){
   13bca:	4b31      	ldr	r3, [pc, #196]	; (13c90 <sensorControl+0x18c>)
   13bcc:	781b      	ldrb	r3, [r3, #0]
   13bce:	2201      	movs	r2, #1
   13bd0:	4053      	eors	r3, r2
   13bd2:	b2db      	uxtb	r3, r3
   13bd4:	2b00      	cmp	r3, #0
   13bd6:	d038      	beq.n	13c4a <sensorControl+0x146>
			if((ayKalman < 750 && off_type == 1) || (ayKalman > -750 && off_type == 2) || (axKalman < 1000 && off_type == 3) || (axKalman > -1000 && off_type == 4)){
   13bd8:	4b2e      	ldr	r3, [pc, #184]	; (13c94 <sensorControl+0x190>)
   13bda:	681a      	ldr	r2, [r3, #0]
   13bdc:	4b37      	ldr	r3, [pc, #220]	; (13cbc <sensorControl+0x1b8>)
   13bde:	4938      	ldr	r1, [pc, #224]	; (13cc0 <sensorControl+0x1bc>)
   13be0:	1c10      	adds	r0, r2, #0
   13be2:	4798      	blx	r3
   13be4:	1e03      	subs	r3, r0, #0
   13be6:	d003      	beq.n	13bf0 <sensorControl+0xec>
   13be8:	4b2e      	ldr	r3, [pc, #184]	; (13ca4 <sensorControl+0x1a0>)
   13bea:	781b      	ldrb	r3, [r3, #0]
   13bec:	2b01      	cmp	r3, #1
   13bee:	d023      	beq.n	13c38 <sensorControl+0x134>
   13bf0:	4b28      	ldr	r3, [pc, #160]	; (13c94 <sensorControl+0x190>)
   13bf2:	681a      	ldr	r2, [r3, #0]
   13bf4:	4b33      	ldr	r3, [pc, #204]	; (13cc4 <sensorControl+0x1c0>)
   13bf6:	4934      	ldr	r1, [pc, #208]	; (13cc8 <sensorControl+0x1c4>)
   13bf8:	1c10      	adds	r0, r2, #0
   13bfa:	4798      	blx	r3
   13bfc:	1e03      	subs	r3, r0, #0
   13bfe:	d003      	beq.n	13c08 <sensorControl+0x104>
   13c00:	4b28      	ldr	r3, [pc, #160]	; (13ca4 <sensorControl+0x1a0>)
   13c02:	781b      	ldrb	r3, [r3, #0]
   13c04:	2b02      	cmp	r3, #2
   13c06:	d017      	beq.n	13c38 <sensorControl+0x134>
   13c08:	4b29      	ldr	r3, [pc, #164]	; (13cb0 <sensorControl+0x1ac>)
   13c0a:	681a      	ldr	r2, [r3, #0]
   13c0c:	4b2b      	ldr	r3, [pc, #172]	; (13cbc <sensorControl+0x1b8>)
   13c0e:	4923      	ldr	r1, [pc, #140]	; (13c9c <sensorControl+0x198>)
   13c10:	1c10      	adds	r0, r2, #0
   13c12:	4798      	blx	r3
   13c14:	1e03      	subs	r3, r0, #0
   13c16:	d003      	beq.n	13c20 <sensorControl+0x11c>
   13c18:	4b22      	ldr	r3, [pc, #136]	; (13ca4 <sensorControl+0x1a0>)
   13c1a:	781b      	ldrb	r3, [r3, #0]
   13c1c:	2b03      	cmp	r3, #3
   13c1e:	d00b      	beq.n	13c38 <sensorControl+0x134>
   13c20:	4b23      	ldr	r3, [pc, #140]	; (13cb0 <sensorControl+0x1ac>)
   13c22:	681a      	ldr	r2, [r3, #0]
   13c24:	4b27      	ldr	r3, [pc, #156]	; (13cc4 <sensorControl+0x1c0>)
   13c26:	4921      	ldr	r1, [pc, #132]	; (13cac <sensorControl+0x1a8>)
   13c28:	1c10      	adds	r0, r2, #0
   13c2a:	4798      	blx	r3
   13c2c:	1e03      	subs	r3, r0, #0
   13c2e:	d009      	beq.n	13c44 <sensorControl+0x140>
   13c30:	4b1c      	ldr	r3, [pc, #112]	; (13ca4 <sensorControl+0x1a0>)
   13c32:	781b      	ldrb	r3, [r3, #0]
   13c34:	2b04      	cmp	r3, #4
   13c36:	d105      	bne.n	13c44 <sensorControl+0x140>
				count++;
   13c38:	4b19      	ldr	r3, [pc, #100]	; (13ca0 <sensorControl+0x19c>)
   13c3a:	681b      	ldr	r3, [r3, #0]
   13c3c:	1c5a      	adds	r2, r3, #1
   13c3e:	4b18      	ldr	r3, [pc, #96]	; (13ca0 <sensorControl+0x19c>)
   13c40:	601a      	str	r2, [r3, #0]
   13c42:	e002      	b.n	13c4a <sensorControl+0x146>
			}
			else
				count = 0;
   13c44:	4b16      	ldr	r3, [pc, #88]	; (13ca0 <sensorControl+0x19c>)
   13c46:	2200      	movs	r2, #0
   13c48:	601a      	str	r2, [r3, #0]
		}
		
		if(count > 6)
   13c4a:	4b15      	ldr	r3, [pc, #84]	; (13ca0 <sensorControl+0x19c>)
   13c4c:	681b      	ldr	r3, [r3, #0]
   13c4e:	2b06      	cmp	r3, #6
   13c50:	dd0d      	ble.n	13c6e <sensorControl+0x16a>
			result = !result;
   13c52:	4b0f      	ldr	r3, [pc, #60]	; (13c90 <sensorControl+0x18c>)
   13c54:	781b      	ldrb	r3, [r3, #0]
   13c56:	1e5a      	subs	r2, r3, #1
   13c58:	4193      	sbcs	r3, r2
   13c5a:	b2db      	uxtb	r3, r3
   13c5c:	2201      	movs	r2, #1
   13c5e:	4053      	eors	r3, r2
   13c60:	b2db      	uxtb	r3, r3
   13c62:	1c1a      	adds	r2, r3, #0
   13c64:	2301      	movs	r3, #1
   13c66:	4013      	ands	r3, r2
   13c68:	b2da      	uxtb	r2, r3
   13c6a:	4b09      	ldr	r3, [pc, #36]	; (13c90 <sensorControl+0x18c>)
   13c6c:	701a      	strb	r2, [r3, #0]

		if(result)
   13c6e:	4b08      	ldr	r3, [pc, #32]	; (13c90 <sensorControl+0x18c>)
   13c70:	781b      	ldrb	r3, [r3, #0]
   13c72:	2b00      	cmp	r3, #0
   13c74:	d002      	beq.n	13c7c <sensorControl+0x178>
			off_type = 0;
   13c76:	4b0b      	ldr	r3, [pc, #44]	; (13ca4 <sensorControl+0x1a0>)
   13c78:	2200      	movs	r2, #0
   13c7a:	701a      	strb	r2, [r3, #0]

		return result;
   13c7c:	4b04      	ldr	r3, [pc, #16]	; (13c90 <sensorControl+0x18c>)
   13c7e:	781b      	ldrb	r3, [r3, #0]
   13c80:	e000      	b.n	13c84 <sensorControl+0x180>
	}
	else
		return 1;
   13c82:	2301      	movs	r3, #1
}
   13c84:	0018      	movs	r0, r3
   13c86:	46bd      	mov	sp, r7
   13c88:	bd80      	pop	{r7, pc}
   13c8a:	46c0      	nop			; (mov r8, r8)
   13c8c:	20000324 	.word	0x20000324
   13c90:	200000e4 	.word	0x200000e4
   13c94:	200003d4 	.word	0x200003d4
   13c98:	00014491 	.word	0x00014491
   13c9c:	447a0000 	.word	0x447a0000
   13ca0:	200003f0 	.word	0x200003f0
   13ca4:	200003f4 	.word	0x200003f4
   13ca8:	00014469 	.word	0x00014469
   13cac:	c47a0000 	.word	0xc47a0000
   13cb0:	200003d0 	.word	0x200003d0
   13cb4:	449c4000 	.word	0x449c4000
   13cb8:	c49c4000 	.word	0xc49c4000
   13cbc:	00014455 	.word	0x00014455
   13cc0:	443b8000 	.word	0x443b8000
   13cc4:	0001447d 	.word	0x0001447d
   13cc8:	c43b8000 	.word	0xc43b8000

00013ccc <lightControlSide>:



char lightControlSide() {
   13ccc:	b580      	push	{r7, lr}
   13cce:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
   13cd0:	2301      	movs	r3, #1
}
   13cd2:	0018      	movs	r0, r3
   13cd4:	46bd      	mov	sp, r7
   13cd6:	bd80      	pop	{r7, pc}

00013cd8 <lightControlHead>:

char lightControlHead() {
   13cd8:	b580      	push	{r7, lr}
   13cda:	af00      	add	r7, sp, #0
	// TO BE IMPLEMENTED

	return true;
   13cdc:	2301      	movs	r3, #1
}
   13cde:	0018      	movs	r0, r3
   13ce0:	46bd      	mov	sp, r7
   13ce2:	bd80      	pop	{r7, pc}

00013ce4 <initKalman>:

void initKalman(float meas, float est, float _q)
{
   13ce4:	b580      	push	{r7, lr}
   13ce6:	b086      	sub	sp, #24
   13ce8:	af00      	add	r7, sp, #0
   13cea:	60f8      	str	r0, [r7, #12]
   13cec:	60b9      	str	r1, [r7, #8]
   13cee:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < KalmanArraySize; i++){
   13cf0:	2300      	movs	r3, #0
   13cf2:	617b      	str	r3, [r7, #20]
   13cf4:	e020      	b.n	13d38 <initKalman+0x54>
		err_measure[i] = meas;
   13cf6:	4b26      	ldr	r3, [pc, #152]	; (13d90 <initKalman+0xac>)
   13cf8:	697a      	ldr	r2, [r7, #20]
   13cfa:	0092      	lsls	r2, r2, #2
   13cfc:	68f9      	ldr	r1, [r7, #12]
   13cfe:	50d1      	str	r1, [r2, r3]
		err_estimate[i] = est;
   13d00:	4b24      	ldr	r3, [pc, #144]	; (13d94 <initKalman+0xb0>)
   13d02:	697a      	ldr	r2, [r7, #20]
   13d04:	0092      	lsls	r2, r2, #2
   13d06:	68b9      	ldr	r1, [r7, #8]
   13d08:	50d1      	str	r1, [r2, r3]
		q[i] = _q;
   13d0a:	4b23      	ldr	r3, [pc, #140]	; (13d98 <initKalman+0xb4>)
   13d0c:	697a      	ldr	r2, [r7, #20]
   13d0e:	0092      	lsls	r2, r2, #2
   13d10:	6879      	ldr	r1, [r7, #4]
   13d12:	50d1      	str	r1, [r2, r3]
		current_estimate[i] = 0;
   13d14:	4b21      	ldr	r3, [pc, #132]	; (13d9c <initKalman+0xb8>)
   13d16:	697a      	ldr	r2, [r7, #20]
   13d18:	0092      	lsls	r2, r2, #2
   13d1a:	2100      	movs	r1, #0
   13d1c:	50d1      	str	r1, [r2, r3]
		last_estimate[i] = 0;
   13d1e:	4b20      	ldr	r3, [pc, #128]	; (13da0 <initKalman+0xbc>)
   13d20:	697a      	ldr	r2, [r7, #20]
   13d22:	0092      	lsls	r2, r2, #2
   13d24:	2100      	movs	r1, #0
   13d26:	50d1      	str	r1, [r2, r3]
		kalman_gain[i] = 0;
   13d28:	4b1e      	ldr	r3, [pc, #120]	; (13da4 <initKalman+0xc0>)
   13d2a:	697a      	ldr	r2, [r7, #20]
   13d2c:	0092      	lsls	r2, r2, #2
   13d2e:	2100      	movs	r1, #0
   13d30:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < KalmanArraySize; i++){
   13d32:	697b      	ldr	r3, [r7, #20]
   13d34:	3301      	adds	r3, #1
   13d36:	617b      	str	r3, [r7, #20]
   13d38:	697b      	ldr	r3, [r7, #20]
   13d3a:	2b06      	cmp	r3, #6
   13d3c:	dddb      	ble.n	13cf6 <initKalman+0x12>
	}

	err_measure[ax_kalman] = 15;
   13d3e:	4b14      	ldr	r3, [pc, #80]	; (13d90 <initKalman+0xac>)
   13d40:	4a19      	ldr	r2, [pc, #100]	; (13da8 <initKalman+0xc4>)
   13d42:	601a      	str	r2, [r3, #0]
	err_estimate[ax_kalman] = 15;
   13d44:	4b13      	ldr	r3, [pc, #76]	; (13d94 <initKalman+0xb0>)
   13d46:	4a18      	ldr	r2, [pc, #96]	; (13da8 <initKalman+0xc4>)
   13d48:	601a      	str	r2, [r3, #0]
	q[ax_kalman] = 0.3;
   13d4a:	4b13      	ldr	r3, [pc, #76]	; (13d98 <initKalman+0xb4>)
   13d4c:	4a17      	ldr	r2, [pc, #92]	; (13dac <initKalman+0xc8>)
   13d4e:	601a      	str	r2, [r3, #0]

	err_measure[ay_kalman] = 15;
   13d50:	4b0f      	ldr	r3, [pc, #60]	; (13d90 <initKalman+0xac>)
   13d52:	4a15      	ldr	r2, [pc, #84]	; (13da8 <initKalman+0xc4>)
   13d54:	605a      	str	r2, [r3, #4]
	err_estimate[ay_kalman] = 15;
   13d56:	4b0f      	ldr	r3, [pc, #60]	; (13d94 <initKalman+0xb0>)
   13d58:	4a13      	ldr	r2, [pc, #76]	; (13da8 <initKalman+0xc4>)
   13d5a:	605a      	str	r2, [r3, #4]
	q[ay_kalman] = 0.3;
   13d5c:	4b0e      	ldr	r3, [pc, #56]	; (13d98 <initKalman+0xb4>)
   13d5e:	4a13      	ldr	r2, [pc, #76]	; (13dac <initKalman+0xc8>)
   13d60:	605a      	str	r2, [r3, #4]

// 	err_measure[ay_kalman] = 20;
// 	err_estimate[ay_kalman] = 20;
// 	q[ay_kalman] = 0.8;

	err_measure[az_kalman] = 30;
   13d62:	4b0b      	ldr	r3, [pc, #44]	; (13d90 <initKalman+0xac>)
   13d64:	4a12      	ldr	r2, [pc, #72]	; (13db0 <initKalman+0xcc>)
   13d66:	609a      	str	r2, [r3, #8]
	err_estimate[az_kalman] = 30;
   13d68:	4b0a      	ldr	r3, [pc, #40]	; (13d94 <initKalman+0xb0>)
   13d6a:	4a11      	ldr	r2, [pc, #68]	; (13db0 <initKalman+0xcc>)
   13d6c:	609a      	str	r2, [r3, #8]
	q[az_kalman] = 0.3;
   13d6e:	4b0a      	ldr	r3, [pc, #40]	; (13d98 <initKalman+0xb4>)
   13d70:	4a0e      	ldr	r2, [pc, #56]	; (13dac <initKalman+0xc8>)
   13d72:	609a      	str	r2, [r3, #8]
// 	
// 	err_measure[gz_kalman] = 0.1;
// 	err_estimate[gz_kalman] = 1;
// 	q[gz_kalman] = 0.99;

	err_measure[light_kalman] = 200;
   13d74:	4b06      	ldr	r3, [pc, #24]	; (13d90 <initKalman+0xac>)
   13d76:	4a0f      	ldr	r2, [pc, #60]	; (13db4 <initKalman+0xd0>)
   13d78:	619a      	str	r2, [r3, #24]
	err_estimate[light_kalman] = 200;
   13d7a:	4b06      	ldr	r3, [pc, #24]	; (13d94 <initKalman+0xb0>)
   13d7c:	4a0d      	ldr	r2, [pc, #52]	; (13db4 <initKalman+0xd0>)
   13d7e:	619a      	str	r2, [r3, #24]
	q[light_kalman] = 0.008;
   13d80:	4b05      	ldr	r3, [pc, #20]	; (13d98 <initKalman+0xb4>)
   13d82:	4a0d      	ldr	r2, [pc, #52]	; (13db8 <initKalman+0xd4>)
   13d84:	619a      	str	r2, [r3, #24]
}
   13d86:	46c0      	nop			; (mov r8, r8)
   13d88:	46bd      	mov	sp, r7
   13d8a:	b006      	add	sp, #24
   13d8c:	bd80      	pop	{r7, pc}
   13d8e:	46c0      	nop			; (mov r8, r8)
   13d90:	20000c80 	.word	0x20000c80
   13d94:	200009c4 	.word	0x200009c4
   13d98:	20000fb8 	.word	0x20000fb8
   13d9c:	20000a3c 	.word	0x20000a3c
   13da0:	2000090c 	.word	0x2000090c
   13da4:	20000ee8 	.word	0x20000ee8
   13da8:	41700000 	.word	0x41700000
   13dac:	3e99999a 	.word	0x3e99999a
   13db0:	41f00000 	.word	0x41f00000
   13db4:	43480000 	.word	0x43480000
   13db8:	3c03126f 	.word	0x3c03126f

00013dbc <updateKalman>:

float updateKalman(float meas, int kalmanIndex)
{
   13dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
   13dbe:	b083      	sub	sp, #12
   13dc0:	af00      	add	r7, sp, #0
   13dc2:	6078      	str	r0, [r7, #4]
   13dc4:	6039      	str	r1, [r7, #0]
	  kalman_gain[kalmanIndex] = err_estimate[kalmanIndex]/(err_estimate[kalmanIndex] + err_measure[kalmanIndex]);
   13dc6:	4b5e      	ldr	r3, [pc, #376]	; (13f40 <updateKalman+0x184>)
   13dc8:	683a      	ldr	r2, [r7, #0]
   13dca:	0092      	lsls	r2, r2, #2
   13dcc:	58d4      	ldr	r4, [r2, r3]
   13dce:	4b5c      	ldr	r3, [pc, #368]	; (13f40 <updateKalman+0x184>)
   13dd0:	683a      	ldr	r2, [r7, #0]
   13dd2:	0092      	lsls	r2, r2, #2
   13dd4:	58d0      	ldr	r0, [r2, r3]
   13dd6:	4b5b      	ldr	r3, [pc, #364]	; (13f44 <updateKalman+0x188>)
   13dd8:	683a      	ldr	r2, [r7, #0]
   13dda:	0092      	lsls	r2, r2, #2
   13ddc:	58d2      	ldr	r2, [r2, r3]
   13dde:	4b5a      	ldr	r3, [pc, #360]	; (13f48 <updateKalman+0x18c>)
   13de0:	1c11      	adds	r1, r2, #0
   13de2:	4798      	blx	r3
   13de4:	1c03      	adds	r3, r0, #0
   13de6:	1c1a      	adds	r2, r3, #0
   13de8:	4b58      	ldr	r3, [pc, #352]	; (13f4c <updateKalman+0x190>)
   13dea:	1c11      	adds	r1, r2, #0
   13dec:	1c20      	adds	r0, r4, #0
   13dee:	4798      	blx	r3
   13df0:	1c03      	adds	r3, r0, #0
   13df2:	1c19      	adds	r1, r3, #0
   13df4:	4b56      	ldr	r3, [pc, #344]	; (13f50 <updateKalman+0x194>)
   13df6:	683a      	ldr	r2, [r7, #0]
   13df8:	0092      	lsls	r2, r2, #2
   13dfa:	50d1      	str	r1, [r2, r3]
	  kalman_gain[kalmanIndex] = max(kalman_gain[kalmanIndex],0.015);
   13dfc:	4b54      	ldr	r3, [pc, #336]	; (13f50 <updateKalman+0x194>)
   13dfe:	683a      	ldr	r2, [r7, #0]
   13e00:	0092      	lsls	r2, r2, #2
   13e02:	58d2      	ldr	r2, [r2, r3]
   13e04:	4b53      	ldr	r3, [pc, #332]	; (13f54 <updateKalman+0x198>)
   13e06:	1c10      	adds	r0, r2, #0
   13e08:	4798      	blx	r3
   13e0a:	4c53      	ldr	r4, [pc, #332]	; (13f58 <updateKalman+0x19c>)
   13e0c:	4a53      	ldr	r2, [pc, #332]	; (13f5c <updateKalman+0x1a0>)
   13e0e:	4b54      	ldr	r3, [pc, #336]	; (13f60 <updateKalman+0x1a4>)
   13e10:	47a0      	blx	r4
   13e12:	1e03      	subs	r3, r0, #0
   13e14:	d004      	beq.n	13e20 <updateKalman+0x64>
   13e16:	4b4e      	ldr	r3, [pc, #312]	; (13f50 <updateKalman+0x194>)
   13e18:	683a      	ldr	r2, [r7, #0]
   13e1a:	0092      	lsls	r2, r2, #2
   13e1c:	58d3      	ldr	r3, [r2, r3]
   13e1e:	e000      	b.n	13e22 <updateKalman+0x66>
   13e20:	4b50      	ldr	r3, [pc, #320]	; (13f64 <updateKalman+0x1a8>)
   13e22:	4a4b      	ldr	r2, [pc, #300]	; (13f50 <updateKalman+0x194>)
   13e24:	6839      	ldr	r1, [r7, #0]
   13e26:	0089      	lsls	r1, r1, #2
   13e28:	508b      	str	r3, [r1, r2]
	  current_estimate[kalmanIndex] = last_estimate[kalmanIndex] + kalman_gain[kalmanIndex] * (meas - last_estimate[kalmanIndex]);
   13e2a:	4b4f      	ldr	r3, [pc, #316]	; (13f68 <updateKalman+0x1ac>)
   13e2c:	683a      	ldr	r2, [r7, #0]
   13e2e:	0092      	lsls	r2, r2, #2
   13e30:	58d4      	ldr	r4, [r2, r3]
   13e32:	4b47      	ldr	r3, [pc, #284]	; (13f50 <updateKalman+0x194>)
   13e34:	683a      	ldr	r2, [r7, #0]
   13e36:	0092      	lsls	r2, r2, #2
   13e38:	58d5      	ldr	r5, [r2, r3]
   13e3a:	4b4b      	ldr	r3, [pc, #300]	; (13f68 <updateKalman+0x1ac>)
   13e3c:	683a      	ldr	r2, [r7, #0]
   13e3e:	0092      	lsls	r2, r2, #2
   13e40:	58d2      	ldr	r2, [r2, r3]
   13e42:	4b4a      	ldr	r3, [pc, #296]	; (13f6c <updateKalman+0x1b0>)
   13e44:	1c11      	adds	r1, r2, #0
   13e46:	6878      	ldr	r0, [r7, #4]
   13e48:	4798      	blx	r3
   13e4a:	1c03      	adds	r3, r0, #0
   13e4c:	1c1a      	adds	r2, r3, #0
   13e4e:	4b48      	ldr	r3, [pc, #288]	; (13f70 <updateKalman+0x1b4>)
   13e50:	1c11      	adds	r1, r2, #0
   13e52:	1c28      	adds	r0, r5, #0
   13e54:	4798      	blx	r3
   13e56:	1c03      	adds	r3, r0, #0
   13e58:	1c1a      	adds	r2, r3, #0
   13e5a:	4b3b      	ldr	r3, [pc, #236]	; (13f48 <updateKalman+0x18c>)
   13e5c:	1c11      	adds	r1, r2, #0
   13e5e:	1c20      	adds	r0, r4, #0
   13e60:	4798      	blx	r3
   13e62:	1c03      	adds	r3, r0, #0
   13e64:	1c19      	adds	r1, r3, #0
   13e66:	4b43      	ldr	r3, [pc, #268]	; (13f74 <updateKalman+0x1b8>)
   13e68:	683a      	ldr	r2, [r7, #0]
   13e6a:	0092      	lsls	r2, r2, #2
   13e6c:	50d1      	str	r1, [r2, r3]
	  err_estimate[kalmanIndex] =  (1.0 - kalman_gain[kalmanIndex])*err_estimate[kalmanIndex] + abs(last_estimate[kalmanIndex]-current_estimate[kalmanIndex])*q[kalmanIndex];
   13e6e:	4b38      	ldr	r3, [pc, #224]	; (13f50 <updateKalman+0x194>)
   13e70:	683a      	ldr	r2, [r7, #0]
   13e72:	0092      	lsls	r2, r2, #2
   13e74:	58d2      	ldr	r2, [r2, r3]
   13e76:	4b37      	ldr	r3, [pc, #220]	; (13f54 <updateKalman+0x198>)
   13e78:	1c10      	adds	r0, r2, #0
   13e7a:	4798      	blx	r3
   13e7c:	0002      	movs	r2, r0
   13e7e:	000b      	movs	r3, r1
   13e80:	4c3d      	ldr	r4, [pc, #244]	; (13f78 <updateKalman+0x1bc>)
   13e82:	2000      	movs	r0, #0
   13e84:	493d      	ldr	r1, [pc, #244]	; (13f7c <updateKalman+0x1c0>)
   13e86:	47a0      	blx	r4
   13e88:	0003      	movs	r3, r0
   13e8a:	000c      	movs	r4, r1
   13e8c:	001d      	movs	r5, r3
   13e8e:	0026      	movs	r6, r4
   13e90:	4b2b      	ldr	r3, [pc, #172]	; (13f40 <updateKalman+0x184>)
   13e92:	683a      	ldr	r2, [r7, #0]
   13e94:	0092      	lsls	r2, r2, #2
   13e96:	58d2      	ldr	r2, [r2, r3]
   13e98:	4b2e      	ldr	r3, [pc, #184]	; (13f54 <updateKalman+0x198>)
   13e9a:	1c10      	adds	r0, r2, #0
   13e9c:	4798      	blx	r3
   13e9e:	0002      	movs	r2, r0
   13ea0:	000b      	movs	r3, r1
   13ea2:	4c37      	ldr	r4, [pc, #220]	; (13f80 <updateKalman+0x1c4>)
   13ea4:	0028      	movs	r0, r5
   13ea6:	0031      	movs	r1, r6
   13ea8:	47a0      	blx	r4
   13eaa:	0003      	movs	r3, r0
   13eac:	000c      	movs	r4, r1
   13eae:	001d      	movs	r5, r3
   13eb0:	0026      	movs	r6, r4
   13eb2:	4b2d      	ldr	r3, [pc, #180]	; (13f68 <updateKalman+0x1ac>)
   13eb4:	683a      	ldr	r2, [r7, #0]
   13eb6:	0092      	lsls	r2, r2, #2
   13eb8:	58d0      	ldr	r0, [r2, r3]
   13eba:	4b2e      	ldr	r3, [pc, #184]	; (13f74 <updateKalman+0x1b8>)
   13ebc:	683a      	ldr	r2, [r7, #0]
   13ebe:	0092      	lsls	r2, r2, #2
   13ec0:	58d2      	ldr	r2, [r2, r3]
   13ec2:	4b2a      	ldr	r3, [pc, #168]	; (13f6c <updateKalman+0x1b0>)
   13ec4:	1c11      	adds	r1, r2, #0
   13ec6:	4798      	blx	r3
   13ec8:	1c03      	adds	r3, r0, #0
   13eca:	1c1a      	adds	r2, r3, #0
   13ecc:	4b2d      	ldr	r3, [pc, #180]	; (13f84 <updateKalman+0x1c8>)
   13ece:	1c10      	adds	r0, r2, #0
   13ed0:	4798      	blx	r3
   13ed2:	0003      	movs	r3, r0
   13ed4:	17d9      	asrs	r1, r3, #31
   13ed6:	185a      	adds	r2, r3, r1
   13ed8:	404a      	eors	r2, r1
   13eda:	4b2b      	ldr	r3, [pc, #172]	; (13f88 <updateKalman+0x1cc>)
   13edc:	0010      	movs	r0, r2
   13ede:	4798      	blx	r3
   13ee0:	4b2a      	ldr	r3, [pc, #168]	; (13f8c <updateKalman+0x1d0>)
   13ee2:	683a      	ldr	r2, [r7, #0]
   13ee4:	0092      	lsls	r2, r2, #2
   13ee6:	58d2      	ldr	r2, [r2, r3]
   13ee8:	4b21      	ldr	r3, [pc, #132]	; (13f70 <updateKalman+0x1b4>)
   13eea:	1c11      	adds	r1, r2, #0
   13eec:	4798      	blx	r3
   13eee:	1c03      	adds	r3, r0, #0
   13ef0:	1c1a      	adds	r2, r3, #0
   13ef2:	4b18      	ldr	r3, [pc, #96]	; (13f54 <updateKalman+0x198>)
   13ef4:	1c10      	adds	r0, r2, #0
   13ef6:	4798      	blx	r3
   13ef8:	0002      	movs	r2, r0
   13efa:	000b      	movs	r3, r1
   13efc:	4c24      	ldr	r4, [pc, #144]	; (13f90 <updateKalman+0x1d4>)
   13efe:	0028      	movs	r0, r5
   13f00:	0031      	movs	r1, r6
   13f02:	47a0      	blx	r4
   13f04:	0003      	movs	r3, r0
   13f06:	000c      	movs	r4, r1
   13f08:	0019      	movs	r1, r3
   13f0a:	0022      	movs	r2, r4
   13f0c:	4b21      	ldr	r3, [pc, #132]	; (13f94 <updateKalman+0x1d8>)
   13f0e:	0008      	movs	r0, r1
   13f10:	0011      	movs	r1, r2
   13f12:	4798      	blx	r3
   13f14:	1c01      	adds	r1, r0, #0
   13f16:	4b0a      	ldr	r3, [pc, #40]	; (13f40 <updateKalman+0x184>)
   13f18:	683a      	ldr	r2, [r7, #0]
   13f1a:	0092      	lsls	r2, r2, #2
   13f1c:	50d1      	str	r1, [r2, r3]
	  last_estimate[kalmanIndex]=current_estimate[kalmanIndex];
   13f1e:	4b15      	ldr	r3, [pc, #84]	; (13f74 <updateKalman+0x1b8>)
   13f20:	683a      	ldr	r2, [r7, #0]
   13f22:	0092      	lsls	r2, r2, #2
   13f24:	58d1      	ldr	r1, [r2, r3]
   13f26:	4b10      	ldr	r3, [pc, #64]	; (13f68 <updateKalman+0x1ac>)
   13f28:	683a      	ldr	r2, [r7, #0]
   13f2a:	0092      	lsls	r2, r2, #2
   13f2c:	50d1      	str	r1, [r2, r3]

	  return current_estimate[kalmanIndex];
   13f2e:	4b11      	ldr	r3, [pc, #68]	; (13f74 <updateKalman+0x1b8>)
   13f30:	683a      	ldr	r2, [r7, #0]
   13f32:	0092      	lsls	r2, r2, #2
   13f34:	58d3      	ldr	r3, [r2, r3]
   13f36:	1c18      	adds	r0, r3, #0
   13f38:	46bd      	mov	sp, r7
   13f3a:	b003      	add	sp, #12
   13f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13f3e:	46c0      	nop			; (mov r8, r8)
   13f40:	200009c4 	.word	0x200009c4
   13f44:	20000c80 	.word	0x20000c80
   13f48:	00014565 	.word	0x00014565
   13f4c:	00014889 	.word	0x00014889
   13f50:	20000ee8 	.word	0x20000ee8
   13f54:	00016e5d 	.word	0x00016e5d
   13f58:	00014409 	.word	0x00014409
   13f5c:	eb851eb8 	.word	0xeb851eb8
   13f60:	3f8eb851 	.word	0x3f8eb851
   13f64:	3c75c28f 	.word	0x3c75c28f
   13f68:	2000090c 	.word	0x2000090c
   13f6c:	00014ea9 	.word	0x00014ea9
   13f70:	00014c69 	.word	0x00014c69
   13f74:	20000a3c 	.word	0x20000a3c
   13f78:	000166d5 	.word	0x000166d5
   13f7c:	3ff00000 	.word	0x3ff00000
   13f80:	000161d5 	.word	0x000161d5
   13f84:	000151e1 	.word	0x000151e1
   13f88:	00015221 	.word	0x00015221
   13f8c:	20000fb8 	.word	0x20000fb8
   13f90:	0001534d 	.word	0x0001534d
   13f94:	00016f01 	.word	0x00016f01

00013f98 <ldexpf>:
   13f98:	b570      	push	{r4, r5, r6, lr}
   13f9a:	1c04      	adds	r4, r0, #0
   13f9c:	000d      	movs	r5, r1
   13f9e:	f000 f889 	bl	140b4 <finitef>
   13fa2:	2800      	cmp	r0, #0
   13fa4:	d005      	beq.n	13fb2 <ldexpf+0x1a>
   13fa6:	2100      	movs	r1, #0
   13fa8:	1c20      	adds	r0, r4, #0
   13faa:	f000 fa4d 	bl	14448 <__aeabi_fcmpeq>
   13fae:	2800      	cmp	r0, #0
   13fb0:	d001      	beq.n	13fb6 <ldexpf+0x1e>
   13fb2:	1c20      	adds	r0, r4, #0
   13fb4:	bd70      	pop	{r4, r5, r6, pc}
   13fb6:	1c20      	adds	r0, r4, #0
   13fb8:	0029      	movs	r1, r5
   13fba:	f000 f811 	bl	13fe0 <scalbnf>
   13fbe:	1c04      	adds	r4, r0, #0
   13fc0:	f000 f878 	bl	140b4 <finitef>
   13fc4:	2800      	cmp	r0, #0
   13fc6:	d005      	beq.n	13fd4 <ldexpf+0x3c>
   13fc8:	2100      	movs	r1, #0
   13fca:	1c20      	adds	r0, r4, #0
   13fcc:	f000 fa3c 	bl	14448 <__aeabi_fcmpeq>
   13fd0:	2800      	cmp	r0, #0
   13fd2:	d0ee      	beq.n	13fb2 <ldexpf+0x1a>
   13fd4:	f003 f83c 	bl	17050 <__errno>
   13fd8:	2322      	movs	r3, #34	; 0x22
   13fda:	6003      	str	r3, [r0, #0]
   13fdc:	e7e9      	b.n	13fb2 <ldexpf+0x1a>
   13fde:	46c0      	nop			; (mov r8, r8)

00013fe0 <scalbnf>:
   13fe0:	0043      	lsls	r3, r0, #1
   13fe2:	b570      	push	{r4, r5, r6, lr}
   13fe4:	1c02      	adds	r2, r0, #0
   13fe6:	000c      	movs	r4, r1
   13fe8:	0005      	movs	r5, r0
   13fea:	0859      	lsrs	r1, r3, #1
   13fec:	d00f      	beq.n	1400e <scalbnf+0x2e>
   13fee:	4e27      	ldr	r6, [pc, #156]	; (1408c <scalbnf+0xac>)
   13ff0:	42b1      	cmp	r1, r6
   13ff2:	d80d      	bhi.n	14010 <scalbnf+0x30>
   13ff4:	4826      	ldr	r0, [pc, #152]	; (14090 <scalbnf+0xb0>)
   13ff6:	4281      	cmp	r1, r0
   13ff8:	d90e      	bls.n	14018 <scalbnf+0x38>
   13ffa:	0e1b      	lsrs	r3, r3, #24
   13ffc:	191b      	adds	r3, r3, r4
   13ffe:	2bfe      	cmp	r3, #254	; 0xfe
   14000:	dc2a      	bgt.n	14058 <scalbnf+0x78>
   14002:	2b00      	cmp	r3, #0
   14004:	dd16      	ble.n	14034 <scalbnf+0x54>
   14006:	4823      	ldr	r0, [pc, #140]	; (14094 <scalbnf+0xb4>)
   14008:	05db      	lsls	r3, r3, #23
   1400a:	4028      	ands	r0, r5
   1400c:	4318      	orrs	r0, r3
   1400e:	bd70      	pop	{r4, r5, r6, pc}
   14010:	1c01      	adds	r1, r0, #0
   14012:	f000 faa7 	bl	14564 <__aeabi_fadd>
   14016:	e7fa      	b.n	1400e <scalbnf+0x2e>
   14018:	2198      	movs	r1, #152	; 0x98
   1401a:	1c10      	adds	r0, r2, #0
   1401c:	05c9      	lsls	r1, r1, #23
   1401e:	f000 fe23 	bl	14c68 <__aeabi_fmul>
   14022:	4b1d      	ldr	r3, [pc, #116]	; (14098 <scalbnf+0xb8>)
   14024:	1c02      	adds	r2, r0, #0
   14026:	429c      	cmp	r4, r3
   14028:	db12      	blt.n	14050 <scalbnf+0x70>
   1402a:	0043      	lsls	r3, r0, #1
   1402c:	0e1b      	lsrs	r3, r3, #24
   1402e:	0005      	movs	r5, r0
   14030:	3b19      	subs	r3, #25
   14032:	e7e3      	b.n	13ffc <scalbnf+0x1c>
   14034:	0019      	movs	r1, r3
   14036:	3116      	adds	r1, #22
   14038:	da16      	bge.n	14068 <scalbnf+0x88>
   1403a:	4b18      	ldr	r3, [pc, #96]	; (1409c <scalbnf+0xbc>)
   1403c:	1c11      	adds	r1, r2, #0
   1403e:	429c      	cmp	r4, r3
   14040:	dd1c      	ble.n	1407c <scalbnf+0x9c>
   14042:	4817      	ldr	r0, [pc, #92]	; (140a0 <scalbnf+0xc0>)
   14044:	f000 f830 	bl	140a8 <copysignf>
   14048:	4915      	ldr	r1, [pc, #84]	; (140a0 <scalbnf+0xc0>)
   1404a:	f000 fe0d 	bl	14c68 <__aeabi_fmul>
   1404e:	e7de      	b.n	1400e <scalbnf+0x2e>
   14050:	4914      	ldr	r1, [pc, #80]	; (140a4 <scalbnf+0xc4>)
   14052:	f000 fe09 	bl	14c68 <__aeabi_fmul>
   14056:	e7da      	b.n	1400e <scalbnf+0x2e>
   14058:	1c11      	adds	r1, r2, #0
   1405a:	4811      	ldr	r0, [pc, #68]	; (140a0 <scalbnf+0xc0>)
   1405c:	f000 f824 	bl	140a8 <copysignf>
   14060:	490f      	ldr	r1, [pc, #60]	; (140a0 <scalbnf+0xc0>)
   14062:	f000 fe01 	bl	14c68 <__aeabi_fmul>
   14066:	e7d2      	b.n	1400e <scalbnf+0x2e>
   14068:	21cc      	movs	r1, #204	; 0xcc
   1406a:	3319      	adds	r3, #25
   1406c:	05d8      	lsls	r0, r3, #23
   1406e:	4b09      	ldr	r3, [pc, #36]	; (14094 <scalbnf+0xb4>)
   14070:	0589      	lsls	r1, r1, #22
   14072:	401d      	ands	r5, r3
   14074:	4328      	orrs	r0, r5
   14076:	f000 fdf7 	bl	14c68 <__aeabi_fmul>
   1407a:	e7c8      	b.n	1400e <scalbnf+0x2e>
   1407c:	4809      	ldr	r0, [pc, #36]	; (140a4 <scalbnf+0xc4>)
   1407e:	f000 f813 	bl	140a8 <copysignf>
   14082:	4908      	ldr	r1, [pc, #32]	; (140a4 <scalbnf+0xc4>)
   14084:	f000 fdf0 	bl	14c68 <__aeabi_fmul>
   14088:	e7c1      	b.n	1400e <scalbnf+0x2e>
   1408a:	46c0      	nop			; (mov r8, r8)
   1408c:	7f7fffff 	.word	0x7f7fffff
   14090:	007fffff 	.word	0x007fffff
   14094:	807fffff 	.word	0x807fffff
   14098:	ffff3cb0 	.word	0xffff3cb0
   1409c:	0000c350 	.word	0x0000c350
   140a0:	7149f2ca 	.word	0x7149f2ca
   140a4:	0da24260 	.word	0x0da24260

000140a8 <copysignf>:
   140a8:	0040      	lsls	r0, r0, #1
   140aa:	0fc9      	lsrs	r1, r1, #31
   140ac:	07c9      	lsls	r1, r1, #31
   140ae:	0840      	lsrs	r0, r0, #1
   140b0:	4308      	orrs	r0, r1
   140b2:	4770      	bx	lr

000140b4 <finitef>:
   140b4:	0043      	lsls	r3, r0, #1
   140b6:	2000      	movs	r0, #0
   140b8:	4a02      	ldr	r2, [pc, #8]	; (140c4 <finitef+0x10>)
   140ba:	085b      	lsrs	r3, r3, #1
   140bc:	429a      	cmp	r2, r3
   140be:	4140      	adcs	r0, r0
   140c0:	4770      	bx	lr
   140c2:	46c0      	nop			; (mov r8, r8)
   140c4:	7f7fffff 	.word	0x7f7fffff

000140c8 <__udivsi3>:
   140c8:	2200      	movs	r2, #0
   140ca:	0843      	lsrs	r3, r0, #1
   140cc:	428b      	cmp	r3, r1
   140ce:	d374      	bcc.n	141ba <__udivsi3+0xf2>
   140d0:	0903      	lsrs	r3, r0, #4
   140d2:	428b      	cmp	r3, r1
   140d4:	d35f      	bcc.n	14196 <__udivsi3+0xce>
   140d6:	0a03      	lsrs	r3, r0, #8
   140d8:	428b      	cmp	r3, r1
   140da:	d344      	bcc.n	14166 <__udivsi3+0x9e>
   140dc:	0b03      	lsrs	r3, r0, #12
   140de:	428b      	cmp	r3, r1
   140e0:	d328      	bcc.n	14134 <__udivsi3+0x6c>
   140e2:	0c03      	lsrs	r3, r0, #16
   140e4:	428b      	cmp	r3, r1
   140e6:	d30d      	bcc.n	14104 <__udivsi3+0x3c>
   140e8:	22ff      	movs	r2, #255	; 0xff
   140ea:	0209      	lsls	r1, r1, #8
   140ec:	ba12      	rev	r2, r2
   140ee:	0c03      	lsrs	r3, r0, #16
   140f0:	428b      	cmp	r3, r1
   140f2:	d302      	bcc.n	140fa <__udivsi3+0x32>
   140f4:	1212      	asrs	r2, r2, #8
   140f6:	0209      	lsls	r1, r1, #8
   140f8:	d065      	beq.n	141c6 <__udivsi3+0xfe>
   140fa:	0b03      	lsrs	r3, r0, #12
   140fc:	428b      	cmp	r3, r1
   140fe:	d319      	bcc.n	14134 <__udivsi3+0x6c>
   14100:	e000      	b.n	14104 <__udivsi3+0x3c>
   14102:	0a09      	lsrs	r1, r1, #8
   14104:	0bc3      	lsrs	r3, r0, #15
   14106:	428b      	cmp	r3, r1
   14108:	d301      	bcc.n	1410e <__udivsi3+0x46>
   1410a:	03cb      	lsls	r3, r1, #15
   1410c:	1ac0      	subs	r0, r0, r3
   1410e:	4152      	adcs	r2, r2
   14110:	0b83      	lsrs	r3, r0, #14
   14112:	428b      	cmp	r3, r1
   14114:	d301      	bcc.n	1411a <__udivsi3+0x52>
   14116:	038b      	lsls	r3, r1, #14
   14118:	1ac0      	subs	r0, r0, r3
   1411a:	4152      	adcs	r2, r2
   1411c:	0b43      	lsrs	r3, r0, #13
   1411e:	428b      	cmp	r3, r1
   14120:	d301      	bcc.n	14126 <__udivsi3+0x5e>
   14122:	034b      	lsls	r3, r1, #13
   14124:	1ac0      	subs	r0, r0, r3
   14126:	4152      	adcs	r2, r2
   14128:	0b03      	lsrs	r3, r0, #12
   1412a:	428b      	cmp	r3, r1
   1412c:	d301      	bcc.n	14132 <__udivsi3+0x6a>
   1412e:	030b      	lsls	r3, r1, #12
   14130:	1ac0      	subs	r0, r0, r3
   14132:	4152      	adcs	r2, r2
   14134:	0ac3      	lsrs	r3, r0, #11
   14136:	428b      	cmp	r3, r1
   14138:	d301      	bcc.n	1413e <__udivsi3+0x76>
   1413a:	02cb      	lsls	r3, r1, #11
   1413c:	1ac0      	subs	r0, r0, r3
   1413e:	4152      	adcs	r2, r2
   14140:	0a83      	lsrs	r3, r0, #10
   14142:	428b      	cmp	r3, r1
   14144:	d301      	bcc.n	1414a <__udivsi3+0x82>
   14146:	028b      	lsls	r3, r1, #10
   14148:	1ac0      	subs	r0, r0, r3
   1414a:	4152      	adcs	r2, r2
   1414c:	0a43      	lsrs	r3, r0, #9
   1414e:	428b      	cmp	r3, r1
   14150:	d301      	bcc.n	14156 <__udivsi3+0x8e>
   14152:	024b      	lsls	r3, r1, #9
   14154:	1ac0      	subs	r0, r0, r3
   14156:	4152      	adcs	r2, r2
   14158:	0a03      	lsrs	r3, r0, #8
   1415a:	428b      	cmp	r3, r1
   1415c:	d301      	bcc.n	14162 <__udivsi3+0x9a>
   1415e:	020b      	lsls	r3, r1, #8
   14160:	1ac0      	subs	r0, r0, r3
   14162:	4152      	adcs	r2, r2
   14164:	d2cd      	bcs.n	14102 <__udivsi3+0x3a>
   14166:	09c3      	lsrs	r3, r0, #7
   14168:	428b      	cmp	r3, r1
   1416a:	d301      	bcc.n	14170 <__udivsi3+0xa8>
   1416c:	01cb      	lsls	r3, r1, #7
   1416e:	1ac0      	subs	r0, r0, r3
   14170:	4152      	adcs	r2, r2
   14172:	0983      	lsrs	r3, r0, #6
   14174:	428b      	cmp	r3, r1
   14176:	d301      	bcc.n	1417c <__udivsi3+0xb4>
   14178:	018b      	lsls	r3, r1, #6
   1417a:	1ac0      	subs	r0, r0, r3
   1417c:	4152      	adcs	r2, r2
   1417e:	0943      	lsrs	r3, r0, #5
   14180:	428b      	cmp	r3, r1
   14182:	d301      	bcc.n	14188 <__udivsi3+0xc0>
   14184:	014b      	lsls	r3, r1, #5
   14186:	1ac0      	subs	r0, r0, r3
   14188:	4152      	adcs	r2, r2
   1418a:	0903      	lsrs	r3, r0, #4
   1418c:	428b      	cmp	r3, r1
   1418e:	d301      	bcc.n	14194 <__udivsi3+0xcc>
   14190:	010b      	lsls	r3, r1, #4
   14192:	1ac0      	subs	r0, r0, r3
   14194:	4152      	adcs	r2, r2
   14196:	08c3      	lsrs	r3, r0, #3
   14198:	428b      	cmp	r3, r1
   1419a:	d301      	bcc.n	141a0 <__udivsi3+0xd8>
   1419c:	00cb      	lsls	r3, r1, #3
   1419e:	1ac0      	subs	r0, r0, r3
   141a0:	4152      	adcs	r2, r2
   141a2:	0883      	lsrs	r3, r0, #2
   141a4:	428b      	cmp	r3, r1
   141a6:	d301      	bcc.n	141ac <__udivsi3+0xe4>
   141a8:	008b      	lsls	r3, r1, #2
   141aa:	1ac0      	subs	r0, r0, r3
   141ac:	4152      	adcs	r2, r2
   141ae:	0843      	lsrs	r3, r0, #1
   141b0:	428b      	cmp	r3, r1
   141b2:	d301      	bcc.n	141b8 <__udivsi3+0xf0>
   141b4:	004b      	lsls	r3, r1, #1
   141b6:	1ac0      	subs	r0, r0, r3
   141b8:	4152      	adcs	r2, r2
   141ba:	1a41      	subs	r1, r0, r1
   141bc:	d200      	bcs.n	141c0 <__udivsi3+0xf8>
   141be:	4601      	mov	r1, r0
   141c0:	4152      	adcs	r2, r2
   141c2:	4610      	mov	r0, r2
   141c4:	4770      	bx	lr
   141c6:	e7ff      	b.n	141c8 <__udivsi3+0x100>
   141c8:	b501      	push	{r0, lr}
   141ca:	2000      	movs	r0, #0
   141cc:	f000 f8f0 	bl	143b0 <__aeabi_idiv0>
   141d0:	bd02      	pop	{r1, pc}
   141d2:	46c0      	nop			; (mov r8, r8)

000141d4 <__aeabi_uidivmod>:
   141d4:	2900      	cmp	r1, #0
   141d6:	d0f7      	beq.n	141c8 <__udivsi3+0x100>
   141d8:	e776      	b.n	140c8 <__udivsi3>
   141da:	4770      	bx	lr

000141dc <__divsi3>:
   141dc:	4603      	mov	r3, r0
   141de:	430b      	orrs	r3, r1
   141e0:	d47f      	bmi.n	142e2 <__divsi3+0x106>
   141e2:	2200      	movs	r2, #0
   141e4:	0843      	lsrs	r3, r0, #1
   141e6:	428b      	cmp	r3, r1
   141e8:	d374      	bcc.n	142d4 <__divsi3+0xf8>
   141ea:	0903      	lsrs	r3, r0, #4
   141ec:	428b      	cmp	r3, r1
   141ee:	d35f      	bcc.n	142b0 <__divsi3+0xd4>
   141f0:	0a03      	lsrs	r3, r0, #8
   141f2:	428b      	cmp	r3, r1
   141f4:	d344      	bcc.n	14280 <__divsi3+0xa4>
   141f6:	0b03      	lsrs	r3, r0, #12
   141f8:	428b      	cmp	r3, r1
   141fa:	d328      	bcc.n	1424e <__divsi3+0x72>
   141fc:	0c03      	lsrs	r3, r0, #16
   141fe:	428b      	cmp	r3, r1
   14200:	d30d      	bcc.n	1421e <__divsi3+0x42>
   14202:	22ff      	movs	r2, #255	; 0xff
   14204:	0209      	lsls	r1, r1, #8
   14206:	ba12      	rev	r2, r2
   14208:	0c03      	lsrs	r3, r0, #16
   1420a:	428b      	cmp	r3, r1
   1420c:	d302      	bcc.n	14214 <__divsi3+0x38>
   1420e:	1212      	asrs	r2, r2, #8
   14210:	0209      	lsls	r1, r1, #8
   14212:	d065      	beq.n	142e0 <__divsi3+0x104>
   14214:	0b03      	lsrs	r3, r0, #12
   14216:	428b      	cmp	r3, r1
   14218:	d319      	bcc.n	1424e <__divsi3+0x72>
   1421a:	e000      	b.n	1421e <__divsi3+0x42>
   1421c:	0a09      	lsrs	r1, r1, #8
   1421e:	0bc3      	lsrs	r3, r0, #15
   14220:	428b      	cmp	r3, r1
   14222:	d301      	bcc.n	14228 <__divsi3+0x4c>
   14224:	03cb      	lsls	r3, r1, #15
   14226:	1ac0      	subs	r0, r0, r3
   14228:	4152      	adcs	r2, r2
   1422a:	0b83      	lsrs	r3, r0, #14
   1422c:	428b      	cmp	r3, r1
   1422e:	d301      	bcc.n	14234 <__divsi3+0x58>
   14230:	038b      	lsls	r3, r1, #14
   14232:	1ac0      	subs	r0, r0, r3
   14234:	4152      	adcs	r2, r2
   14236:	0b43      	lsrs	r3, r0, #13
   14238:	428b      	cmp	r3, r1
   1423a:	d301      	bcc.n	14240 <__divsi3+0x64>
   1423c:	034b      	lsls	r3, r1, #13
   1423e:	1ac0      	subs	r0, r0, r3
   14240:	4152      	adcs	r2, r2
   14242:	0b03      	lsrs	r3, r0, #12
   14244:	428b      	cmp	r3, r1
   14246:	d301      	bcc.n	1424c <__divsi3+0x70>
   14248:	030b      	lsls	r3, r1, #12
   1424a:	1ac0      	subs	r0, r0, r3
   1424c:	4152      	adcs	r2, r2
   1424e:	0ac3      	lsrs	r3, r0, #11
   14250:	428b      	cmp	r3, r1
   14252:	d301      	bcc.n	14258 <__divsi3+0x7c>
   14254:	02cb      	lsls	r3, r1, #11
   14256:	1ac0      	subs	r0, r0, r3
   14258:	4152      	adcs	r2, r2
   1425a:	0a83      	lsrs	r3, r0, #10
   1425c:	428b      	cmp	r3, r1
   1425e:	d301      	bcc.n	14264 <__divsi3+0x88>
   14260:	028b      	lsls	r3, r1, #10
   14262:	1ac0      	subs	r0, r0, r3
   14264:	4152      	adcs	r2, r2
   14266:	0a43      	lsrs	r3, r0, #9
   14268:	428b      	cmp	r3, r1
   1426a:	d301      	bcc.n	14270 <__divsi3+0x94>
   1426c:	024b      	lsls	r3, r1, #9
   1426e:	1ac0      	subs	r0, r0, r3
   14270:	4152      	adcs	r2, r2
   14272:	0a03      	lsrs	r3, r0, #8
   14274:	428b      	cmp	r3, r1
   14276:	d301      	bcc.n	1427c <__divsi3+0xa0>
   14278:	020b      	lsls	r3, r1, #8
   1427a:	1ac0      	subs	r0, r0, r3
   1427c:	4152      	adcs	r2, r2
   1427e:	d2cd      	bcs.n	1421c <__divsi3+0x40>
   14280:	09c3      	lsrs	r3, r0, #7
   14282:	428b      	cmp	r3, r1
   14284:	d301      	bcc.n	1428a <__divsi3+0xae>
   14286:	01cb      	lsls	r3, r1, #7
   14288:	1ac0      	subs	r0, r0, r3
   1428a:	4152      	adcs	r2, r2
   1428c:	0983      	lsrs	r3, r0, #6
   1428e:	428b      	cmp	r3, r1
   14290:	d301      	bcc.n	14296 <__divsi3+0xba>
   14292:	018b      	lsls	r3, r1, #6
   14294:	1ac0      	subs	r0, r0, r3
   14296:	4152      	adcs	r2, r2
   14298:	0943      	lsrs	r3, r0, #5
   1429a:	428b      	cmp	r3, r1
   1429c:	d301      	bcc.n	142a2 <__divsi3+0xc6>
   1429e:	014b      	lsls	r3, r1, #5
   142a0:	1ac0      	subs	r0, r0, r3
   142a2:	4152      	adcs	r2, r2
   142a4:	0903      	lsrs	r3, r0, #4
   142a6:	428b      	cmp	r3, r1
   142a8:	d301      	bcc.n	142ae <__divsi3+0xd2>
   142aa:	010b      	lsls	r3, r1, #4
   142ac:	1ac0      	subs	r0, r0, r3
   142ae:	4152      	adcs	r2, r2
   142b0:	08c3      	lsrs	r3, r0, #3
   142b2:	428b      	cmp	r3, r1
   142b4:	d301      	bcc.n	142ba <__divsi3+0xde>
   142b6:	00cb      	lsls	r3, r1, #3
   142b8:	1ac0      	subs	r0, r0, r3
   142ba:	4152      	adcs	r2, r2
   142bc:	0883      	lsrs	r3, r0, #2
   142be:	428b      	cmp	r3, r1
   142c0:	d301      	bcc.n	142c6 <__divsi3+0xea>
   142c2:	008b      	lsls	r3, r1, #2
   142c4:	1ac0      	subs	r0, r0, r3
   142c6:	4152      	adcs	r2, r2
   142c8:	0843      	lsrs	r3, r0, #1
   142ca:	428b      	cmp	r3, r1
   142cc:	d301      	bcc.n	142d2 <__divsi3+0xf6>
   142ce:	004b      	lsls	r3, r1, #1
   142d0:	1ac0      	subs	r0, r0, r3
   142d2:	4152      	adcs	r2, r2
   142d4:	1a41      	subs	r1, r0, r1
   142d6:	d200      	bcs.n	142da <__divsi3+0xfe>
   142d8:	4601      	mov	r1, r0
   142da:	4152      	adcs	r2, r2
   142dc:	4610      	mov	r0, r2
   142de:	4770      	bx	lr
   142e0:	e05d      	b.n	1439e <__divsi3+0x1c2>
   142e2:	0fca      	lsrs	r2, r1, #31
   142e4:	d000      	beq.n	142e8 <__divsi3+0x10c>
   142e6:	4249      	negs	r1, r1
   142e8:	1003      	asrs	r3, r0, #32
   142ea:	d300      	bcc.n	142ee <__divsi3+0x112>
   142ec:	4240      	negs	r0, r0
   142ee:	4053      	eors	r3, r2
   142f0:	2200      	movs	r2, #0
   142f2:	469c      	mov	ip, r3
   142f4:	0903      	lsrs	r3, r0, #4
   142f6:	428b      	cmp	r3, r1
   142f8:	d32d      	bcc.n	14356 <__divsi3+0x17a>
   142fa:	0a03      	lsrs	r3, r0, #8
   142fc:	428b      	cmp	r3, r1
   142fe:	d312      	bcc.n	14326 <__divsi3+0x14a>
   14300:	22fc      	movs	r2, #252	; 0xfc
   14302:	0189      	lsls	r1, r1, #6
   14304:	ba12      	rev	r2, r2
   14306:	0a03      	lsrs	r3, r0, #8
   14308:	428b      	cmp	r3, r1
   1430a:	d30c      	bcc.n	14326 <__divsi3+0x14a>
   1430c:	0189      	lsls	r1, r1, #6
   1430e:	1192      	asrs	r2, r2, #6
   14310:	428b      	cmp	r3, r1
   14312:	d308      	bcc.n	14326 <__divsi3+0x14a>
   14314:	0189      	lsls	r1, r1, #6
   14316:	1192      	asrs	r2, r2, #6
   14318:	428b      	cmp	r3, r1
   1431a:	d304      	bcc.n	14326 <__divsi3+0x14a>
   1431c:	0189      	lsls	r1, r1, #6
   1431e:	d03a      	beq.n	14396 <__divsi3+0x1ba>
   14320:	1192      	asrs	r2, r2, #6
   14322:	e000      	b.n	14326 <__divsi3+0x14a>
   14324:	0989      	lsrs	r1, r1, #6
   14326:	09c3      	lsrs	r3, r0, #7
   14328:	428b      	cmp	r3, r1
   1432a:	d301      	bcc.n	14330 <__divsi3+0x154>
   1432c:	01cb      	lsls	r3, r1, #7
   1432e:	1ac0      	subs	r0, r0, r3
   14330:	4152      	adcs	r2, r2
   14332:	0983      	lsrs	r3, r0, #6
   14334:	428b      	cmp	r3, r1
   14336:	d301      	bcc.n	1433c <__divsi3+0x160>
   14338:	018b      	lsls	r3, r1, #6
   1433a:	1ac0      	subs	r0, r0, r3
   1433c:	4152      	adcs	r2, r2
   1433e:	0943      	lsrs	r3, r0, #5
   14340:	428b      	cmp	r3, r1
   14342:	d301      	bcc.n	14348 <__divsi3+0x16c>
   14344:	014b      	lsls	r3, r1, #5
   14346:	1ac0      	subs	r0, r0, r3
   14348:	4152      	adcs	r2, r2
   1434a:	0903      	lsrs	r3, r0, #4
   1434c:	428b      	cmp	r3, r1
   1434e:	d301      	bcc.n	14354 <__divsi3+0x178>
   14350:	010b      	lsls	r3, r1, #4
   14352:	1ac0      	subs	r0, r0, r3
   14354:	4152      	adcs	r2, r2
   14356:	08c3      	lsrs	r3, r0, #3
   14358:	428b      	cmp	r3, r1
   1435a:	d301      	bcc.n	14360 <__divsi3+0x184>
   1435c:	00cb      	lsls	r3, r1, #3
   1435e:	1ac0      	subs	r0, r0, r3
   14360:	4152      	adcs	r2, r2
   14362:	0883      	lsrs	r3, r0, #2
   14364:	428b      	cmp	r3, r1
   14366:	d301      	bcc.n	1436c <__divsi3+0x190>
   14368:	008b      	lsls	r3, r1, #2
   1436a:	1ac0      	subs	r0, r0, r3
   1436c:	4152      	adcs	r2, r2
   1436e:	d2d9      	bcs.n	14324 <__divsi3+0x148>
   14370:	0843      	lsrs	r3, r0, #1
   14372:	428b      	cmp	r3, r1
   14374:	d301      	bcc.n	1437a <__divsi3+0x19e>
   14376:	004b      	lsls	r3, r1, #1
   14378:	1ac0      	subs	r0, r0, r3
   1437a:	4152      	adcs	r2, r2
   1437c:	1a41      	subs	r1, r0, r1
   1437e:	d200      	bcs.n	14382 <__divsi3+0x1a6>
   14380:	4601      	mov	r1, r0
   14382:	4663      	mov	r3, ip
   14384:	4152      	adcs	r2, r2
   14386:	105b      	asrs	r3, r3, #1
   14388:	4610      	mov	r0, r2
   1438a:	d301      	bcc.n	14390 <__divsi3+0x1b4>
   1438c:	4240      	negs	r0, r0
   1438e:	2b00      	cmp	r3, #0
   14390:	d500      	bpl.n	14394 <__divsi3+0x1b8>
   14392:	4249      	negs	r1, r1
   14394:	4770      	bx	lr
   14396:	4663      	mov	r3, ip
   14398:	105b      	asrs	r3, r3, #1
   1439a:	d300      	bcc.n	1439e <__divsi3+0x1c2>
   1439c:	4240      	negs	r0, r0
   1439e:	b501      	push	{r0, lr}
   143a0:	2000      	movs	r0, #0
   143a2:	f000 f805 	bl	143b0 <__aeabi_idiv0>
   143a6:	bd02      	pop	{r1, pc}

000143a8 <__aeabi_idivmod>:
   143a8:	2900      	cmp	r1, #0
   143aa:	d0f8      	beq.n	1439e <__divsi3+0x1c2>
   143ac:	e716      	b.n	141dc <__divsi3>
   143ae:	4770      	bx	lr

000143b0 <__aeabi_idiv0>:
   143b0:	4770      	bx	lr
   143b2:	46c0      	nop			; (mov r8, r8)

000143b4 <__aeabi_cdrcmple>:
   143b4:	4684      	mov	ip, r0
   143b6:	1c10      	adds	r0, r2, #0
   143b8:	4662      	mov	r2, ip
   143ba:	468c      	mov	ip, r1
   143bc:	1c19      	adds	r1, r3, #0
   143be:	4663      	mov	r3, ip
   143c0:	e000      	b.n	143c4 <__aeabi_cdcmpeq>
   143c2:	46c0      	nop			; (mov r8, r8)

000143c4 <__aeabi_cdcmpeq>:
   143c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   143c6:	f001 fea3 	bl	16110 <__ledf2>
   143ca:	2800      	cmp	r0, #0
   143cc:	d401      	bmi.n	143d2 <__aeabi_cdcmpeq+0xe>
   143ce:	2100      	movs	r1, #0
   143d0:	42c8      	cmn	r0, r1
   143d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000143d4 <__aeabi_dcmpeq>:
   143d4:	b510      	push	{r4, lr}
   143d6:	f001 fdfd 	bl	15fd4 <__eqdf2>
   143da:	4240      	negs	r0, r0
   143dc:	3001      	adds	r0, #1
   143de:	bd10      	pop	{r4, pc}

000143e0 <__aeabi_dcmplt>:
   143e0:	b510      	push	{r4, lr}
   143e2:	f001 fe95 	bl	16110 <__ledf2>
   143e6:	2800      	cmp	r0, #0
   143e8:	db01      	blt.n	143ee <__aeabi_dcmplt+0xe>
   143ea:	2000      	movs	r0, #0
   143ec:	bd10      	pop	{r4, pc}
   143ee:	2001      	movs	r0, #1
   143f0:	bd10      	pop	{r4, pc}
   143f2:	46c0      	nop			; (mov r8, r8)

000143f4 <__aeabi_dcmple>:
   143f4:	b510      	push	{r4, lr}
   143f6:	f001 fe8b 	bl	16110 <__ledf2>
   143fa:	2800      	cmp	r0, #0
   143fc:	dd01      	ble.n	14402 <__aeabi_dcmple+0xe>
   143fe:	2000      	movs	r0, #0
   14400:	bd10      	pop	{r4, pc}
   14402:	2001      	movs	r0, #1
   14404:	bd10      	pop	{r4, pc}
   14406:	46c0      	nop			; (mov r8, r8)

00014408 <__aeabi_dcmpgt>:
   14408:	b510      	push	{r4, lr}
   1440a:	f001 fe1d 	bl	16048 <__gedf2>
   1440e:	2800      	cmp	r0, #0
   14410:	dc01      	bgt.n	14416 <__aeabi_dcmpgt+0xe>
   14412:	2000      	movs	r0, #0
   14414:	bd10      	pop	{r4, pc}
   14416:	2001      	movs	r0, #1
   14418:	bd10      	pop	{r4, pc}
   1441a:	46c0      	nop			; (mov r8, r8)

0001441c <__aeabi_dcmpge>:
   1441c:	b510      	push	{r4, lr}
   1441e:	f001 fe13 	bl	16048 <__gedf2>
   14422:	2800      	cmp	r0, #0
   14424:	da01      	bge.n	1442a <__aeabi_dcmpge+0xe>
   14426:	2000      	movs	r0, #0
   14428:	bd10      	pop	{r4, pc}
   1442a:	2001      	movs	r0, #1
   1442c:	bd10      	pop	{r4, pc}
   1442e:	46c0      	nop			; (mov r8, r8)

00014430 <__aeabi_cfrcmple>:
   14430:	4684      	mov	ip, r0
   14432:	1c08      	adds	r0, r1, #0
   14434:	4661      	mov	r1, ip
   14436:	e7ff      	b.n	14438 <__aeabi_cfcmpeq>

00014438 <__aeabi_cfcmpeq>:
   14438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1443a:	f000 fbd3 	bl	14be4 <__lesf2>
   1443e:	2800      	cmp	r0, #0
   14440:	d401      	bmi.n	14446 <__aeabi_cfcmpeq+0xe>
   14442:	2100      	movs	r1, #0
   14444:	42c8      	cmn	r0, r1
   14446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00014448 <__aeabi_fcmpeq>:
   14448:	b510      	push	{r4, lr}
   1444a:	f000 fb65 	bl	14b18 <__eqsf2>
   1444e:	4240      	negs	r0, r0
   14450:	3001      	adds	r0, #1
   14452:	bd10      	pop	{r4, pc}

00014454 <__aeabi_fcmplt>:
   14454:	b510      	push	{r4, lr}
   14456:	f000 fbc5 	bl	14be4 <__lesf2>
   1445a:	2800      	cmp	r0, #0
   1445c:	db01      	blt.n	14462 <__aeabi_fcmplt+0xe>
   1445e:	2000      	movs	r0, #0
   14460:	bd10      	pop	{r4, pc}
   14462:	2001      	movs	r0, #1
   14464:	bd10      	pop	{r4, pc}
   14466:	46c0      	nop			; (mov r8, r8)

00014468 <__aeabi_fcmple>:
   14468:	b510      	push	{r4, lr}
   1446a:	f000 fbbb 	bl	14be4 <__lesf2>
   1446e:	2800      	cmp	r0, #0
   14470:	dd01      	ble.n	14476 <__aeabi_fcmple+0xe>
   14472:	2000      	movs	r0, #0
   14474:	bd10      	pop	{r4, pc}
   14476:	2001      	movs	r0, #1
   14478:	bd10      	pop	{r4, pc}
   1447a:	46c0      	nop			; (mov r8, r8)

0001447c <__aeabi_fcmpgt>:
   1447c:	b510      	push	{r4, lr}
   1447e:	f000 fb71 	bl	14b64 <__gesf2>
   14482:	2800      	cmp	r0, #0
   14484:	dc01      	bgt.n	1448a <__aeabi_fcmpgt+0xe>
   14486:	2000      	movs	r0, #0
   14488:	bd10      	pop	{r4, pc}
   1448a:	2001      	movs	r0, #1
   1448c:	bd10      	pop	{r4, pc}
   1448e:	46c0      	nop			; (mov r8, r8)

00014490 <__aeabi_fcmpge>:
   14490:	b510      	push	{r4, lr}
   14492:	f000 fb67 	bl	14b64 <__gesf2>
   14496:	2800      	cmp	r0, #0
   14498:	da01      	bge.n	1449e <__aeabi_fcmpge+0xe>
   1449a:	2000      	movs	r0, #0
   1449c:	bd10      	pop	{r4, pc}
   1449e:	2001      	movs	r0, #1
   144a0:	bd10      	pop	{r4, pc}
   144a2:	46c0      	nop			; (mov r8, r8)

000144a4 <__aeabi_lmul>:
   144a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   144a6:	46ce      	mov	lr, r9
   144a8:	4647      	mov	r7, r8
   144aa:	0415      	lsls	r5, r2, #16
   144ac:	0c2d      	lsrs	r5, r5, #16
   144ae:	002e      	movs	r6, r5
   144b0:	b580      	push	{r7, lr}
   144b2:	0407      	lsls	r7, r0, #16
   144b4:	0c14      	lsrs	r4, r2, #16
   144b6:	0c3f      	lsrs	r7, r7, #16
   144b8:	4699      	mov	r9, r3
   144ba:	0c03      	lsrs	r3, r0, #16
   144bc:	437e      	muls	r6, r7
   144be:	435d      	muls	r5, r3
   144c0:	4367      	muls	r7, r4
   144c2:	4363      	muls	r3, r4
   144c4:	197f      	adds	r7, r7, r5
   144c6:	0c34      	lsrs	r4, r6, #16
   144c8:	19e4      	adds	r4, r4, r7
   144ca:	469c      	mov	ip, r3
   144cc:	42a5      	cmp	r5, r4
   144ce:	d903      	bls.n	144d8 <__aeabi_lmul+0x34>
   144d0:	2380      	movs	r3, #128	; 0x80
   144d2:	025b      	lsls	r3, r3, #9
   144d4:	4698      	mov	r8, r3
   144d6:	44c4      	add	ip, r8
   144d8:	464b      	mov	r3, r9
   144da:	4351      	muls	r1, r2
   144dc:	4343      	muls	r3, r0
   144de:	0436      	lsls	r6, r6, #16
   144e0:	0c36      	lsrs	r6, r6, #16
   144e2:	0c25      	lsrs	r5, r4, #16
   144e4:	0424      	lsls	r4, r4, #16
   144e6:	4465      	add	r5, ip
   144e8:	19a4      	adds	r4, r4, r6
   144ea:	1859      	adds	r1, r3, r1
   144ec:	1949      	adds	r1, r1, r5
   144ee:	0020      	movs	r0, r4
   144f0:	bc0c      	pop	{r2, r3}
   144f2:	4690      	mov	r8, r2
   144f4:	4699      	mov	r9, r3
   144f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000144f8 <__aeabi_f2uiz>:
   144f8:	219e      	movs	r1, #158	; 0x9e
   144fa:	b510      	push	{r4, lr}
   144fc:	05c9      	lsls	r1, r1, #23
   144fe:	1c04      	adds	r4, r0, #0
   14500:	f7ff ffc6 	bl	14490 <__aeabi_fcmpge>
   14504:	2800      	cmp	r0, #0
   14506:	d103      	bne.n	14510 <__aeabi_f2uiz+0x18>
   14508:	1c20      	adds	r0, r4, #0
   1450a:	f000 fe69 	bl	151e0 <__aeabi_f2iz>
   1450e:	bd10      	pop	{r4, pc}
   14510:	219e      	movs	r1, #158	; 0x9e
   14512:	1c20      	adds	r0, r4, #0
   14514:	05c9      	lsls	r1, r1, #23
   14516:	f000 fcc7 	bl	14ea8 <__aeabi_fsub>
   1451a:	f000 fe61 	bl	151e0 <__aeabi_f2iz>
   1451e:	2380      	movs	r3, #128	; 0x80
   14520:	061b      	lsls	r3, r3, #24
   14522:	469c      	mov	ip, r3
   14524:	4460      	add	r0, ip
   14526:	e7f2      	b.n	1450e <__aeabi_f2uiz+0x16>

00014528 <__aeabi_d2uiz>:
   14528:	b570      	push	{r4, r5, r6, lr}
   1452a:	2200      	movs	r2, #0
   1452c:	4b0c      	ldr	r3, [pc, #48]	; (14560 <__aeabi_d2uiz+0x38>)
   1452e:	0004      	movs	r4, r0
   14530:	000d      	movs	r5, r1
   14532:	f7ff ff73 	bl	1441c <__aeabi_dcmpge>
   14536:	2800      	cmp	r0, #0
   14538:	d104      	bne.n	14544 <__aeabi_d2uiz+0x1c>
   1453a:	0020      	movs	r0, r4
   1453c:	0029      	movs	r1, r5
   1453e:	f002 fbdf 	bl	16d00 <__aeabi_d2iz>
   14542:	bd70      	pop	{r4, r5, r6, pc}
   14544:	4b06      	ldr	r3, [pc, #24]	; (14560 <__aeabi_d2uiz+0x38>)
   14546:	2200      	movs	r2, #0
   14548:	0020      	movs	r0, r4
   1454a:	0029      	movs	r1, r5
   1454c:	f002 f8c2 	bl	166d4 <__aeabi_dsub>
   14550:	f002 fbd6 	bl	16d00 <__aeabi_d2iz>
   14554:	2380      	movs	r3, #128	; 0x80
   14556:	061b      	lsls	r3, r3, #24
   14558:	469c      	mov	ip, r3
   1455a:	4460      	add	r0, ip
   1455c:	e7f1      	b.n	14542 <__aeabi_d2uiz+0x1a>
   1455e:	46c0      	nop			; (mov r8, r8)
   14560:	41e00000 	.word	0x41e00000

00014564 <__aeabi_fadd>:
   14564:	b5f0      	push	{r4, r5, r6, r7, lr}
   14566:	46c6      	mov	lr, r8
   14568:	024e      	lsls	r6, r1, #9
   1456a:	0247      	lsls	r7, r0, #9
   1456c:	0a76      	lsrs	r6, r6, #9
   1456e:	0a7b      	lsrs	r3, r7, #9
   14570:	0044      	lsls	r4, r0, #1
   14572:	0fc5      	lsrs	r5, r0, #31
   14574:	00f7      	lsls	r7, r6, #3
   14576:	0048      	lsls	r0, r1, #1
   14578:	4698      	mov	r8, r3
   1457a:	b500      	push	{lr}
   1457c:	0e24      	lsrs	r4, r4, #24
   1457e:	002a      	movs	r2, r5
   14580:	00db      	lsls	r3, r3, #3
   14582:	0e00      	lsrs	r0, r0, #24
   14584:	0fc9      	lsrs	r1, r1, #31
   14586:	46bc      	mov	ip, r7
   14588:	428d      	cmp	r5, r1
   1458a:	d067      	beq.n	1465c <__aeabi_fadd+0xf8>
   1458c:	1a22      	subs	r2, r4, r0
   1458e:	2a00      	cmp	r2, #0
   14590:	dc00      	bgt.n	14594 <__aeabi_fadd+0x30>
   14592:	e0a5      	b.n	146e0 <__aeabi_fadd+0x17c>
   14594:	2800      	cmp	r0, #0
   14596:	d13a      	bne.n	1460e <__aeabi_fadd+0xaa>
   14598:	2f00      	cmp	r7, #0
   1459a:	d100      	bne.n	1459e <__aeabi_fadd+0x3a>
   1459c:	e093      	b.n	146c6 <__aeabi_fadd+0x162>
   1459e:	1e51      	subs	r1, r2, #1
   145a0:	2900      	cmp	r1, #0
   145a2:	d000      	beq.n	145a6 <__aeabi_fadd+0x42>
   145a4:	e0bc      	b.n	14720 <__aeabi_fadd+0x1bc>
   145a6:	2401      	movs	r4, #1
   145a8:	1bdb      	subs	r3, r3, r7
   145aa:	015a      	lsls	r2, r3, #5
   145ac:	d546      	bpl.n	1463c <__aeabi_fadd+0xd8>
   145ae:	019b      	lsls	r3, r3, #6
   145b0:	099e      	lsrs	r6, r3, #6
   145b2:	0030      	movs	r0, r6
   145b4:	f002 fd2e 	bl	17014 <__clzsi2>
   145b8:	3805      	subs	r0, #5
   145ba:	4086      	lsls	r6, r0
   145bc:	4284      	cmp	r4, r0
   145be:	dd00      	ble.n	145c2 <__aeabi_fadd+0x5e>
   145c0:	e09d      	b.n	146fe <__aeabi_fadd+0x19a>
   145c2:	1b04      	subs	r4, r0, r4
   145c4:	0032      	movs	r2, r6
   145c6:	2020      	movs	r0, #32
   145c8:	3401      	adds	r4, #1
   145ca:	40e2      	lsrs	r2, r4
   145cc:	1b04      	subs	r4, r0, r4
   145ce:	40a6      	lsls	r6, r4
   145d0:	0033      	movs	r3, r6
   145d2:	1e5e      	subs	r6, r3, #1
   145d4:	41b3      	sbcs	r3, r6
   145d6:	2400      	movs	r4, #0
   145d8:	4313      	orrs	r3, r2
   145da:	075a      	lsls	r2, r3, #29
   145dc:	d004      	beq.n	145e8 <__aeabi_fadd+0x84>
   145de:	220f      	movs	r2, #15
   145e0:	401a      	ands	r2, r3
   145e2:	2a04      	cmp	r2, #4
   145e4:	d000      	beq.n	145e8 <__aeabi_fadd+0x84>
   145e6:	3304      	adds	r3, #4
   145e8:	015a      	lsls	r2, r3, #5
   145ea:	d529      	bpl.n	14640 <__aeabi_fadd+0xdc>
   145ec:	3401      	adds	r4, #1
   145ee:	2cff      	cmp	r4, #255	; 0xff
   145f0:	d100      	bne.n	145f4 <__aeabi_fadd+0x90>
   145f2:	e081      	b.n	146f8 <__aeabi_fadd+0x194>
   145f4:	002a      	movs	r2, r5
   145f6:	019b      	lsls	r3, r3, #6
   145f8:	0a5b      	lsrs	r3, r3, #9
   145fa:	b2e4      	uxtb	r4, r4
   145fc:	025b      	lsls	r3, r3, #9
   145fe:	05e4      	lsls	r4, r4, #23
   14600:	0a58      	lsrs	r0, r3, #9
   14602:	07d2      	lsls	r2, r2, #31
   14604:	4320      	orrs	r0, r4
   14606:	4310      	orrs	r0, r2
   14608:	bc04      	pop	{r2}
   1460a:	4690      	mov	r8, r2
   1460c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1460e:	2cff      	cmp	r4, #255	; 0xff
   14610:	d0e3      	beq.n	145da <__aeabi_fadd+0x76>
   14612:	2180      	movs	r1, #128	; 0x80
   14614:	0038      	movs	r0, r7
   14616:	04c9      	lsls	r1, r1, #19
   14618:	4308      	orrs	r0, r1
   1461a:	4684      	mov	ip, r0
   1461c:	2a1b      	cmp	r2, #27
   1461e:	dd00      	ble.n	14622 <__aeabi_fadd+0xbe>
   14620:	e082      	b.n	14728 <__aeabi_fadd+0x1c4>
   14622:	2020      	movs	r0, #32
   14624:	4661      	mov	r1, ip
   14626:	40d1      	lsrs	r1, r2
   14628:	1a82      	subs	r2, r0, r2
   1462a:	4660      	mov	r0, ip
   1462c:	4090      	lsls	r0, r2
   1462e:	0002      	movs	r2, r0
   14630:	1e50      	subs	r0, r2, #1
   14632:	4182      	sbcs	r2, r0
   14634:	430a      	orrs	r2, r1
   14636:	1a9b      	subs	r3, r3, r2
   14638:	015a      	lsls	r2, r3, #5
   1463a:	d4b8      	bmi.n	145ae <__aeabi_fadd+0x4a>
   1463c:	075a      	lsls	r2, r3, #29
   1463e:	d1ce      	bne.n	145de <__aeabi_fadd+0x7a>
   14640:	08de      	lsrs	r6, r3, #3
   14642:	002a      	movs	r2, r5
   14644:	2cff      	cmp	r4, #255	; 0xff
   14646:	d13a      	bne.n	146be <__aeabi_fadd+0x15a>
   14648:	2e00      	cmp	r6, #0
   1464a:	d100      	bne.n	1464e <__aeabi_fadd+0xea>
   1464c:	e0ae      	b.n	147ac <__aeabi_fadd+0x248>
   1464e:	2380      	movs	r3, #128	; 0x80
   14650:	03db      	lsls	r3, r3, #15
   14652:	4333      	orrs	r3, r6
   14654:	025b      	lsls	r3, r3, #9
   14656:	0a5b      	lsrs	r3, r3, #9
   14658:	24ff      	movs	r4, #255	; 0xff
   1465a:	e7cf      	b.n	145fc <__aeabi_fadd+0x98>
   1465c:	1a21      	subs	r1, r4, r0
   1465e:	2900      	cmp	r1, #0
   14660:	dd52      	ble.n	14708 <__aeabi_fadd+0x1a4>
   14662:	2800      	cmp	r0, #0
   14664:	d031      	beq.n	146ca <__aeabi_fadd+0x166>
   14666:	2cff      	cmp	r4, #255	; 0xff
   14668:	d0b7      	beq.n	145da <__aeabi_fadd+0x76>
   1466a:	2080      	movs	r0, #128	; 0x80
   1466c:	003e      	movs	r6, r7
   1466e:	04c0      	lsls	r0, r0, #19
   14670:	4306      	orrs	r6, r0
   14672:	46b4      	mov	ip, r6
   14674:	291b      	cmp	r1, #27
   14676:	dd00      	ble.n	1467a <__aeabi_fadd+0x116>
   14678:	e0aa      	b.n	147d0 <__aeabi_fadd+0x26c>
   1467a:	2620      	movs	r6, #32
   1467c:	4660      	mov	r0, ip
   1467e:	40c8      	lsrs	r0, r1
   14680:	1a71      	subs	r1, r6, r1
   14682:	4666      	mov	r6, ip
   14684:	408e      	lsls	r6, r1
   14686:	0031      	movs	r1, r6
   14688:	1e4e      	subs	r6, r1, #1
   1468a:	41b1      	sbcs	r1, r6
   1468c:	4301      	orrs	r1, r0
   1468e:	185b      	adds	r3, r3, r1
   14690:	0159      	lsls	r1, r3, #5
   14692:	d5d3      	bpl.n	1463c <__aeabi_fadd+0xd8>
   14694:	3401      	adds	r4, #1
   14696:	2cff      	cmp	r4, #255	; 0xff
   14698:	d100      	bne.n	1469c <__aeabi_fadd+0x138>
   1469a:	e087      	b.n	147ac <__aeabi_fadd+0x248>
   1469c:	2201      	movs	r2, #1
   1469e:	4978      	ldr	r1, [pc, #480]	; (14880 <__aeabi_fadd+0x31c>)
   146a0:	401a      	ands	r2, r3
   146a2:	085b      	lsrs	r3, r3, #1
   146a4:	400b      	ands	r3, r1
   146a6:	4313      	orrs	r3, r2
   146a8:	e797      	b.n	145da <__aeabi_fadd+0x76>
   146aa:	2c00      	cmp	r4, #0
   146ac:	d000      	beq.n	146b0 <__aeabi_fadd+0x14c>
   146ae:	e0a7      	b.n	14800 <__aeabi_fadd+0x29c>
   146b0:	2b00      	cmp	r3, #0
   146b2:	d000      	beq.n	146b6 <__aeabi_fadd+0x152>
   146b4:	e0b6      	b.n	14824 <__aeabi_fadd+0x2c0>
   146b6:	1e3b      	subs	r3, r7, #0
   146b8:	d162      	bne.n	14780 <__aeabi_fadd+0x21c>
   146ba:	2600      	movs	r6, #0
   146bc:	2200      	movs	r2, #0
   146be:	0273      	lsls	r3, r6, #9
   146c0:	0a5b      	lsrs	r3, r3, #9
   146c2:	b2e4      	uxtb	r4, r4
   146c4:	e79a      	b.n	145fc <__aeabi_fadd+0x98>
   146c6:	0014      	movs	r4, r2
   146c8:	e787      	b.n	145da <__aeabi_fadd+0x76>
   146ca:	2f00      	cmp	r7, #0
   146cc:	d04d      	beq.n	1476a <__aeabi_fadd+0x206>
   146ce:	1e48      	subs	r0, r1, #1
   146d0:	2800      	cmp	r0, #0
   146d2:	d157      	bne.n	14784 <__aeabi_fadd+0x220>
   146d4:	4463      	add	r3, ip
   146d6:	2401      	movs	r4, #1
   146d8:	015a      	lsls	r2, r3, #5
   146da:	d5af      	bpl.n	1463c <__aeabi_fadd+0xd8>
   146dc:	2402      	movs	r4, #2
   146de:	e7dd      	b.n	1469c <__aeabi_fadd+0x138>
   146e0:	2a00      	cmp	r2, #0
   146e2:	d124      	bne.n	1472e <__aeabi_fadd+0x1ca>
   146e4:	1c62      	adds	r2, r4, #1
   146e6:	b2d2      	uxtb	r2, r2
   146e8:	2a01      	cmp	r2, #1
   146ea:	ddde      	ble.n	146aa <__aeabi_fadd+0x146>
   146ec:	1bde      	subs	r6, r3, r7
   146ee:	0172      	lsls	r2, r6, #5
   146f0:	d535      	bpl.n	1475e <__aeabi_fadd+0x1fa>
   146f2:	1afe      	subs	r6, r7, r3
   146f4:	000d      	movs	r5, r1
   146f6:	e75c      	b.n	145b2 <__aeabi_fadd+0x4e>
   146f8:	002a      	movs	r2, r5
   146fa:	2300      	movs	r3, #0
   146fc:	e77e      	b.n	145fc <__aeabi_fadd+0x98>
   146fe:	0033      	movs	r3, r6
   14700:	4a60      	ldr	r2, [pc, #384]	; (14884 <__aeabi_fadd+0x320>)
   14702:	1a24      	subs	r4, r4, r0
   14704:	4013      	ands	r3, r2
   14706:	e768      	b.n	145da <__aeabi_fadd+0x76>
   14708:	2900      	cmp	r1, #0
   1470a:	d163      	bne.n	147d4 <__aeabi_fadd+0x270>
   1470c:	1c61      	adds	r1, r4, #1
   1470e:	b2c8      	uxtb	r0, r1
   14710:	2801      	cmp	r0, #1
   14712:	dd4e      	ble.n	147b2 <__aeabi_fadd+0x24e>
   14714:	29ff      	cmp	r1, #255	; 0xff
   14716:	d049      	beq.n	147ac <__aeabi_fadd+0x248>
   14718:	4463      	add	r3, ip
   1471a:	085b      	lsrs	r3, r3, #1
   1471c:	000c      	movs	r4, r1
   1471e:	e75c      	b.n	145da <__aeabi_fadd+0x76>
   14720:	2aff      	cmp	r2, #255	; 0xff
   14722:	d041      	beq.n	147a8 <__aeabi_fadd+0x244>
   14724:	000a      	movs	r2, r1
   14726:	e779      	b.n	1461c <__aeabi_fadd+0xb8>
   14728:	2201      	movs	r2, #1
   1472a:	1a9b      	subs	r3, r3, r2
   1472c:	e784      	b.n	14638 <__aeabi_fadd+0xd4>
   1472e:	2c00      	cmp	r4, #0
   14730:	d01d      	beq.n	1476e <__aeabi_fadd+0x20a>
   14732:	28ff      	cmp	r0, #255	; 0xff
   14734:	d022      	beq.n	1477c <__aeabi_fadd+0x218>
   14736:	2480      	movs	r4, #128	; 0x80
   14738:	04e4      	lsls	r4, r4, #19
   1473a:	4252      	negs	r2, r2
   1473c:	4323      	orrs	r3, r4
   1473e:	2a1b      	cmp	r2, #27
   14740:	dd00      	ble.n	14744 <__aeabi_fadd+0x1e0>
   14742:	e08a      	b.n	1485a <__aeabi_fadd+0x2f6>
   14744:	001c      	movs	r4, r3
   14746:	2520      	movs	r5, #32
   14748:	40d4      	lsrs	r4, r2
   1474a:	1aaa      	subs	r2, r5, r2
   1474c:	4093      	lsls	r3, r2
   1474e:	1e5a      	subs	r2, r3, #1
   14750:	4193      	sbcs	r3, r2
   14752:	4323      	orrs	r3, r4
   14754:	4662      	mov	r2, ip
   14756:	0004      	movs	r4, r0
   14758:	1ad3      	subs	r3, r2, r3
   1475a:	000d      	movs	r5, r1
   1475c:	e725      	b.n	145aa <__aeabi_fadd+0x46>
   1475e:	2e00      	cmp	r6, #0
   14760:	d000      	beq.n	14764 <__aeabi_fadd+0x200>
   14762:	e726      	b.n	145b2 <__aeabi_fadd+0x4e>
   14764:	2200      	movs	r2, #0
   14766:	2400      	movs	r4, #0
   14768:	e7a9      	b.n	146be <__aeabi_fadd+0x15a>
   1476a:	000c      	movs	r4, r1
   1476c:	e735      	b.n	145da <__aeabi_fadd+0x76>
   1476e:	2b00      	cmp	r3, #0
   14770:	d04d      	beq.n	1480e <__aeabi_fadd+0x2aa>
   14772:	43d2      	mvns	r2, r2
   14774:	2a00      	cmp	r2, #0
   14776:	d0ed      	beq.n	14754 <__aeabi_fadd+0x1f0>
   14778:	28ff      	cmp	r0, #255	; 0xff
   1477a:	d1e0      	bne.n	1473e <__aeabi_fadd+0x1da>
   1477c:	4663      	mov	r3, ip
   1477e:	24ff      	movs	r4, #255	; 0xff
   14780:	000d      	movs	r5, r1
   14782:	e72a      	b.n	145da <__aeabi_fadd+0x76>
   14784:	29ff      	cmp	r1, #255	; 0xff
   14786:	d00f      	beq.n	147a8 <__aeabi_fadd+0x244>
   14788:	0001      	movs	r1, r0
   1478a:	e773      	b.n	14674 <__aeabi_fadd+0x110>
   1478c:	2b00      	cmp	r3, #0
   1478e:	d061      	beq.n	14854 <__aeabi_fadd+0x2f0>
   14790:	24ff      	movs	r4, #255	; 0xff
   14792:	2f00      	cmp	r7, #0
   14794:	d100      	bne.n	14798 <__aeabi_fadd+0x234>
   14796:	e720      	b.n	145da <__aeabi_fadd+0x76>
   14798:	2280      	movs	r2, #128	; 0x80
   1479a:	4641      	mov	r1, r8
   1479c:	03d2      	lsls	r2, r2, #15
   1479e:	4211      	tst	r1, r2
   147a0:	d002      	beq.n	147a8 <__aeabi_fadd+0x244>
   147a2:	4216      	tst	r6, r2
   147a4:	d100      	bne.n	147a8 <__aeabi_fadd+0x244>
   147a6:	003b      	movs	r3, r7
   147a8:	24ff      	movs	r4, #255	; 0xff
   147aa:	e716      	b.n	145da <__aeabi_fadd+0x76>
   147ac:	24ff      	movs	r4, #255	; 0xff
   147ae:	2300      	movs	r3, #0
   147b0:	e724      	b.n	145fc <__aeabi_fadd+0x98>
   147b2:	2c00      	cmp	r4, #0
   147b4:	d1ea      	bne.n	1478c <__aeabi_fadd+0x228>
   147b6:	2b00      	cmp	r3, #0
   147b8:	d058      	beq.n	1486c <__aeabi_fadd+0x308>
   147ba:	2f00      	cmp	r7, #0
   147bc:	d100      	bne.n	147c0 <__aeabi_fadd+0x25c>
   147be:	e70c      	b.n	145da <__aeabi_fadd+0x76>
   147c0:	4463      	add	r3, ip
   147c2:	015a      	lsls	r2, r3, #5
   147c4:	d400      	bmi.n	147c8 <__aeabi_fadd+0x264>
   147c6:	e739      	b.n	1463c <__aeabi_fadd+0xd8>
   147c8:	4a2e      	ldr	r2, [pc, #184]	; (14884 <__aeabi_fadd+0x320>)
   147ca:	000c      	movs	r4, r1
   147cc:	4013      	ands	r3, r2
   147ce:	e704      	b.n	145da <__aeabi_fadd+0x76>
   147d0:	2101      	movs	r1, #1
   147d2:	e75c      	b.n	1468e <__aeabi_fadd+0x12a>
   147d4:	2c00      	cmp	r4, #0
   147d6:	d11e      	bne.n	14816 <__aeabi_fadd+0x2b2>
   147d8:	2b00      	cmp	r3, #0
   147da:	d040      	beq.n	1485e <__aeabi_fadd+0x2fa>
   147dc:	43c9      	mvns	r1, r1
   147de:	2900      	cmp	r1, #0
   147e0:	d00b      	beq.n	147fa <__aeabi_fadd+0x296>
   147e2:	28ff      	cmp	r0, #255	; 0xff
   147e4:	d036      	beq.n	14854 <__aeabi_fadd+0x2f0>
   147e6:	291b      	cmp	r1, #27
   147e8:	dc47      	bgt.n	1487a <__aeabi_fadd+0x316>
   147ea:	001c      	movs	r4, r3
   147ec:	2620      	movs	r6, #32
   147ee:	40cc      	lsrs	r4, r1
   147f0:	1a71      	subs	r1, r6, r1
   147f2:	408b      	lsls	r3, r1
   147f4:	1e59      	subs	r1, r3, #1
   147f6:	418b      	sbcs	r3, r1
   147f8:	4323      	orrs	r3, r4
   147fa:	4463      	add	r3, ip
   147fc:	0004      	movs	r4, r0
   147fe:	e747      	b.n	14690 <__aeabi_fadd+0x12c>
   14800:	2b00      	cmp	r3, #0
   14802:	d118      	bne.n	14836 <__aeabi_fadd+0x2d2>
   14804:	1e3b      	subs	r3, r7, #0
   14806:	d02d      	beq.n	14864 <__aeabi_fadd+0x300>
   14808:	000d      	movs	r5, r1
   1480a:	24ff      	movs	r4, #255	; 0xff
   1480c:	e6e5      	b.n	145da <__aeabi_fadd+0x76>
   1480e:	003b      	movs	r3, r7
   14810:	0004      	movs	r4, r0
   14812:	000d      	movs	r5, r1
   14814:	e6e1      	b.n	145da <__aeabi_fadd+0x76>
   14816:	28ff      	cmp	r0, #255	; 0xff
   14818:	d01c      	beq.n	14854 <__aeabi_fadd+0x2f0>
   1481a:	2480      	movs	r4, #128	; 0x80
   1481c:	04e4      	lsls	r4, r4, #19
   1481e:	4249      	negs	r1, r1
   14820:	4323      	orrs	r3, r4
   14822:	e7e0      	b.n	147e6 <__aeabi_fadd+0x282>
   14824:	2f00      	cmp	r7, #0
   14826:	d100      	bne.n	1482a <__aeabi_fadd+0x2c6>
   14828:	e6d7      	b.n	145da <__aeabi_fadd+0x76>
   1482a:	1bde      	subs	r6, r3, r7
   1482c:	0172      	lsls	r2, r6, #5
   1482e:	d51f      	bpl.n	14870 <__aeabi_fadd+0x30c>
   14830:	1afb      	subs	r3, r7, r3
   14832:	000d      	movs	r5, r1
   14834:	e6d1      	b.n	145da <__aeabi_fadd+0x76>
   14836:	24ff      	movs	r4, #255	; 0xff
   14838:	2f00      	cmp	r7, #0
   1483a:	d100      	bne.n	1483e <__aeabi_fadd+0x2da>
   1483c:	e6cd      	b.n	145da <__aeabi_fadd+0x76>
   1483e:	2280      	movs	r2, #128	; 0x80
   14840:	4640      	mov	r0, r8
   14842:	03d2      	lsls	r2, r2, #15
   14844:	4210      	tst	r0, r2
   14846:	d0af      	beq.n	147a8 <__aeabi_fadd+0x244>
   14848:	4216      	tst	r6, r2
   1484a:	d1ad      	bne.n	147a8 <__aeabi_fadd+0x244>
   1484c:	003b      	movs	r3, r7
   1484e:	000d      	movs	r5, r1
   14850:	24ff      	movs	r4, #255	; 0xff
   14852:	e6c2      	b.n	145da <__aeabi_fadd+0x76>
   14854:	4663      	mov	r3, ip
   14856:	24ff      	movs	r4, #255	; 0xff
   14858:	e6bf      	b.n	145da <__aeabi_fadd+0x76>
   1485a:	2301      	movs	r3, #1
   1485c:	e77a      	b.n	14754 <__aeabi_fadd+0x1f0>
   1485e:	003b      	movs	r3, r7
   14860:	0004      	movs	r4, r0
   14862:	e6ba      	b.n	145da <__aeabi_fadd+0x76>
   14864:	2680      	movs	r6, #128	; 0x80
   14866:	2200      	movs	r2, #0
   14868:	03f6      	lsls	r6, r6, #15
   1486a:	e6f0      	b.n	1464e <__aeabi_fadd+0xea>
   1486c:	003b      	movs	r3, r7
   1486e:	e6b4      	b.n	145da <__aeabi_fadd+0x76>
   14870:	1e33      	subs	r3, r6, #0
   14872:	d000      	beq.n	14876 <__aeabi_fadd+0x312>
   14874:	e6e2      	b.n	1463c <__aeabi_fadd+0xd8>
   14876:	2200      	movs	r2, #0
   14878:	e721      	b.n	146be <__aeabi_fadd+0x15a>
   1487a:	2301      	movs	r3, #1
   1487c:	e7bd      	b.n	147fa <__aeabi_fadd+0x296>
   1487e:	46c0      	nop			; (mov r8, r8)
   14880:	7dffffff 	.word	0x7dffffff
   14884:	fbffffff 	.word	0xfbffffff

00014888 <__aeabi_fdiv>:
   14888:	b5f0      	push	{r4, r5, r6, r7, lr}
   1488a:	4657      	mov	r7, sl
   1488c:	464e      	mov	r6, r9
   1488e:	46de      	mov	lr, fp
   14890:	4645      	mov	r5, r8
   14892:	b5e0      	push	{r5, r6, r7, lr}
   14894:	0244      	lsls	r4, r0, #9
   14896:	0043      	lsls	r3, r0, #1
   14898:	0fc6      	lsrs	r6, r0, #31
   1489a:	b083      	sub	sp, #12
   1489c:	1c0f      	adds	r7, r1, #0
   1489e:	0a64      	lsrs	r4, r4, #9
   148a0:	0e1b      	lsrs	r3, r3, #24
   148a2:	46b2      	mov	sl, r6
   148a4:	d053      	beq.n	1494e <__aeabi_fdiv+0xc6>
   148a6:	2bff      	cmp	r3, #255	; 0xff
   148a8:	d027      	beq.n	148fa <__aeabi_fdiv+0x72>
   148aa:	2280      	movs	r2, #128	; 0x80
   148ac:	00e4      	lsls	r4, r4, #3
   148ae:	04d2      	lsls	r2, r2, #19
   148b0:	4314      	orrs	r4, r2
   148b2:	227f      	movs	r2, #127	; 0x7f
   148b4:	4252      	negs	r2, r2
   148b6:	4690      	mov	r8, r2
   148b8:	4498      	add	r8, r3
   148ba:	2300      	movs	r3, #0
   148bc:	4699      	mov	r9, r3
   148be:	469b      	mov	fp, r3
   148c0:	027d      	lsls	r5, r7, #9
   148c2:	0078      	lsls	r0, r7, #1
   148c4:	0ffb      	lsrs	r3, r7, #31
   148c6:	0a6d      	lsrs	r5, r5, #9
   148c8:	0e00      	lsrs	r0, r0, #24
   148ca:	9300      	str	r3, [sp, #0]
   148cc:	d024      	beq.n	14918 <__aeabi_fdiv+0x90>
   148ce:	28ff      	cmp	r0, #255	; 0xff
   148d0:	d046      	beq.n	14960 <__aeabi_fdiv+0xd8>
   148d2:	2380      	movs	r3, #128	; 0x80
   148d4:	2100      	movs	r1, #0
   148d6:	00ed      	lsls	r5, r5, #3
   148d8:	04db      	lsls	r3, r3, #19
   148da:	431d      	orrs	r5, r3
   148dc:	387f      	subs	r0, #127	; 0x7f
   148de:	4647      	mov	r7, r8
   148e0:	1a38      	subs	r0, r7, r0
   148e2:	464f      	mov	r7, r9
   148e4:	430f      	orrs	r7, r1
   148e6:	00bf      	lsls	r7, r7, #2
   148e8:	46b9      	mov	r9, r7
   148ea:	0033      	movs	r3, r6
   148ec:	9a00      	ldr	r2, [sp, #0]
   148ee:	4f87      	ldr	r7, [pc, #540]	; (14b0c <__aeabi_fdiv+0x284>)
   148f0:	4053      	eors	r3, r2
   148f2:	464a      	mov	r2, r9
   148f4:	58ba      	ldr	r2, [r7, r2]
   148f6:	9301      	str	r3, [sp, #4]
   148f8:	4697      	mov	pc, r2
   148fa:	2c00      	cmp	r4, #0
   148fc:	d14e      	bne.n	1499c <__aeabi_fdiv+0x114>
   148fe:	2308      	movs	r3, #8
   14900:	4699      	mov	r9, r3
   14902:	33f7      	adds	r3, #247	; 0xf7
   14904:	4698      	mov	r8, r3
   14906:	3bfd      	subs	r3, #253	; 0xfd
   14908:	469b      	mov	fp, r3
   1490a:	027d      	lsls	r5, r7, #9
   1490c:	0078      	lsls	r0, r7, #1
   1490e:	0ffb      	lsrs	r3, r7, #31
   14910:	0a6d      	lsrs	r5, r5, #9
   14912:	0e00      	lsrs	r0, r0, #24
   14914:	9300      	str	r3, [sp, #0]
   14916:	d1da      	bne.n	148ce <__aeabi_fdiv+0x46>
   14918:	2d00      	cmp	r5, #0
   1491a:	d126      	bne.n	1496a <__aeabi_fdiv+0xe2>
   1491c:	2000      	movs	r0, #0
   1491e:	2101      	movs	r1, #1
   14920:	0033      	movs	r3, r6
   14922:	9a00      	ldr	r2, [sp, #0]
   14924:	4f7a      	ldr	r7, [pc, #488]	; (14b10 <__aeabi_fdiv+0x288>)
   14926:	4053      	eors	r3, r2
   14928:	4642      	mov	r2, r8
   1492a:	1a10      	subs	r0, r2, r0
   1492c:	464a      	mov	r2, r9
   1492e:	430a      	orrs	r2, r1
   14930:	0092      	lsls	r2, r2, #2
   14932:	58ba      	ldr	r2, [r7, r2]
   14934:	001d      	movs	r5, r3
   14936:	4697      	mov	pc, r2
   14938:	9b00      	ldr	r3, [sp, #0]
   1493a:	002c      	movs	r4, r5
   1493c:	469a      	mov	sl, r3
   1493e:	468b      	mov	fp, r1
   14940:	465b      	mov	r3, fp
   14942:	2b02      	cmp	r3, #2
   14944:	d131      	bne.n	149aa <__aeabi_fdiv+0x122>
   14946:	4653      	mov	r3, sl
   14948:	21ff      	movs	r1, #255	; 0xff
   1494a:	2400      	movs	r4, #0
   1494c:	e038      	b.n	149c0 <__aeabi_fdiv+0x138>
   1494e:	2c00      	cmp	r4, #0
   14950:	d117      	bne.n	14982 <__aeabi_fdiv+0xfa>
   14952:	2304      	movs	r3, #4
   14954:	4699      	mov	r9, r3
   14956:	2300      	movs	r3, #0
   14958:	4698      	mov	r8, r3
   1495a:	3301      	adds	r3, #1
   1495c:	469b      	mov	fp, r3
   1495e:	e7af      	b.n	148c0 <__aeabi_fdiv+0x38>
   14960:	20ff      	movs	r0, #255	; 0xff
   14962:	2d00      	cmp	r5, #0
   14964:	d10b      	bne.n	1497e <__aeabi_fdiv+0xf6>
   14966:	2102      	movs	r1, #2
   14968:	e7da      	b.n	14920 <__aeabi_fdiv+0x98>
   1496a:	0028      	movs	r0, r5
   1496c:	f002 fb52 	bl	17014 <__clzsi2>
   14970:	1f43      	subs	r3, r0, #5
   14972:	409d      	lsls	r5, r3
   14974:	2376      	movs	r3, #118	; 0x76
   14976:	425b      	negs	r3, r3
   14978:	1a18      	subs	r0, r3, r0
   1497a:	2100      	movs	r1, #0
   1497c:	e7af      	b.n	148de <__aeabi_fdiv+0x56>
   1497e:	2103      	movs	r1, #3
   14980:	e7ad      	b.n	148de <__aeabi_fdiv+0x56>
   14982:	0020      	movs	r0, r4
   14984:	f002 fb46 	bl	17014 <__clzsi2>
   14988:	1f43      	subs	r3, r0, #5
   1498a:	409c      	lsls	r4, r3
   1498c:	2376      	movs	r3, #118	; 0x76
   1498e:	425b      	negs	r3, r3
   14990:	1a1b      	subs	r3, r3, r0
   14992:	4698      	mov	r8, r3
   14994:	2300      	movs	r3, #0
   14996:	4699      	mov	r9, r3
   14998:	469b      	mov	fp, r3
   1499a:	e791      	b.n	148c0 <__aeabi_fdiv+0x38>
   1499c:	230c      	movs	r3, #12
   1499e:	4699      	mov	r9, r3
   149a0:	33f3      	adds	r3, #243	; 0xf3
   149a2:	4698      	mov	r8, r3
   149a4:	3bfc      	subs	r3, #252	; 0xfc
   149a6:	469b      	mov	fp, r3
   149a8:	e78a      	b.n	148c0 <__aeabi_fdiv+0x38>
   149aa:	2b03      	cmp	r3, #3
   149ac:	d100      	bne.n	149b0 <__aeabi_fdiv+0x128>
   149ae:	e0a5      	b.n	14afc <__aeabi_fdiv+0x274>
   149b0:	4655      	mov	r5, sl
   149b2:	2b01      	cmp	r3, #1
   149b4:	d000      	beq.n	149b8 <__aeabi_fdiv+0x130>
   149b6:	e081      	b.n	14abc <__aeabi_fdiv+0x234>
   149b8:	2301      	movs	r3, #1
   149ba:	2100      	movs	r1, #0
   149bc:	2400      	movs	r4, #0
   149be:	402b      	ands	r3, r5
   149c0:	0264      	lsls	r4, r4, #9
   149c2:	05c9      	lsls	r1, r1, #23
   149c4:	0a60      	lsrs	r0, r4, #9
   149c6:	07db      	lsls	r3, r3, #31
   149c8:	4308      	orrs	r0, r1
   149ca:	4318      	orrs	r0, r3
   149cc:	b003      	add	sp, #12
   149ce:	bc3c      	pop	{r2, r3, r4, r5}
   149d0:	4690      	mov	r8, r2
   149d2:	4699      	mov	r9, r3
   149d4:	46a2      	mov	sl, r4
   149d6:	46ab      	mov	fp, r5
   149d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   149da:	2480      	movs	r4, #128	; 0x80
   149dc:	2300      	movs	r3, #0
   149de:	03e4      	lsls	r4, r4, #15
   149e0:	21ff      	movs	r1, #255	; 0xff
   149e2:	e7ed      	b.n	149c0 <__aeabi_fdiv+0x138>
   149e4:	21ff      	movs	r1, #255	; 0xff
   149e6:	2400      	movs	r4, #0
   149e8:	e7ea      	b.n	149c0 <__aeabi_fdiv+0x138>
   149ea:	2301      	movs	r3, #1
   149ec:	1a59      	subs	r1, r3, r1
   149ee:	291b      	cmp	r1, #27
   149f0:	dd66      	ble.n	14ac0 <__aeabi_fdiv+0x238>
   149f2:	9a01      	ldr	r2, [sp, #4]
   149f4:	4013      	ands	r3, r2
   149f6:	2100      	movs	r1, #0
   149f8:	2400      	movs	r4, #0
   149fa:	e7e1      	b.n	149c0 <__aeabi_fdiv+0x138>
   149fc:	2380      	movs	r3, #128	; 0x80
   149fe:	03db      	lsls	r3, r3, #15
   14a00:	421c      	tst	r4, r3
   14a02:	d038      	beq.n	14a76 <__aeabi_fdiv+0x1ee>
   14a04:	421d      	tst	r5, r3
   14a06:	d051      	beq.n	14aac <__aeabi_fdiv+0x224>
   14a08:	431c      	orrs	r4, r3
   14a0a:	0264      	lsls	r4, r4, #9
   14a0c:	0a64      	lsrs	r4, r4, #9
   14a0e:	0033      	movs	r3, r6
   14a10:	21ff      	movs	r1, #255	; 0xff
   14a12:	e7d5      	b.n	149c0 <__aeabi_fdiv+0x138>
   14a14:	0163      	lsls	r3, r4, #5
   14a16:	016c      	lsls	r4, r5, #5
   14a18:	42a3      	cmp	r3, r4
   14a1a:	d23b      	bcs.n	14a94 <__aeabi_fdiv+0x20c>
   14a1c:	261b      	movs	r6, #27
   14a1e:	2100      	movs	r1, #0
   14a20:	3801      	subs	r0, #1
   14a22:	2501      	movs	r5, #1
   14a24:	001f      	movs	r7, r3
   14a26:	0049      	lsls	r1, r1, #1
   14a28:	005b      	lsls	r3, r3, #1
   14a2a:	2f00      	cmp	r7, #0
   14a2c:	db01      	blt.n	14a32 <__aeabi_fdiv+0x1aa>
   14a2e:	429c      	cmp	r4, r3
   14a30:	d801      	bhi.n	14a36 <__aeabi_fdiv+0x1ae>
   14a32:	1b1b      	subs	r3, r3, r4
   14a34:	4329      	orrs	r1, r5
   14a36:	3e01      	subs	r6, #1
   14a38:	2e00      	cmp	r6, #0
   14a3a:	d1f3      	bne.n	14a24 <__aeabi_fdiv+0x19c>
   14a3c:	001c      	movs	r4, r3
   14a3e:	1e63      	subs	r3, r4, #1
   14a40:	419c      	sbcs	r4, r3
   14a42:	430c      	orrs	r4, r1
   14a44:	0001      	movs	r1, r0
   14a46:	317f      	adds	r1, #127	; 0x7f
   14a48:	2900      	cmp	r1, #0
   14a4a:	ddce      	ble.n	149ea <__aeabi_fdiv+0x162>
   14a4c:	0763      	lsls	r3, r4, #29
   14a4e:	d004      	beq.n	14a5a <__aeabi_fdiv+0x1d2>
   14a50:	230f      	movs	r3, #15
   14a52:	4023      	ands	r3, r4
   14a54:	2b04      	cmp	r3, #4
   14a56:	d000      	beq.n	14a5a <__aeabi_fdiv+0x1d2>
   14a58:	3404      	adds	r4, #4
   14a5a:	0123      	lsls	r3, r4, #4
   14a5c:	d503      	bpl.n	14a66 <__aeabi_fdiv+0x1de>
   14a5e:	0001      	movs	r1, r0
   14a60:	4b2c      	ldr	r3, [pc, #176]	; (14b14 <__aeabi_fdiv+0x28c>)
   14a62:	3180      	adds	r1, #128	; 0x80
   14a64:	401c      	ands	r4, r3
   14a66:	29fe      	cmp	r1, #254	; 0xfe
   14a68:	dd0d      	ble.n	14a86 <__aeabi_fdiv+0x1fe>
   14a6a:	2301      	movs	r3, #1
   14a6c:	9a01      	ldr	r2, [sp, #4]
   14a6e:	21ff      	movs	r1, #255	; 0xff
   14a70:	4013      	ands	r3, r2
   14a72:	2400      	movs	r4, #0
   14a74:	e7a4      	b.n	149c0 <__aeabi_fdiv+0x138>
   14a76:	2380      	movs	r3, #128	; 0x80
   14a78:	03db      	lsls	r3, r3, #15
   14a7a:	431c      	orrs	r4, r3
   14a7c:	0264      	lsls	r4, r4, #9
   14a7e:	0a64      	lsrs	r4, r4, #9
   14a80:	0033      	movs	r3, r6
   14a82:	21ff      	movs	r1, #255	; 0xff
   14a84:	e79c      	b.n	149c0 <__aeabi_fdiv+0x138>
   14a86:	2301      	movs	r3, #1
   14a88:	9a01      	ldr	r2, [sp, #4]
   14a8a:	01a4      	lsls	r4, r4, #6
   14a8c:	0a64      	lsrs	r4, r4, #9
   14a8e:	b2c9      	uxtb	r1, r1
   14a90:	4013      	ands	r3, r2
   14a92:	e795      	b.n	149c0 <__aeabi_fdiv+0x138>
   14a94:	1b1b      	subs	r3, r3, r4
   14a96:	261a      	movs	r6, #26
   14a98:	2101      	movs	r1, #1
   14a9a:	e7c2      	b.n	14a22 <__aeabi_fdiv+0x19a>
   14a9c:	9b00      	ldr	r3, [sp, #0]
   14a9e:	468b      	mov	fp, r1
   14aa0:	469a      	mov	sl, r3
   14aa2:	2400      	movs	r4, #0
   14aa4:	e74c      	b.n	14940 <__aeabi_fdiv+0xb8>
   14aa6:	0263      	lsls	r3, r4, #9
   14aa8:	d5e5      	bpl.n	14a76 <__aeabi_fdiv+0x1ee>
   14aaa:	2500      	movs	r5, #0
   14aac:	2480      	movs	r4, #128	; 0x80
   14aae:	03e4      	lsls	r4, r4, #15
   14ab0:	432c      	orrs	r4, r5
   14ab2:	0264      	lsls	r4, r4, #9
   14ab4:	0a64      	lsrs	r4, r4, #9
   14ab6:	9b00      	ldr	r3, [sp, #0]
   14ab8:	21ff      	movs	r1, #255	; 0xff
   14aba:	e781      	b.n	149c0 <__aeabi_fdiv+0x138>
   14abc:	9501      	str	r5, [sp, #4]
   14abe:	e7c1      	b.n	14a44 <__aeabi_fdiv+0x1bc>
   14ac0:	0023      	movs	r3, r4
   14ac2:	2020      	movs	r0, #32
   14ac4:	40cb      	lsrs	r3, r1
   14ac6:	1a41      	subs	r1, r0, r1
   14ac8:	408c      	lsls	r4, r1
   14aca:	1e61      	subs	r1, r4, #1
   14acc:	418c      	sbcs	r4, r1
   14ace:	431c      	orrs	r4, r3
   14ad0:	0763      	lsls	r3, r4, #29
   14ad2:	d004      	beq.n	14ade <__aeabi_fdiv+0x256>
   14ad4:	230f      	movs	r3, #15
   14ad6:	4023      	ands	r3, r4
   14ad8:	2b04      	cmp	r3, #4
   14ada:	d000      	beq.n	14ade <__aeabi_fdiv+0x256>
   14adc:	3404      	adds	r4, #4
   14ade:	0163      	lsls	r3, r4, #5
   14ae0:	d505      	bpl.n	14aee <__aeabi_fdiv+0x266>
   14ae2:	2301      	movs	r3, #1
   14ae4:	9a01      	ldr	r2, [sp, #4]
   14ae6:	2101      	movs	r1, #1
   14ae8:	4013      	ands	r3, r2
   14aea:	2400      	movs	r4, #0
   14aec:	e768      	b.n	149c0 <__aeabi_fdiv+0x138>
   14aee:	2301      	movs	r3, #1
   14af0:	9a01      	ldr	r2, [sp, #4]
   14af2:	01a4      	lsls	r4, r4, #6
   14af4:	0a64      	lsrs	r4, r4, #9
   14af6:	4013      	ands	r3, r2
   14af8:	2100      	movs	r1, #0
   14afa:	e761      	b.n	149c0 <__aeabi_fdiv+0x138>
   14afc:	2380      	movs	r3, #128	; 0x80
   14afe:	03db      	lsls	r3, r3, #15
   14b00:	431c      	orrs	r4, r3
   14b02:	0264      	lsls	r4, r4, #9
   14b04:	0a64      	lsrs	r4, r4, #9
   14b06:	4653      	mov	r3, sl
   14b08:	21ff      	movs	r1, #255	; 0xff
   14b0a:	e759      	b.n	149c0 <__aeabi_fdiv+0x138>
   14b0c:	000178a0 	.word	0x000178a0
   14b10:	000178e0 	.word	0x000178e0
   14b14:	f7ffffff 	.word	0xf7ffffff

00014b18 <__eqsf2>:
   14b18:	b570      	push	{r4, r5, r6, lr}
   14b1a:	0042      	lsls	r2, r0, #1
   14b1c:	0245      	lsls	r5, r0, #9
   14b1e:	024e      	lsls	r6, r1, #9
   14b20:	004c      	lsls	r4, r1, #1
   14b22:	0fc3      	lsrs	r3, r0, #31
   14b24:	0a6d      	lsrs	r5, r5, #9
   14b26:	0e12      	lsrs	r2, r2, #24
   14b28:	0a76      	lsrs	r6, r6, #9
   14b2a:	0e24      	lsrs	r4, r4, #24
   14b2c:	0fc9      	lsrs	r1, r1, #31
   14b2e:	2001      	movs	r0, #1
   14b30:	2aff      	cmp	r2, #255	; 0xff
   14b32:	d006      	beq.n	14b42 <__eqsf2+0x2a>
   14b34:	2cff      	cmp	r4, #255	; 0xff
   14b36:	d003      	beq.n	14b40 <__eqsf2+0x28>
   14b38:	42a2      	cmp	r2, r4
   14b3a:	d101      	bne.n	14b40 <__eqsf2+0x28>
   14b3c:	42b5      	cmp	r5, r6
   14b3e:	d006      	beq.n	14b4e <__eqsf2+0x36>
   14b40:	bd70      	pop	{r4, r5, r6, pc}
   14b42:	2d00      	cmp	r5, #0
   14b44:	d1fc      	bne.n	14b40 <__eqsf2+0x28>
   14b46:	2cff      	cmp	r4, #255	; 0xff
   14b48:	d1fa      	bne.n	14b40 <__eqsf2+0x28>
   14b4a:	2e00      	cmp	r6, #0
   14b4c:	d1f8      	bne.n	14b40 <__eqsf2+0x28>
   14b4e:	428b      	cmp	r3, r1
   14b50:	d006      	beq.n	14b60 <__eqsf2+0x48>
   14b52:	2001      	movs	r0, #1
   14b54:	2a00      	cmp	r2, #0
   14b56:	d1f3      	bne.n	14b40 <__eqsf2+0x28>
   14b58:	0028      	movs	r0, r5
   14b5a:	1e45      	subs	r5, r0, #1
   14b5c:	41a8      	sbcs	r0, r5
   14b5e:	e7ef      	b.n	14b40 <__eqsf2+0x28>
   14b60:	2000      	movs	r0, #0
   14b62:	e7ed      	b.n	14b40 <__eqsf2+0x28>

00014b64 <__gesf2>:
   14b64:	b5f0      	push	{r4, r5, r6, r7, lr}
   14b66:	0042      	lsls	r2, r0, #1
   14b68:	0245      	lsls	r5, r0, #9
   14b6a:	024c      	lsls	r4, r1, #9
   14b6c:	0fc3      	lsrs	r3, r0, #31
   14b6e:	0048      	lsls	r0, r1, #1
   14b70:	0a6d      	lsrs	r5, r5, #9
   14b72:	0e12      	lsrs	r2, r2, #24
   14b74:	0a64      	lsrs	r4, r4, #9
   14b76:	0e00      	lsrs	r0, r0, #24
   14b78:	0fc9      	lsrs	r1, r1, #31
   14b7a:	2aff      	cmp	r2, #255	; 0xff
   14b7c:	d01e      	beq.n	14bbc <__gesf2+0x58>
   14b7e:	28ff      	cmp	r0, #255	; 0xff
   14b80:	d021      	beq.n	14bc6 <__gesf2+0x62>
   14b82:	2a00      	cmp	r2, #0
   14b84:	d10a      	bne.n	14b9c <__gesf2+0x38>
   14b86:	426e      	negs	r6, r5
   14b88:	416e      	adcs	r6, r5
   14b8a:	b2f6      	uxtb	r6, r6
   14b8c:	2800      	cmp	r0, #0
   14b8e:	d10f      	bne.n	14bb0 <__gesf2+0x4c>
   14b90:	2c00      	cmp	r4, #0
   14b92:	d10d      	bne.n	14bb0 <__gesf2+0x4c>
   14b94:	2000      	movs	r0, #0
   14b96:	2d00      	cmp	r5, #0
   14b98:	d009      	beq.n	14bae <__gesf2+0x4a>
   14b9a:	e005      	b.n	14ba8 <__gesf2+0x44>
   14b9c:	2800      	cmp	r0, #0
   14b9e:	d101      	bne.n	14ba4 <__gesf2+0x40>
   14ba0:	2c00      	cmp	r4, #0
   14ba2:	d001      	beq.n	14ba8 <__gesf2+0x44>
   14ba4:	428b      	cmp	r3, r1
   14ba6:	d011      	beq.n	14bcc <__gesf2+0x68>
   14ba8:	2101      	movs	r1, #1
   14baa:	4258      	negs	r0, r3
   14bac:	4308      	orrs	r0, r1
   14bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14bb0:	2e00      	cmp	r6, #0
   14bb2:	d0f7      	beq.n	14ba4 <__gesf2+0x40>
   14bb4:	2001      	movs	r0, #1
   14bb6:	3901      	subs	r1, #1
   14bb8:	4308      	orrs	r0, r1
   14bba:	e7f8      	b.n	14bae <__gesf2+0x4a>
   14bbc:	2d00      	cmp	r5, #0
   14bbe:	d0de      	beq.n	14b7e <__gesf2+0x1a>
   14bc0:	2002      	movs	r0, #2
   14bc2:	4240      	negs	r0, r0
   14bc4:	e7f3      	b.n	14bae <__gesf2+0x4a>
   14bc6:	2c00      	cmp	r4, #0
   14bc8:	d0db      	beq.n	14b82 <__gesf2+0x1e>
   14bca:	e7f9      	b.n	14bc0 <__gesf2+0x5c>
   14bcc:	4282      	cmp	r2, r0
   14bce:	dceb      	bgt.n	14ba8 <__gesf2+0x44>
   14bd0:	db04      	blt.n	14bdc <__gesf2+0x78>
   14bd2:	42a5      	cmp	r5, r4
   14bd4:	d8e8      	bhi.n	14ba8 <__gesf2+0x44>
   14bd6:	2000      	movs	r0, #0
   14bd8:	42a5      	cmp	r5, r4
   14bda:	d2e8      	bcs.n	14bae <__gesf2+0x4a>
   14bdc:	2101      	movs	r1, #1
   14bde:	1e58      	subs	r0, r3, #1
   14be0:	4308      	orrs	r0, r1
   14be2:	e7e4      	b.n	14bae <__gesf2+0x4a>

00014be4 <__lesf2>:
   14be4:	b5f0      	push	{r4, r5, r6, r7, lr}
   14be6:	0042      	lsls	r2, r0, #1
   14be8:	024d      	lsls	r5, r1, #9
   14bea:	004c      	lsls	r4, r1, #1
   14bec:	0246      	lsls	r6, r0, #9
   14bee:	0a76      	lsrs	r6, r6, #9
   14bf0:	0e12      	lsrs	r2, r2, #24
   14bf2:	0fc3      	lsrs	r3, r0, #31
   14bf4:	0a6d      	lsrs	r5, r5, #9
   14bf6:	0e24      	lsrs	r4, r4, #24
   14bf8:	0fc9      	lsrs	r1, r1, #31
   14bfa:	2aff      	cmp	r2, #255	; 0xff
   14bfc:	d016      	beq.n	14c2c <__lesf2+0x48>
   14bfe:	2cff      	cmp	r4, #255	; 0xff
   14c00:	d018      	beq.n	14c34 <__lesf2+0x50>
   14c02:	2a00      	cmp	r2, #0
   14c04:	d10a      	bne.n	14c1c <__lesf2+0x38>
   14c06:	4270      	negs	r0, r6
   14c08:	4170      	adcs	r0, r6
   14c0a:	b2c0      	uxtb	r0, r0
   14c0c:	2c00      	cmp	r4, #0
   14c0e:	d015      	beq.n	14c3c <__lesf2+0x58>
   14c10:	2800      	cmp	r0, #0
   14c12:	d005      	beq.n	14c20 <__lesf2+0x3c>
   14c14:	2001      	movs	r0, #1
   14c16:	3901      	subs	r1, #1
   14c18:	4308      	orrs	r0, r1
   14c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14c1c:	2c00      	cmp	r4, #0
   14c1e:	d013      	beq.n	14c48 <__lesf2+0x64>
   14c20:	4299      	cmp	r1, r3
   14c22:	d014      	beq.n	14c4e <__lesf2+0x6a>
   14c24:	2001      	movs	r0, #1
   14c26:	425b      	negs	r3, r3
   14c28:	4318      	orrs	r0, r3
   14c2a:	e7f6      	b.n	14c1a <__lesf2+0x36>
   14c2c:	2002      	movs	r0, #2
   14c2e:	2e00      	cmp	r6, #0
   14c30:	d1f3      	bne.n	14c1a <__lesf2+0x36>
   14c32:	e7e4      	b.n	14bfe <__lesf2+0x1a>
   14c34:	2002      	movs	r0, #2
   14c36:	2d00      	cmp	r5, #0
   14c38:	d1ef      	bne.n	14c1a <__lesf2+0x36>
   14c3a:	e7e2      	b.n	14c02 <__lesf2+0x1e>
   14c3c:	2d00      	cmp	r5, #0
   14c3e:	d1e7      	bne.n	14c10 <__lesf2+0x2c>
   14c40:	2000      	movs	r0, #0
   14c42:	2e00      	cmp	r6, #0
   14c44:	d0e9      	beq.n	14c1a <__lesf2+0x36>
   14c46:	e7ed      	b.n	14c24 <__lesf2+0x40>
   14c48:	2d00      	cmp	r5, #0
   14c4a:	d1e9      	bne.n	14c20 <__lesf2+0x3c>
   14c4c:	e7ea      	b.n	14c24 <__lesf2+0x40>
   14c4e:	42a2      	cmp	r2, r4
   14c50:	dc06      	bgt.n	14c60 <__lesf2+0x7c>
   14c52:	dbdf      	blt.n	14c14 <__lesf2+0x30>
   14c54:	42ae      	cmp	r6, r5
   14c56:	d803      	bhi.n	14c60 <__lesf2+0x7c>
   14c58:	2000      	movs	r0, #0
   14c5a:	42ae      	cmp	r6, r5
   14c5c:	d3da      	bcc.n	14c14 <__lesf2+0x30>
   14c5e:	e7dc      	b.n	14c1a <__lesf2+0x36>
   14c60:	2001      	movs	r0, #1
   14c62:	4249      	negs	r1, r1
   14c64:	4308      	orrs	r0, r1
   14c66:	e7d8      	b.n	14c1a <__lesf2+0x36>

00014c68 <__aeabi_fmul>:
   14c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14c6a:	4657      	mov	r7, sl
   14c6c:	464e      	mov	r6, r9
   14c6e:	4645      	mov	r5, r8
   14c70:	46de      	mov	lr, fp
   14c72:	b5e0      	push	{r5, r6, r7, lr}
   14c74:	0247      	lsls	r7, r0, #9
   14c76:	0046      	lsls	r6, r0, #1
   14c78:	4688      	mov	r8, r1
   14c7a:	0a7f      	lsrs	r7, r7, #9
   14c7c:	0e36      	lsrs	r6, r6, #24
   14c7e:	0fc4      	lsrs	r4, r0, #31
   14c80:	2e00      	cmp	r6, #0
   14c82:	d047      	beq.n	14d14 <__aeabi_fmul+0xac>
   14c84:	2eff      	cmp	r6, #255	; 0xff
   14c86:	d024      	beq.n	14cd2 <__aeabi_fmul+0x6a>
   14c88:	00fb      	lsls	r3, r7, #3
   14c8a:	2780      	movs	r7, #128	; 0x80
   14c8c:	04ff      	lsls	r7, r7, #19
   14c8e:	431f      	orrs	r7, r3
   14c90:	2300      	movs	r3, #0
   14c92:	4699      	mov	r9, r3
   14c94:	469a      	mov	sl, r3
   14c96:	3e7f      	subs	r6, #127	; 0x7f
   14c98:	4643      	mov	r3, r8
   14c9a:	025d      	lsls	r5, r3, #9
   14c9c:	0058      	lsls	r0, r3, #1
   14c9e:	0fdb      	lsrs	r3, r3, #31
   14ca0:	0a6d      	lsrs	r5, r5, #9
   14ca2:	0e00      	lsrs	r0, r0, #24
   14ca4:	4698      	mov	r8, r3
   14ca6:	d043      	beq.n	14d30 <__aeabi_fmul+0xc8>
   14ca8:	28ff      	cmp	r0, #255	; 0xff
   14caa:	d03b      	beq.n	14d24 <__aeabi_fmul+0xbc>
   14cac:	00eb      	lsls	r3, r5, #3
   14cae:	2580      	movs	r5, #128	; 0x80
   14cb0:	2200      	movs	r2, #0
   14cb2:	04ed      	lsls	r5, r5, #19
   14cb4:	431d      	orrs	r5, r3
   14cb6:	387f      	subs	r0, #127	; 0x7f
   14cb8:	1836      	adds	r6, r6, r0
   14cba:	1c73      	adds	r3, r6, #1
   14cbc:	4641      	mov	r1, r8
   14cbe:	469b      	mov	fp, r3
   14cc0:	464b      	mov	r3, r9
   14cc2:	4061      	eors	r1, r4
   14cc4:	4313      	orrs	r3, r2
   14cc6:	2b0f      	cmp	r3, #15
   14cc8:	d864      	bhi.n	14d94 <__aeabi_fmul+0x12c>
   14cca:	4875      	ldr	r0, [pc, #468]	; (14ea0 <__aeabi_fmul+0x238>)
   14ccc:	009b      	lsls	r3, r3, #2
   14cce:	58c3      	ldr	r3, [r0, r3]
   14cd0:	469f      	mov	pc, r3
   14cd2:	2f00      	cmp	r7, #0
   14cd4:	d142      	bne.n	14d5c <__aeabi_fmul+0xf4>
   14cd6:	2308      	movs	r3, #8
   14cd8:	4699      	mov	r9, r3
   14cda:	3b06      	subs	r3, #6
   14cdc:	26ff      	movs	r6, #255	; 0xff
   14cde:	469a      	mov	sl, r3
   14ce0:	e7da      	b.n	14c98 <__aeabi_fmul+0x30>
   14ce2:	4641      	mov	r1, r8
   14ce4:	2a02      	cmp	r2, #2
   14ce6:	d028      	beq.n	14d3a <__aeabi_fmul+0xd2>
   14ce8:	2a03      	cmp	r2, #3
   14cea:	d100      	bne.n	14cee <__aeabi_fmul+0x86>
   14cec:	e0ce      	b.n	14e8c <__aeabi_fmul+0x224>
   14cee:	2a01      	cmp	r2, #1
   14cf0:	d000      	beq.n	14cf4 <__aeabi_fmul+0x8c>
   14cf2:	e0ac      	b.n	14e4e <__aeabi_fmul+0x1e6>
   14cf4:	4011      	ands	r1, r2
   14cf6:	2000      	movs	r0, #0
   14cf8:	2200      	movs	r2, #0
   14cfa:	b2cc      	uxtb	r4, r1
   14cfc:	0240      	lsls	r0, r0, #9
   14cfe:	05d2      	lsls	r2, r2, #23
   14d00:	0a40      	lsrs	r0, r0, #9
   14d02:	07e4      	lsls	r4, r4, #31
   14d04:	4310      	orrs	r0, r2
   14d06:	4320      	orrs	r0, r4
   14d08:	bc3c      	pop	{r2, r3, r4, r5}
   14d0a:	4690      	mov	r8, r2
   14d0c:	4699      	mov	r9, r3
   14d0e:	46a2      	mov	sl, r4
   14d10:	46ab      	mov	fp, r5
   14d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14d14:	2f00      	cmp	r7, #0
   14d16:	d115      	bne.n	14d44 <__aeabi_fmul+0xdc>
   14d18:	2304      	movs	r3, #4
   14d1a:	4699      	mov	r9, r3
   14d1c:	3b03      	subs	r3, #3
   14d1e:	2600      	movs	r6, #0
   14d20:	469a      	mov	sl, r3
   14d22:	e7b9      	b.n	14c98 <__aeabi_fmul+0x30>
   14d24:	20ff      	movs	r0, #255	; 0xff
   14d26:	2202      	movs	r2, #2
   14d28:	2d00      	cmp	r5, #0
   14d2a:	d0c5      	beq.n	14cb8 <__aeabi_fmul+0x50>
   14d2c:	2203      	movs	r2, #3
   14d2e:	e7c3      	b.n	14cb8 <__aeabi_fmul+0x50>
   14d30:	2d00      	cmp	r5, #0
   14d32:	d119      	bne.n	14d68 <__aeabi_fmul+0x100>
   14d34:	2000      	movs	r0, #0
   14d36:	2201      	movs	r2, #1
   14d38:	e7be      	b.n	14cb8 <__aeabi_fmul+0x50>
   14d3a:	2401      	movs	r4, #1
   14d3c:	22ff      	movs	r2, #255	; 0xff
   14d3e:	400c      	ands	r4, r1
   14d40:	2000      	movs	r0, #0
   14d42:	e7db      	b.n	14cfc <__aeabi_fmul+0x94>
   14d44:	0038      	movs	r0, r7
   14d46:	f002 f965 	bl	17014 <__clzsi2>
   14d4a:	2676      	movs	r6, #118	; 0x76
   14d4c:	1f43      	subs	r3, r0, #5
   14d4e:	409f      	lsls	r7, r3
   14d50:	2300      	movs	r3, #0
   14d52:	4276      	negs	r6, r6
   14d54:	1a36      	subs	r6, r6, r0
   14d56:	4699      	mov	r9, r3
   14d58:	469a      	mov	sl, r3
   14d5a:	e79d      	b.n	14c98 <__aeabi_fmul+0x30>
   14d5c:	230c      	movs	r3, #12
   14d5e:	4699      	mov	r9, r3
   14d60:	3b09      	subs	r3, #9
   14d62:	26ff      	movs	r6, #255	; 0xff
   14d64:	469a      	mov	sl, r3
   14d66:	e797      	b.n	14c98 <__aeabi_fmul+0x30>
   14d68:	0028      	movs	r0, r5
   14d6a:	f002 f953 	bl	17014 <__clzsi2>
   14d6e:	1f43      	subs	r3, r0, #5
   14d70:	409d      	lsls	r5, r3
   14d72:	2376      	movs	r3, #118	; 0x76
   14d74:	425b      	negs	r3, r3
   14d76:	1a18      	subs	r0, r3, r0
   14d78:	2200      	movs	r2, #0
   14d7a:	e79d      	b.n	14cb8 <__aeabi_fmul+0x50>
   14d7c:	2080      	movs	r0, #128	; 0x80
   14d7e:	2400      	movs	r4, #0
   14d80:	03c0      	lsls	r0, r0, #15
   14d82:	22ff      	movs	r2, #255	; 0xff
   14d84:	e7ba      	b.n	14cfc <__aeabi_fmul+0x94>
   14d86:	003d      	movs	r5, r7
   14d88:	4652      	mov	r2, sl
   14d8a:	e7ab      	b.n	14ce4 <__aeabi_fmul+0x7c>
   14d8c:	003d      	movs	r5, r7
   14d8e:	0021      	movs	r1, r4
   14d90:	4652      	mov	r2, sl
   14d92:	e7a7      	b.n	14ce4 <__aeabi_fmul+0x7c>
   14d94:	0c3b      	lsrs	r3, r7, #16
   14d96:	469c      	mov	ip, r3
   14d98:	042a      	lsls	r2, r5, #16
   14d9a:	0c12      	lsrs	r2, r2, #16
   14d9c:	0c2b      	lsrs	r3, r5, #16
   14d9e:	0014      	movs	r4, r2
   14da0:	4660      	mov	r0, ip
   14da2:	4665      	mov	r5, ip
   14da4:	043f      	lsls	r7, r7, #16
   14da6:	0c3f      	lsrs	r7, r7, #16
   14da8:	437c      	muls	r4, r7
   14daa:	4342      	muls	r2, r0
   14dac:	435d      	muls	r5, r3
   14dae:	437b      	muls	r3, r7
   14db0:	0c27      	lsrs	r7, r4, #16
   14db2:	189b      	adds	r3, r3, r2
   14db4:	18ff      	adds	r7, r7, r3
   14db6:	42ba      	cmp	r2, r7
   14db8:	d903      	bls.n	14dc2 <__aeabi_fmul+0x15a>
   14dba:	2380      	movs	r3, #128	; 0x80
   14dbc:	025b      	lsls	r3, r3, #9
   14dbe:	469c      	mov	ip, r3
   14dc0:	4465      	add	r5, ip
   14dc2:	0424      	lsls	r4, r4, #16
   14dc4:	043a      	lsls	r2, r7, #16
   14dc6:	0c24      	lsrs	r4, r4, #16
   14dc8:	1912      	adds	r2, r2, r4
   14dca:	0193      	lsls	r3, r2, #6
   14dcc:	1e5c      	subs	r4, r3, #1
   14dce:	41a3      	sbcs	r3, r4
   14dd0:	0c3f      	lsrs	r7, r7, #16
   14dd2:	0e92      	lsrs	r2, r2, #26
   14dd4:	197d      	adds	r5, r7, r5
   14dd6:	431a      	orrs	r2, r3
   14dd8:	01ad      	lsls	r5, r5, #6
   14dda:	4315      	orrs	r5, r2
   14ddc:	012b      	lsls	r3, r5, #4
   14dde:	d504      	bpl.n	14dea <__aeabi_fmul+0x182>
   14de0:	2301      	movs	r3, #1
   14de2:	465e      	mov	r6, fp
   14de4:	086a      	lsrs	r2, r5, #1
   14de6:	401d      	ands	r5, r3
   14de8:	4315      	orrs	r5, r2
   14dea:	0032      	movs	r2, r6
   14dec:	327f      	adds	r2, #127	; 0x7f
   14dee:	2a00      	cmp	r2, #0
   14df0:	dd25      	ble.n	14e3e <__aeabi_fmul+0x1d6>
   14df2:	076b      	lsls	r3, r5, #29
   14df4:	d004      	beq.n	14e00 <__aeabi_fmul+0x198>
   14df6:	230f      	movs	r3, #15
   14df8:	402b      	ands	r3, r5
   14dfa:	2b04      	cmp	r3, #4
   14dfc:	d000      	beq.n	14e00 <__aeabi_fmul+0x198>
   14dfe:	3504      	adds	r5, #4
   14e00:	012b      	lsls	r3, r5, #4
   14e02:	d503      	bpl.n	14e0c <__aeabi_fmul+0x1a4>
   14e04:	0032      	movs	r2, r6
   14e06:	4b27      	ldr	r3, [pc, #156]	; (14ea4 <__aeabi_fmul+0x23c>)
   14e08:	3280      	adds	r2, #128	; 0x80
   14e0a:	401d      	ands	r5, r3
   14e0c:	2afe      	cmp	r2, #254	; 0xfe
   14e0e:	dc94      	bgt.n	14d3a <__aeabi_fmul+0xd2>
   14e10:	2401      	movs	r4, #1
   14e12:	01a8      	lsls	r0, r5, #6
   14e14:	0a40      	lsrs	r0, r0, #9
   14e16:	b2d2      	uxtb	r2, r2
   14e18:	400c      	ands	r4, r1
   14e1a:	e76f      	b.n	14cfc <__aeabi_fmul+0x94>
   14e1c:	2080      	movs	r0, #128	; 0x80
   14e1e:	03c0      	lsls	r0, r0, #15
   14e20:	4207      	tst	r7, r0
   14e22:	d007      	beq.n	14e34 <__aeabi_fmul+0x1cc>
   14e24:	4205      	tst	r5, r0
   14e26:	d105      	bne.n	14e34 <__aeabi_fmul+0x1cc>
   14e28:	4328      	orrs	r0, r5
   14e2a:	0240      	lsls	r0, r0, #9
   14e2c:	0a40      	lsrs	r0, r0, #9
   14e2e:	4644      	mov	r4, r8
   14e30:	22ff      	movs	r2, #255	; 0xff
   14e32:	e763      	b.n	14cfc <__aeabi_fmul+0x94>
   14e34:	4338      	orrs	r0, r7
   14e36:	0240      	lsls	r0, r0, #9
   14e38:	0a40      	lsrs	r0, r0, #9
   14e3a:	22ff      	movs	r2, #255	; 0xff
   14e3c:	e75e      	b.n	14cfc <__aeabi_fmul+0x94>
   14e3e:	2401      	movs	r4, #1
   14e40:	1aa3      	subs	r3, r4, r2
   14e42:	2b1b      	cmp	r3, #27
   14e44:	dd05      	ble.n	14e52 <__aeabi_fmul+0x1ea>
   14e46:	400c      	ands	r4, r1
   14e48:	2200      	movs	r2, #0
   14e4a:	2000      	movs	r0, #0
   14e4c:	e756      	b.n	14cfc <__aeabi_fmul+0x94>
   14e4e:	465e      	mov	r6, fp
   14e50:	e7cb      	b.n	14dea <__aeabi_fmul+0x182>
   14e52:	002a      	movs	r2, r5
   14e54:	2020      	movs	r0, #32
   14e56:	40da      	lsrs	r2, r3
   14e58:	1ac3      	subs	r3, r0, r3
   14e5a:	409d      	lsls	r5, r3
   14e5c:	002b      	movs	r3, r5
   14e5e:	1e5d      	subs	r5, r3, #1
   14e60:	41ab      	sbcs	r3, r5
   14e62:	4313      	orrs	r3, r2
   14e64:	075a      	lsls	r2, r3, #29
   14e66:	d004      	beq.n	14e72 <__aeabi_fmul+0x20a>
   14e68:	220f      	movs	r2, #15
   14e6a:	401a      	ands	r2, r3
   14e6c:	2a04      	cmp	r2, #4
   14e6e:	d000      	beq.n	14e72 <__aeabi_fmul+0x20a>
   14e70:	3304      	adds	r3, #4
   14e72:	015a      	lsls	r2, r3, #5
   14e74:	d504      	bpl.n	14e80 <__aeabi_fmul+0x218>
   14e76:	2401      	movs	r4, #1
   14e78:	2201      	movs	r2, #1
   14e7a:	400c      	ands	r4, r1
   14e7c:	2000      	movs	r0, #0
   14e7e:	e73d      	b.n	14cfc <__aeabi_fmul+0x94>
   14e80:	2401      	movs	r4, #1
   14e82:	019b      	lsls	r3, r3, #6
   14e84:	0a58      	lsrs	r0, r3, #9
   14e86:	400c      	ands	r4, r1
   14e88:	2200      	movs	r2, #0
   14e8a:	e737      	b.n	14cfc <__aeabi_fmul+0x94>
   14e8c:	2080      	movs	r0, #128	; 0x80
   14e8e:	2401      	movs	r4, #1
   14e90:	03c0      	lsls	r0, r0, #15
   14e92:	4328      	orrs	r0, r5
   14e94:	0240      	lsls	r0, r0, #9
   14e96:	0a40      	lsrs	r0, r0, #9
   14e98:	400c      	ands	r4, r1
   14e9a:	22ff      	movs	r2, #255	; 0xff
   14e9c:	e72e      	b.n	14cfc <__aeabi_fmul+0x94>
   14e9e:	46c0      	nop			; (mov r8, r8)
   14ea0:	00017920 	.word	0x00017920
   14ea4:	f7ffffff 	.word	0xf7ffffff

00014ea8 <__aeabi_fsub>:
   14ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
   14eaa:	464f      	mov	r7, r9
   14eac:	46d6      	mov	lr, sl
   14eae:	4646      	mov	r6, r8
   14eb0:	0044      	lsls	r4, r0, #1
   14eb2:	b5c0      	push	{r6, r7, lr}
   14eb4:	0fc2      	lsrs	r2, r0, #31
   14eb6:	0247      	lsls	r7, r0, #9
   14eb8:	0248      	lsls	r0, r1, #9
   14eba:	0a40      	lsrs	r0, r0, #9
   14ebc:	4684      	mov	ip, r0
   14ebe:	4666      	mov	r6, ip
   14ec0:	0a7b      	lsrs	r3, r7, #9
   14ec2:	0048      	lsls	r0, r1, #1
   14ec4:	0fc9      	lsrs	r1, r1, #31
   14ec6:	469a      	mov	sl, r3
   14ec8:	0e24      	lsrs	r4, r4, #24
   14eca:	0015      	movs	r5, r2
   14ecc:	00db      	lsls	r3, r3, #3
   14ece:	0e00      	lsrs	r0, r0, #24
   14ed0:	4689      	mov	r9, r1
   14ed2:	00f6      	lsls	r6, r6, #3
   14ed4:	28ff      	cmp	r0, #255	; 0xff
   14ed6:	d100      	bne.n	14eda <__aeabi_fsub+0x32>
   14ed8:	e08f      	b.n	14ffa <__aeabi_fsub+0x152>
   14eda:	2101      	movs	r1, #1
   14edc:	464f      	mov	r7, r9
   14ede:	404f      	eors	r7, r1
   14ee0:	0039      	movs	r1, r7
   14ee2:	4291      	cmp	r1, r2
   14ee4:	d066      	beq.n	14fb4 <__aeabi_fsub+0x10c>
   14ee6:	1a22      	subs	r2, r4, r0
   14ee8:	2a00      	cmp	r2, #0
   14eea:	dc00      	bgt.n	14eee <__aeabi_fsub+0x46>
   14eec:	e09d      	b.n	1502a <__aeabi_fsub+0x182>
   14eee:	2800      	cmp	r0, #0
   14ef0:	d13d      	bne.n	14f6e <__aeabi_fsub+0xc6>
   14ef2:	2e00      	cmp	r6, #0
   14ef4:	d100      	bne.n	14ef8 <__aeabi_fsub+0x50>
   14ef6:	e08b      	b.n	15010 <__aeabi_fsub+0x168>
   14ef8:	1e51      	subs	r1, r2, #1
   14efa:	2900      	cmp	r1, #0
   14efc:	d000      	beq.n	14f00 <__aeabi_fsub+0x58>
   14efe:	e0b5      	b.n	1506c <__aeabi_fsub+0x1c4>
   14f00:	2401      	movs	r4, #1
   14f02:	1b9b      	subs	r3, r3, r6
   14f04:	015a      	lsls	r2, r3, #5
   14f06:	d544      	bpl.n	14f92 <__aeabi_fsub+0xea>
   14f08:	019b      	lsls	r3, r3, #6
   14f0a:	099f      	lsrs	r7, r3, #6
   14f0c:	0038      	movs	r0, r7
   14f0e:	f002 f881 	bl	17014 <__clzsi2>
   14f12:	3805      	subs	r0, #5
   14f14:	4087      	lsls	r7, r0
   14f16:	4284      	cmp	r4, r0
   14f18:	dd00      	ble.n	14f1c <__aeabi_fsub+0x74>
   14f1a:	e096      	b.n	1504a <__aeabi_fsub+0x1a2>
   14f1c:	1b04      	subs	r4, r0, r4
   14f1e:	003a      	movs	r2, r7
   14f20:	2020      	movs	r0, #32
   14f22:	3401      	adds	r4, #1
   14f24:	40e2      	lsrs	r2, r4
   14f26:	1b04      	subs	r4, r0, r4
   14f28:	40a7      	lsls	r7, r4
   14f2a:	003b      	movs	r3, r7
   14f2c:	1e5f      	subs	r7, r3, #1
   14f2e:	41bb      	sbcs	r3, r7
   14f30:	2400      	movs	r4, #0
   14f32:	4313      	orrs	r3, r2
   14f34:	075a      	lsls	r2, r3, #29
   14f36:	d004      	beq.n	14f42 <__aeabi_fsub+0x9a>
   14f38:	220f      	movs	r2, #15
   14f3a:	401a      	ands	r2, r3
   14f3c:	2a04      	cmp	r2, #4
   14f3e:	d000      	beq.n	14f42 <__aeabi_fsub+0x9a>
   14f40:	3304      	adds	r3, #4
   14f42:	015a      	lsls	r2, r3, #5
   14f44:	d527      	bpl.n	14f96 <__aeabi_fsub+0xee>
   14f46:	3401      	adds	r4, #1
   14f48:	2cff      	cmp	r4, #255	; 0xff
   14f4a:	d100      	bne.n	14f4e <__aeabi_fsub+0xa6>
   14f4c:	e079      	b.n	15042 <__aeabi_fsub+0x19a>
   14f4e:	2201      	movs	r2, #1
   14f50:	019b      	lsls	r3, r3, #6
   14f52:	0a5b      	lsrs	r3, r3, #9
   14f54:	b2e4      	uxtb	r4, r4
   14f56:	402a      	ands	r2, r5
   14f58:	025b      	lsls	r3, r3, #9
   14f5a:	05e4      	lsls	r4, r4, #23
   14f5c:	0a58      	lsrs	r0, r3, #9
   14f5e:	07d2      	lsls	r2, r2, #31
   14f60:	4320      	orrs	r0, r4
   14f62:	4310      	orrs	r0, r2
   14f64:	bc1c      	pop	{r2, r3, r4}
   14f66:	4690      	mov	r8, r2
   14f68:	4699      	mov	r9, r3
   14f6a:	46a2      	mov	sl, r4
   14f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14f6e:	2cff      	cmp	r4, #255	; 0xff
   14f70:	d0e0      	beq.n	14f34 <__aeabi_fsub+0x8c>
   14f72:	2180      	movs	r1, #128	; 0x80
   14f74:	04c9      	lsls	r1, r1, #19
   14f76:	430e      	orrs	r6, r1
   14f78:	2a1b      	cmp	r2, #27
   14f7a:	dc7b      	bgt.n	15074 <__aeabi_fsub+0x1cc>
   14f7c:	0031      	movs	r1, r6
   14f7e:	2020      	movs	r0, #32
   14f80:	40d1      	lsrs	r1, r2
   14f82:	1a82      	subs	r2, r0, r2
   14f84:	4096      	lsls	r6, r2
   14f86:	1e72      	subs	r2, r6, #1
   14f88:	4196      	sbcs	r6, r2
   14f8a:	430e      	orrs	r6, r1
   14f8c:	1b9b      	subs	r3, r3, r6
   14f8e:	015a      	lsls	r2, r3, #5
   14f90:	d4ba      	bmi.n	14f08 <__aeabi_fsub+0x60>
   14f92:	075a      	lsls	r2, r3, #29
   14f94:	d1d0      	bne.n	14f38 <__aeabi_fsub+0x90>
   14f96:	2201      	movs	r2, #1
   14f98:	08df      	lsrs	r7, r3, #3
   14f9a:	402a      	ands	r2, r5
   14f9c:	2cff      	cmp	r4, #255	; 0xff
   14f9e:	d133      	bne.n	15008 <__aeabi_fsub+0x160>
   14fa0:	2f00      	cmp	r7, #0
   14fa2:	d100      	bne.n	14fa6 <__aeabi_fsub+0xfe>
   14fa4:	e0a8      	b.n	150f8 <__aeabi_fsub+0x250>
   14fa6:	2380      	movs	r3, #128	; 0x80
   14fa8:	03db      	lsls	r3, r3, #15
   14faa:	433b      	orrs	r3, r7
   14fac:	025b      	lsls	r3, r3, #9
   14fae:	0a5b      	lsrs	r3, r3, #9
   14fb0:	24ff      	movs	r4, #255	; 0xff
   14fb2:	e7d1      	b.n	14f58 <__aeabi_fsub+0xb0>
   14fb4:	1a21      	subs	r1, r4, r0
   14fb6:	2900      	cmp	r1, #0
   14fb8:	dd4c      	ble.n	15054 <__aeabi_fsub+0x1ac>
   14fba:	2800      	cmp	r0, #0
   14fbc:	d02a      	beq.n	15014 <__aeabi_fsub+0x16c>
   14fbe:	2cff      	cmp	r4, #255	; 0xff
   14fc0:	d0b8      	beq.n	14f34 <__aeabi_fsub+0x8c>
   14fc2:	2080      	movs	r0, #128	; 0x80
   14fc4:	04c0      	lsls	r0, r0, #19
   14fc6:	4306      	orrs	r6, r0
   14fc8:	291b      	cmp	r1, #27
   14fca:	dd00      	ble.n	14fce <__aeabi_fsub+0x126>
   14fcc:	e0af      	b.n	1512e <__aeabi_fsub+0x286>
   14fce:	0030      	movs	r0, r6
   14fd0:	2720      	movs	r7, #32
   14fd2:	40c8      	lsrs	r0, r1
   14fd4:	1a79      	subs	r1, r7, r1
   14fd6:	408e      	lsls	r6, r1
   14fd8:	1e71      	subs	r1, r6, #1
   14fda:	418e      	sbcs	r6, r1
   14fdc:	4306      	orrs	r6, r0
   14fde:	199b      	adds	r3, r3, r6
   14fe0:	0159      	lsls	r1, r3, #5
   14fe2:	d5d6      	bpl.n	14f92 <__aeabi_fsub+0xea>
   14fe4:	3401      	adds	r4, #1
   14fe6:	2cff      	cmp	r4, #255	; 0xff
   14fe8:	d100      	bne.n	14fec <__aeabi_fsub+0x144>
   14fea:	e085      	b.n	150f8 <__aeabi_fsub+0x250>
   14fec:	2201      	movs	r2, #1
   14fee:	497a      	ldr	r1, [pc, #488]	; (151d8 <__aeabi_fsub+0x330>)
   14ff0:	401a      	ands	r2, r3
   14ff2:	085b      	lsrs	r3, r3, #1
   14ff4:	400b      	ands	r3, r1
   14ff6:	4313      	orrs	r3, r2
   14ff8:	e79c      	b.n	14f34 <__aeabi_fsub+0x8c>
   14ffa:	2e00      	cmp	r6, #0
   14ffc:	d000      	beq.n	15000 <__aeabi_fsub+0x158>
   14ffe:	e770      	b.n	14ee2 <__aeabi_fsub+0x3a>
   15000:	e76b      	b.n	14eda <__aeabi_fsub+0x32>
   15002:	1e3b      	subs	r3, r7, #0
   15004:	d1c5      	bne.n	14f92 <__aeabi_fsub+0xea>
   15006:	2200      	movs	r2, #0
   15008:	027b      	lsls	r3, r7, #9
   1500a:	0a5b      	lsrs	r3, r3, #9
   1500c:	b2e4      	uxtb	r4, r4
   1500e:	e7a3      	b.n	14f58 <__aeabi_fsub+0xb0>
   15010:	0014      	movs	r4, r2
   15012:	e78f      	b.n	14f34 <__aeabi_fsub+0x8c>
   15014:	2e00      	cmp	r6, #0
   15016:	d04d      	beq.n	150b4 <__aeabi_fsub+0x20c>
   15018:	1e48      	subs	r0, r1, #1
   1501a:	2800      	cmp	r0, #0
   1501c:	d157      	bne.n	150ce <__aeabi_fsub+0x226>
   1501e:	199b      	adds	r3, r3, r6
   15020:	2401      	movs	r4, #1
   15022:	015a      	lsls	r2, r3, #5
   15024:	d5b5      	bpl.n	14f92 <__aeabi_fsub+0xea>
   15026:	2402      	movs	r4, #2
   15028:	e7e0      	b.n	14fec <__aeabi_fsub+0x144>
   1502a:	2a00      	cmp	r2, #0
   1502c:	d125      	bne.n	1507a <__aeabi_fsub+0x1d2>
   1502e:	1c62      	adds	r2, r4, #1
   15030:	b2d2      	uxtb	r2, r2
   15032:	2a01      	cmp	r2, #1
   15034:	dd72      	ble.n	1511c <__aeabi_fsub+0x274>
   15036:	1b9f      	subs	r7, r3, r6
   15038:	017a      	lsls	r2, r7, #5
   1503a:	d535      	bpl.n	150a8 <__aeabi_fsub+0x200>
   1503c:	1af7      	subs	r7, r6, r3
   1503e:	000d      	movs	r5, r1
   15040:	e764      	b.n	14f0c <__aeabi_fsub+0x64>
   15042:	2201      	movs	r2, #1
   15044:	2300      	movs	r3, #0
   15046:	402a      	ands	r2, r5
   15048:	e786      	b.n	14f58 <__aeabi_fsub+0xb0>
   1504a:	003b      	movs	r3, r7
   1504c:	4a63      	ldr	r2, [pc, #396]	; (151dc <__aeabi_fsub+0x334>)
   1504e:	1a24      	subs	r4, r4, r0
   15050:	4013      	ands	r3, r2
   15052:	e76f      	b.n	14f34 <__aeabi_fsub+0x8c>
   15054:	2900      	cmp	r1, #0
   15056:	d16c      	bne.n	15132 <__aeabi_fsub+0x28a>
   15058:	1c61      	adds	r1, r4, #1
   1505a:	b2c8      	uxtb	r0, r1
   1505c:	2801      	cmp	r0, #1
   1505e:	dd4e      	ble.n	150fe <__aeabi_fsub+0x256>
   15060:	29ff      	cmp	r1, #255	; 0xff
   15062:	d049      	beq.n	150f8 <__aeabi_fsub+0x250>
   15064:	199b      	adds	r3, r3, r6
   15066:	085b      	lsrs	r3, r3, #1
   15068:	000c      	movs	r4, r1
   1506a:	e763      	b.n	14f34 <__aeabi_fsub+0x8c>
   1506c:	2aff      	cmp	r2, #255	; 0xff
   1506e:	d041      	beq.n	150f4 <__aeabi_fsub+0x24c>
   15070:	000a      	movs	r2, r1
   15072:	e781      	b.n	14f78 <__aeabi_fsub+0xd0>
   15074:	2601      	movs	r6, #1
   15076:	1b9b      	subs	r3, r3, r6
   15078:	e789      	b.n	14f8e <__aeabi_fsub+0xe6>
   1507a:	2c00      	cmp	r4, #0
   1507c:	d01c      	beq.n	150b8 <__aeabi_fsub+0x210>
   1507e:	28ff      	cmp	r0, #255	; 0xff
   15080:	d021      	beq.n	150c6 <__aeabi_fsub+0x21e>
   15082:	2480      	movs	r4, #128	; 0x80
   15084:	04e4      	lsls	r4, r4, #19
   15086:	4252      	negs	r2, r2
   15088:	4323      	orrs	r3, r4
   1508a:	2a1b      	cmp	r2, #27
   1508c:	dd00      	ble.n	15090 <__aeabi_fsub+0x1e8>
   1508e:	e096      	b.n	151be <__aeabi_fsub+0x316>
   15090:	001c      	movs	r4, r3
   15092:	2520      	movs	r5, #32
   15094:	40d4      	lsrs	r4, r2
   15096:	1aaa      	subs	r2, r5, r2
   15098:	4093      	lsls	r3, r2
   1509a:	1e5a      	subs	r2, r3, #1
   1509c:	4193      	sbcs	r3, r2
   1509e:	4323      	orrs	r3, r4
   150a0:	1af3      	subs	r3, r6, r3
   150a2:	0004      	movs	r4, r0
   150a4:	000d      	movs	r5, r1
   150a6:	e72d      	b.n	14f04 <__aeabi_fsub+0x5c>
   150a8:	2f00      	cmp	r7, #0
   150aa:	d000      	beq.n	150ae <__aeabi_fsub+0x206>
   150ac:	e72e      	b.n	14f0c <__aeabi_fsub+0x64>
   150ae:	2200      	movs	r2, #0
   150b0:	2400      	movs	r4, #0
   150b2:	e7a9      	b.n	15008 <__aeabi_fsub+0x160>
   150b4:	000c      	movs	r4, r1
   150b6:	e73d      	b.n	14f34 <__aeabi_fsub+0x8c>
   150b8:	2b00      	cmp	r3, #0
   150ba:	d058      	beq.n	1516e <__aeabi_fsub+0x2c6>
   150bc:	43d2      	mvns	r2, r2
   150be:	2a00      	cmp	r2, #0
   150c0:	d0ee      	beq.n	150a0 <__aeabi_fsub+0x1f8>
   150c2:	28ff      	cmp	r0, #255	; 0xff
   150c4:	d1e1      	bne.n	1508a <__aeabi_fsub+0x1e2>
   150c6:	0033      	movs	r3, r6
   150c8:	24ff      	movs	r4, #255	; 0xff
   150ca:	000d      	movs	r5, r1
   150cc:	e732      	b.n	14f34 <__aeabi_fsub+0x8c>
   150ce:	29ff      	cmp	r1, #255	; 0xff
   150d0:	d010      	beq.n	150f4 <__aeabi_fsub+0x24c>
   150d2:	0001      	movs	r1, r0
   150d4:	e778      	b.n	14fc8 <__aeabi_fsub+0x120>
   150d6:	2b00      	cmp	r3, #0
   150d8:	d06e      	beq.n	151b8 <__aeabi_fsub+0x310>
   150da:	24ff      	movs	r4, #255	; 0xff
   150dc:	2e00      	cmp	r6, #0
   150de:	d100      	bne.n	150e2 <__aeabi_fsub+0x23a>
   150e0:	e728      	b.n	14f34 <__aeabi_fsub+0x8c>
   150e2:	2280      	movs	r2, #128	; 0x80
   150e4:	4651      	mov	r1, sl
   150e6:	03d2      	lsls	r2, r2, #15
   150e8:	4211      	tst	r1, r2
   150ea:	d003      	beq.n	150f4 <__aeabi_fsub+0x24c>
   150ec:	4661      	mov	r1, ip
   150ee:	4211      	tst	r1, r2
   150f0:	d100      	bne.n	150f4 <__aeabi_fsub+0x24c>
   150f2:	0033      	movs	r3, r6
   150f4:	24ff      	movs	r4, #255	; 0xff
   150f6:	e71d      	b.n	14f34 <__aeabi_fsub+0x8c>
   150f8:	24ff      	movs	r4, #255	; 0xff
   150fa:	2300      	movs	r3, #0
   150fc:	e72c      	b.n	14f58 <__aeabi_fsub+0xb0>
   150fe:	2c00      	cmp	r4, #0
   15100:	d1e9      	bne.n	150d6 <__aeabi_fsub+0x22e>
   15102:	2b00      	cmp	r3, #0
   15104:	d063      	beq.n	151ce <__aeabi_fsub+0x326>
   15106:	2e00      	cmp	r6, #0
   15108:	d100      	bne.n	1510c <__aeabi_fsub+0x264>
   1510a:	e713      	b.n	14f34 <__aeabi_fsub+0x8c>
   1510c:	199b      	adds	r3, r3, r6
   1510e:	015a      	lsls	r2, r3, #5
   15110:	d400      	bmi.n	15114 <__aeabi_fsub+0x26c>
   15112:	e73e      	b.n	14f92 <__aeabi_fsub+0xea>
   15114:	4a31      	ldr	r2, [pc, #196]	; (151dc <__aeabi_fsub+0x334>)
   15116:	000c      	movs	r4, r1
   15118:	4013      	ands	r3, r2
   1511a:	e70b      	b.n	14f34 <__aeabi_fsub+0x8c>
   1511c:	2c00      	cmp	r4, #0
   1511e:	d11e      	bne.n	1515e <__aeabi_fsub+0x2b6>
   15120:	2b00      	cmp	r3, #0
   15122:	d12f      	bne.n	15184 <__aeabi_fsub+0x2dc>
   15124:	2e00      	cmp	r6, #0
   15126:	d04f      	beq.n	151c8 <__aeabi_fsub+0x320>
   15128:	0033      	movs	r3, r6
   1512a:	000d      	movs	r5, r1
   1512c:	e702      	b.n	14f34 <__aeabi_fsub+0x8c>
   1512e:	2601      	movs	r6, #1
   15130:	e755      	b.n	14fde <__aeabi_fsub+0x136>
   15132:	2c00      	cmp	r4, #0
   15134:	d11f      	bne.n	15176 <__aeabi_fsub+0x2ce>
   15136:	2b00      	cmp	r3, #0
   15138:	d043      	beq.n	151c2 <__aeabi_fsub+0x31a>
   1513a:	43c9      	mvns	r1, r1
   1513c:	2900      	cmp	r1, #0
   1513e:	d00b      	beq.n	15158 <__aeabi_fsub+0x2b0>
   15140:	28ff      	cmp	r0, #255	; 0xff
   15142:	d039      	beq.n	151b8 <__aeabi_fsub+0x310>
   15144:	291b      	cmp	r1, #27
   15146:	dc44      	bgt.n	151d2 <__aeabi_fsub+0x32a>
   15148:	001c      	movs	r4, r3
   1514a:	2720      	movs	r7, #32
   1514c:	40cc      	lsrs	r4, r1
   1514e:	1a79      	subs	r1, r7, r1
   15150:	408b      	lsls	r3, r1
   15152:	1e59      	subs	r1, r3, #1
   15154:	418b      	sbcs	r3, r1
   15156:	4323      	orrs	r3, r4
   15158:	199b      	adds	r3, r3, r6
   1515a:	0004      	movs	r4, r0
   1515c:	e740      	b.n	14fe0 <__aeabi_fsub+0x138>
   1515e:	2b00      	cmp	r3, #0
   15160:	d11a      	bne.n	15198 <__aeabi_fsub+0x2f0>
   15162:	2e00      	cmp	r6, #0
   15164:	d124      	bne.n	151b0 <__aeabi_fsub+0x308>
   15166:	2780      	movs	r7, #128	; 0x80
   15168:	2200      	movs	r2, #0
   1516a:	03ff      	lsls	r7, r7, #15
   1516c:	e71b      	b.n	14fa6 <__aeabi_fsub+0xfe>
   1516e:	0033      	movs	r3, r6
   15170:	0004      	movs	r4, r0
   15172:	000d      	movs	r5, r1
   15174:	e6de      	b.n	14f34 <__aeabi_fsub+0x8c>
   15176:	28ff      	cmp	r0, #255	; 0xff
   15178:	d01e      	beq.n	151b8 <__aeabi_fsub+0x310>
   1517a:	2480      	movs	r4, #128	; 0x80
   1517c:	04e4      	lsls	r4, r4, #19
   1517e:	4249      	negs	r1, r1
   15180:	4323      	orrs	r3, r4
   15182:	e7df      	b.n	15144 <__aeabi_fsub+0x29c>
   15184:	2e00      	cmp	r6, #0
   15186:	d100      	bne.n	1518a <__aeabi_fsub+0x2e2>
   15188:	e6d4      	b.n	14f34 <__aeabi_fsub+0x8c>
   1518a:	1b9f      	subs	r7, r3, r6
   1518c:	017a      	lsls	r2, r7, #5
   1518e:	d400      	bmi.n	15192 <__aeabi_fsub+0x2ea>
   15190:	e737      	b.n	15002 <__aeabi_fsub+0x15a>
   15192:	1af3      	subs	r3, r6, r3
   15194:	000d      	movs	r5, r1
   15196:	e6cd      	b.n	14f34 <__aeabi_fsub+0x8c>
   15198:	24ff      	movs	r4, #255	; 0xff
   1519a:	2e00      	cmp	r6, #0
   1519c:	d100      	bne.n	151a0 <__aeabi_fsub+0x2f8>
   1519e:	e6c9      	b.n	14f34 <__aeabi_fsub+0x8c>
   151a0:	2280      	movs	r2, #128	; 0x80
   151a2:	4650      	mov	r0, sl
   151a4:	03d2      	lsls	r2, r2, #15
   151a6:	4210      	tst	r0, r2
   151a8:	d0a4      	beq.n	150f4 <__aeabi_fsub+0x24c>
   151aa:	4660      	mov	r0, ip
   151ac:	4210      	tst	r0, r2
   151ae:	d1a1      	bne.n	150f4 <__aeabi_fsub+0x24c>
   151b0:	0033      	movs	r3, r6
   151b2:	000d      	movs	r5, r1
   151b4:	24ff      	movs	r4, #255	; 0xff
   151b6:	e6bd      	b.n	14f34 <__aeabi_fsub+0x8c>
   151b8:	0033      	movs	r3, r6
   151ba:	24ff      	movs	r4, #255	; 0xff
   151bc:	e6ba      	b.n	14f34 <__aeabi_fsub+0x8c>
   151be:	2301      	movs	r3, #1
   151c0:	e76e      	b.n	150a0 <__aeabi_fsub+0x1f8>
   151c2:	0033      	movs	r3, r6
   151c4:	0004      	movs	r4, r0
   151c6:	e6b5      	b.n	14f34 <__aeabi_fsub+0x8c>
   151c8:	2700      	movs	r7, #0
   151ca:	2200      	movs	r2, #0
   151cc:	e71c      	b.n	15008 <__aeabi_fsub+0x160>
   151ce:	0033      	movs	r3, r6
   151d0:	e6b0      	b.n	14f34 <__aeabi_fsub+0x8c>
   151d2:	2301      	movs	r3, #1
   151d4:	e7c0      	b.n	15158 <__aeabi_fsub+0x2b0>
   151d6:	46c0      	nop			; (mov r8, r8)
   151d8:	7dffffff 	.word	0x7dffffff
   151dc:	fbffffff 	.word	0xfbffffff

000151e0 <__aeabi_f2iz>:
   151e0:	0241      	lsls	r1, r0, #9
   151e2:	0043      	lsls	r3, r0, #1
   151e4:	0fc2      	lsrs	r2, r0, #31
   151e6:	0a49      	lsrs	r1, r1, #9
   151e8:	0e1b      	lsrs	r3, r3, #24
   151ea:	2000      	movs	r0, #0
   151ec:	2b7e      	cmp	r3, #126	; 0x7e
   151ee:	dd0d      	ble.n	1520c <__aeabi_f2iz+0x2c>
   151f0:	2b9d      	cmp	r3, #157	; 0x9d
   151f2:	dc0c      	bgt.n	1520e <__aeabi_f2iz+0x2e>
   151f4:	2080      	movs	r0, #128	; 0x80
   151f6:	0400      	lsls	r0, r0, #16
   151f8:	4301      	orrs	r1, r0
   151fa:	2b95      	cmp	r3, #149	; 0x95
   151fc:	dc0a      	bgt.n	15214 <__aeabi_f2iz+0x34>
   151fe:	2096      	movs	r0, #150	; 0x96
   15200:	1ac3      	subs	r3, r0, r3
   15202:	40d9      	lsrs	r1, r3
   15204:	4248      	negs	r0, r1
   15206:	2a00      	cmp	r2, #0
   15208:	d100      	bne.n	1520c <__aeabi_f2iz+0x2c>
   1520a:	0008      	movs	r0, r1
   1520c:	4770      	bx	lr
   1520e:	4b03      	ldr	r3, [pc, #12]	; (1521c <__aeabi_f2iz+0x3c>)
   15210:	18d0      	adds	r0, r2, r3
   15212:	e7fb      	b.n	1520c <__aeabi_f2iz+0x2c>
   15214:	3b96      	subs	r3, #150	; 0x96
   15216:	4099      	lsls	r1, r3
   15218:	e7f4      	b.n	15204 <__aeabi_f2iz+0x24>
   1521a:	46c0      	nop			; (mov r8, r8)
   1521c:	7fffffff 	.word	0x7fffffff

00015220 <__aeabi_i2f>:
   15220:	b570      	push	{r4, r5, r6, lr}
   15222:	2800      	cmp	r0, #0
   15224:	d030      	beq.n	15288 <__aeabi_i2f+0x68>
   15226:	17c3      	asrs	r3, r0, #31
   15228:	18c4      	adds	r4, r0, r3
   1522a:	405c      	eors	r4, r3
   1522c:	0fc5      	lsrs	r5, r0, #31
   1522e:	0020      	movs	r0, r4
   15230:	f001 fef0 	bl	17014 <__clzsi2>
   15234:	239e      	movs	r3, #158	; 0x9e
   15236:	1a1b      	subs	r3, r3, r0
   15238:	2b96      	cmp	r3, #150	; 0x96
   1523a:	dc0d      	bgt.n	15258 <__aeabi_i2f+0x38>
   1523c:	2296      	movs	r2, #150	; 0x96
   1523e:	1ad2      	subs	r2, r2, r3
   15240:	4094      	lsls	r4, r2
   15242:	002a      	movs	r2, r5
   15244:	0264      	lsls	r4, r4, #9
   15246:	0a64      	lsrs	r4, r4, #9
   15248:	b2db      	uxtb	r3, r3
   1524a:	0264      	lsls	r4, r4, #9
   1524c:	05db      	lsls	r3, r3, #23
   1524e:	0a60      	lsrs	r0, r4, #9
   15250:	07d2      	lsls	r2, r2, #31
   15252:	4318      	orrs	r0, r3
   15254:	4310      	orrs	r0, r2
   15256:	bd70      	pop	{r4, r5, r6, pc}
   15258:	2b99      	cmp	r3, #153	; 0x99
   1525a:	dc19      	bgt.n	15290 <__aeabi_i2f+0x70>
   1525c:	2299      	movs	r2, #153	; 0x99
   1525e:	1ad2      	subs	r2, r2, r3
   15260:	2a00      	cmp	r2, #0
   15262:	dd29      	ble.n	152b8 <__aeabi_i2f+0x98>
   15264:	4094      	lsls	r4, r2
   15266:	0022      	movs	r2, r4
   15268:	4c14      	ldr	r4, [pc, #80]	; (152bc <__aeabi_i2f+0x9c>)
   1526a:	4014      	ands	r4, r2
   1526c:	0751      	lsls	r1, r2, #29
   1526e:	d004      	beq.n	1527a <__aeabi_i2f+0x5a>
   15270:	210f      	movs	r1, #15
   15272:	400a      	ands	r2, r1
   15274:	2a04      	cmp	r2, #4
   15276:	d000      	beq.n	1527a <__aeabi_i2f+0x5a>
   15278:	3404      	adds	r4, #4
   1527a:	0162      	lsls	r2, r4, #5
   1527c:	d413      	bmi.n	152a6 <__aeabi_i2f+0x86>
   1527e:	01a4      	lsls	r4, r4, #6
   15280:	0a64      	lsrs	r4, r4, #9
   15282:	b2db      	uxtb	r3, r3
   15284:	002a      	movs	r2, r5
   15286:	e7e0      	b.n	1524a <__aeabi_i2f+0x2a>
   15288:	2200      	movs	r2, #0
   1528a:	2300      	movs	r3, #0
   1528c:	2400      	movs	r4, #0
   1528e:	e7dc      	b.n	1524a <__aeabi_i2f+0x2a>
   15290:	2205      	movs	r2, #5
   15292:	0021      	movs	r1, r4
   15294:	1a12      	subs	r2, r2, r0
   15296:	40d1      	lsrs	r1, r2
   15298:	22b9      	movs	r2, #185	; 0xb9
   1529a:	1ad2      	subs	r2, r2, r3
   1529c:	4094      	lsls	r4, r2
   1529e:	1e62      	subs	r2, r4, #1
   152a0:	4194      	sbcs	r4, r2
   152a2:	430c      	orrs	r4, r1
   152a4:	e7da      	b.n	1525c <__aeabi_i2f+0x3c>
   152a6:	4b05      	ldr	r3, [pc, #20]	; (152bc <__aeabi_i2f+0x9c>)
   152a8:	002a      	movs	r2, r5
   152aa:	401c      	ands	r4, r3
   152ac:	239f      	movs	r3, #159	; 0x9f
   152ae:	01a4      	lsls	r4, r4, #6
   152b0:	1a1b      	subs	r3, r3, r0
   152b2:	0a64      	lsrs	r4, r4, #9
   152b4:	b2db      	uxtb	r3, r3
   152b6:	e7c8      	b.n	1524a <__aeabi_i2f+0x2a>
   152b8:	0022      	movs	r2, r4
   152ba:	e7d5      	b.n	15268 <__aeabi_i2f+0x48>
   152bc:	fbffffff 	.word	0xfbffffff

000152c0 <__aeabi_ui2f>:
   152c0:	b510      	push	{r4, lr}
   152c2:	1e04      	subs	r4, r0, #0
   152c4:	d027      	beq.n	15316 <__aeabi_ui2f+0x56>
   152c6:	f001 fea5 	bl	17014 <__clzsi2>
   152ca:	239e      	movs	r3, #158	; 0x9e
   152cc:	1a1b      	subs	r3, r3, r0
   152ce:	2b96      	cmp	r3, #150	; 0x96
   152d0:	dc0a      	bgt.n	152e8 <__aeabi_ui2f+0x28>
   152d2:	2296      	movs	r2, #150	; 0x96
   152d4:	1ad2      	subs	r2, r2, r3
   152d6:	4094      	lsls	r4, r2
   152d8:	0264      	lsls	r4, r4, #9
   152da:	0a64      	lsrs	r4, r4, #9
   152dc:	b2db      	uxtb	r3, r3
   152de:	0264      	lsls	r4, r4, #9
   152e0:	05db      	lsls	r3, r3, #23
   152e2:	0a60      	lsrs	r0, r4, #9
   152e4:	4318      	orrs	r0, r3
   152e6:	bd10      	pop	{r4, pc}
   152e8:	2b99      	cmp	r3, #153	; 0x99
   152ea:	dc17      	bgt.n	1531c <__aeabi_ui2f+0x5c>
   152ec:	2299      	movs	r2, #153	; 0x99
   152ee:	1ad2      	subs	r2, r2, r3
   152f0:	2a00      	cmp	r2, #0
   152f2:	dd27      	ble.n	15344 <__aeabi_ui2f+0x84>
   152f4:	4094      	lsls	r4, r2
   152f6:	0022      	movs	r2, r4
   152f8:	4c13      	ldr	r4, [pc, #76]	; (15348 <__aeabi_ui2f+0x88>)
   152fa:	4014      	ands	r4, r2
   152fc:	0751      	lsls	r1, r2, #29
   152fe:	d004      	beq.n	1530a <__aeabi_ui2f+0x4a>
   15300:	210f      	movs	r1, #15
   15302:	400a      	ands	r2, r1
   15304:	2a04      	cmp	r2, #4
   15306:	d000      	beq.n	1530a <__aeabi_ui2f+0x4a>
   15308:	3404      	adds	r4, #4
   1530a:	0162      	lsls	r2, r4, #5
   1530c:	d412      	bmi.n	15334 <__aeabi_ui2f+0x74>
   1530e:	01a4      	lsls	r4, r4, #6
   15310:	0a64      	lsrs	r4, r4, #9
   15312:	b2db      	uxtb	r3, r3
   15314:	e7e3      	b.n	152de <__aeabi_ui2f+0x1e>
   15316:	2300      	movs	r3, #0
   15318:	2400      	movs	r4, #0
   1531a:	e7e0      	b.n	152de <__aeabi_ui2f+0x1e>
   1531c:	22b9      	movs	r2, #185	; 0xb9
   1531e:	0021      	movs	r1, r4
   15320:	1ad2      	subs	r2, r2, r3
   15322:	4091      	lsls	r1, r2
   15324:	000a      	movs	r2, r1
   15326:	1e51      	subs	r1, r2, #1
   15328:	418a      	sbcs	r2, r1
   1532a:	2105      	movs	r1, #5
   1532c:	1a09      	subs	r1, r1, r0
   1532e:	40cc      	lsrs	r4, r1
   15330:	4314      	orrs	r4, r2
   15332:	e7db      	b.n	152ec <__aeabi_ui2f+0x2c>
   15334:	4b04      	ldr	r3, [pc, #16]	; (15348 <__aeabi_ui2f+0x88>)
   15336:	401c      	ands	r4, r3
   15338:	239f      	movs	r3, #159	; 0x9f
   1533a:	01a4      	lsls	r4, r4, #6
   1533c:	1a1b      	subs	r3, r3, r0
   1533e:	0a64      	lsrs	r4, r4, #9
   15340:	b2db      	uxtb	r3, r3
   15342:	e7cc      	b.n	152de <__aeabi_ui2f+0x1e>
   15344:	0022      	movs	r2, r4
   15346:	e7d7      	b.n	152f8 <__aeabi_ui2f+0x38>
   15348:	fbffffff 	.word	0xfbffffff

0001534c <__aeabi_dadd>:
   1534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1534e:	4645      	mov	r5, r8
   15350:	46de      	mov	lr, fp
   15352:	4657      	mov	r7, sl
   15354:	464e      	mov	r6, r9
   15356:	030c      	lsls	r4, r1, #12
   15358:	b5e0      	push	{r5, r6, r7, lr}
   1535a:	004e      	lsls	r6, r1, #1
   1535c:	0fc9      	lsrs	r1, r1, #31
   1535e:	4688      	mov	r8, r1
   15360:	000d      	movs	r5, r1
   15362:	0a61      	lsrs	r1, r4, #9
   15364:	0f44      	lsrs	r4, r0, #29
   15366:	430c      	orrs	r4, r1
   15368:	00c7      	lsls	r7, r0, #3
   1536a:	0319      	lsls	r1, r3, #12
   1536c:	0058      	lsls	r0, r3, #1
   1536e:	0fdb      	lsrs	r3, r3, #31
   15370:	469b      	mov	fp, r3
   15372:	0a4b      	lsrs	r3, r1, #9
   15374:	0f51      	lsrs	r1, r2, #29
   15376:	430b      	orrs	r3, r1
   15378:	0d76      	lsrs	r6, r6, #21
   1537a:	0d40      	lsrs	r0, r0, #21
   1537c:	0019      	movs	r1, r3
   1537e:	00d2      	lsls	r2, r2, #3
   15380:	45d8      	cmp	r8, fp
   15382:	d100      	bne.n	15386 <__aeabi_dadd+0x3a>
   15384:	e0ae      	b.n	154e4 <__aeabi_dadd+0x198>
   15386:	1a35      	subs	r5, r6, r0
   15388:	2d00      	cmp	r5, #0
   1538a:	dc00      	bgt.n	1538e <__aeabi_dadd+0x42>
   1538c:	e0f6      	b.n	1557c <__aeabi_dadd+0x230>
   1538e:	2800      	cmp	r0, #0
   15390:	d10f      	bne.n	153b2 <__aeabi_dadd+0x66>
   15392:	4313      	orrs	r3, r2
   15394:	d100      	bne.n	15398 <__aeabi_dadd+0x4c>
   15396:	e0db      	b.n	15550 <__aeabi_dadd+0x204>
   15398:	1e6b      	subs	r3, r5, #1
   1539a:	2b00      	cmp	r3, #0
   1539c:	d000      	beq.n	153a0 <__aeabi_dadd+0x54>
   1539e:	e137      	b.n	15610 <__aeabi_dadd+0x2c4>
   153a0:	1aba      	subs	r2, r7, r2
   153a2:	4297      	cmp	r7, r2
   153a4:	41bf      	sbcs	r7, r7
   153a6:	1a64      	subs	r4, r4, r1
   153a8:	427f      	negs	r7, r7
   153aa:	1be4      	subs	r4, r4, r7
   153ac:	2601      	movs	r6, #1
   153ae:	0017      	movs	r7, r2
   153b0:	e024      	b.n	153fc <__aeabi_dadd+0xb0>
   153b2:	4bc6      	ldr	r3, [pc, #792]	; (156cc <__aeabi_dadd+0x380>)
   153b4:	429e      	cmp	r6, r3
   153b6:	d04d      	beq.n	15454 <__aeabi_dadd+0x108>
   153b8:	2380      	movs	r3, #128	; 0x80
   153ba:	041b      	lsls	r3, r3, #16
   153bc:	4319      	orrs	r1, r3
   153be:	2d38      	cmp	r5, #56	; 0x38
   153c0:	dd00      	ble.n	153c4 <__aeabi_dadd+0x78>
   153c2:	e107      	b.n	155d4 <__aeabi_dadd+0x288>
   153c4:	2d1f      	cmp	r5, #31
   153c6:	dd00      	ble.n	153ca <__aeabi_dadd+0x7e>
   153c8:	e138      	b.n	1563c <__aeabi_dadd+0x2f0>
   153ca:	2020      	movs	r0, #32
   153cc:	1b43      	subs	r3, r0, r5
   153ce:	469a      	mov	sl, r3
   153d0:	000b      	movs	r3, r1
   153d2:	4650      	mov	r0, sl
   153d4:	4083      	lsls	r3, r0
   153d6:	4699      	mov	r9, r3
   153d8:	0013      	movs	r3, r2
   153da:	4648      	mov	r0, r9
   153dc:	40eb      	lsrs	r3, r5
   153de:	4318      	orrs	r0, r3
   153e0:	0003      	movs	r3, r0
   153e2:	4650      	mov	r0, sl
   153e4:	4082      	lsls	r2, r0
   153e6:	1e50      	subs	r0, r2, #1
   153e8:	4182      	sbcs	r2, r0
   153ea:	40e9      	lsrs	r1, r5
   153ec:	431a      	orrs	r2, r3
   153ee:	1aba      	subs	r2, r7, r2
   153f0:	1a61      	subs	r1, r4, r1
   153f2:	4297      	cmp	r7, r2
   153f4:	41a4      	sbcs	r4, r4
   153f6:	0017      	movs	r7, r2
   153f8:	4264      	negs	r4, r4
   153fa:	1b0c      	subs	r4, r1, r4
   153fc:	0223      	lsls	r3, r4, #8
   153fe:	d562      	bpl.n	154c6 <__aeabi_dadd+0x17a>
   15400:	0264      	lsls	r4, r4, #9
   15402:	0a65      	lsrs	r5, r4, #9
   15404:	2d00      	cmp	r5, #0
   15406:	d100      	bne.n	1540a <__aeabi_dadd+0xbe>
   15408:	e0df      	b.n	155ca <__aeabi_dadd+0x27e>
   1540a:	0028      	movs	r0, r5
   1540c:	f001 fe02 	bl	17014 <__clzsi2>
   15410:	0003      	movs	r3, r0
   15412:	3b08      	subs	r3, #8
   15414:	2b1f      	cmp	r3, #31
   15416:	dd00      	ble.n	1541a <__aeabi_dadd+0xce>
   15418:	e0d2      	b.n	155c0 <__aeabi_dadd+0x274>
   1541a:	2220      	movs	r2, #32
   1541c:	003c      	movs	r4, r7
   1541e:	1ad2      	subs	r2, r2, r3
   15420:	409d      	lsls	r5, r3
   15422:	40d4      	lsrs	r4, r2
   15424:	409f      	lsls	r7, r3
   15426:	4325      	orrs	r5, r4
   15428:	429e      	cmp	r6, r3
   1542a:	dd00      	ble.n	1542e <__aeabi_dadd+0xe2>
   1542c:	e0c4      	b.n	155b8 <__aeabi_dadd+0x26c>
   1542e:	1b9e      	subs	r6, r3, r6
   15430:	1c73      	adds	r3, r6, #1
   15432:	2b1f      	cmp	r3, #31
   15434:	dd00      	ble.n	15438 <__aeabi_dadd+0xec>
   15436:	e0f1      	b.n	1561c <__aeabi_dadd+0x2d0>
   15438:	2220      	movs	r2, #32
   1543a:	0038      	movs	r0, r7
   1543c:	0029      	movs	r1, r5
   1543e:	1ad2      	subs	r2, r2, r3
   15440:	40d8      	lsrs	r0, r3
   15442:	4091      	lsls	r1, r2
   15444:	4097      	lsls	r7, r2
   15446:	002c      	movs	r4, r5
   15448:	4301      	orrs	r1, r0
   1544a:	1e78      	subs	r0, r7, #1
   1544c:	4187      	sbcs	r7, r0
   1544e:	40dc      	lsrs	r4, r3
   15450:	2600      	movs	r6, #0
   15452:	430f      	orrs	r7, r1
   15454:	077b      	lsls	r3, r7, #29
   15456:	d009      	beq.n	1546c <__aeabi_dadd+0x120>
   15458:	230f      	movs	r3, #15
   1545a:	403b      	ands	r3, r7
   1545c:	2b04      	cmp	r3, #4
   1545e:	d005      	beq.n	1546c <__aeabi_dadd+0x120>
   15460:	1d3b      	adds	r3, r7, #4
   15462:	42bb      	cmp	r3, r7
   15464:	41bf      	sbcs	r7, r7
   15466:	427f      	negs	r7, r7
   15468:	19e4      	adds	r4, r4, r7
   1546a:	001f      	movs	r7, r3
   1546c:	0223      	lsls	r3, r4, #8
   1546e:	d52c      	bpl.n	154ca <__aeabi_dadd+0x17e>
   15470:	4b96      	ldr	r3, [pc, #600]	; (156cc <__aeabi_dadd+0x380>)
   15472:	3601      	adds	r6, #1
   15474:	429e      	cmp	r6, r3
   15476:	d100      	bne.n	1547a <__aeabi_dadd+0x12e>
   15478:	e09a      	b.n	155b0 <__aeabi_dadd+0x264>
   1547a:	4645      	mov	r5, r8
   1547c:	4b94      	ldr	r3, [pc, #592]	; (156d0 <__aeabi_dadd+0x384>)
   1547e:	08ff      	lsrs	r7, r7, #3
   15480:	401c      	ands	r4, r3
   15482:	0760      	lsls	r0, r4, #29
   15484:	0576      	lsls	r6, r6, #21
   15486:	0264      	lsls	r4, r4, #9
   15488:	4307      	orrs	r7, r0
   1548a:	0b24      	lsrs	r4, r4, #12
   1548c:	0d76      	lsrs	r6, r6, #21
   1548e:	2100      	movs	r1, #0
   15490:	0324      	lsls	r4, r4, #12
   15492:	0b23      	lsrs	r3, r4, #12
   15494:	0d0c      	lsrs	r4, r1, #20
   15496:	4a8f      	ldr	r2, [pc, #572]	; (156d4 <__aeabi_dadd+0x388>)
   15498:	0524      	lsls	r4, r4, #20
   1549a:	431c      	orrs	r4, r3
   1549c:	4014      	ands	r4, r2
   1549e:	0533      	lsls	r3, r6, #20
   154a0:	4323      	orrs	r3, r4
   154a2:	005b      	lsls	r3, r3, #1
   154a4:	07ed      	lsls	r5, r5, #31
   154a6:	085b      	lsrs	r3, r3, #1
   154a8:	432b      	orrs	r3, r5
   154aa:	0038      	movs	r0, r7
   154ac:	0019      	movs	r1, r3
   154ae:	bc3c      	pop	{r2, r3, r4, r5}
   154b0:	4690      	mov	r8, r2
   154b2:	4699      	mov	r9, r3
   154b4:	46a2      	mov	sl, r4
   154b6:	46ab      	mov	fp, r5
   154b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   154ba:	4664      	mov	r4, ip
   154bc:	4304      	orrs	r4, r0
   154be:	d100      	bne.n	154c2 <__aeabi_dadd+0x176>
   154c0:	e211      	b.n	158e6 <__aeabi_dadd+0x59a>
   154c2:	0004      	movs	r4, r0
   154c4:	4667      	mov	r7, ip
   154c6:	077b      	lsls	r3, r7, #29
   154c8:	d1c6      	bne.n	15458 <__aeabi_dadd+0x10c>
   154ca:	4645      	mov	r5, r8
   154cc:	0760      	lsls	r0, r4, #29
   154ce:	08ff      	lsrs	r7, r7, #3
   154d0:	4307      	orrs	r7, r0
   154d2:	08e4      	lsrs	r4, r4, #3
   154d4:	4b7d      	ldr	r3, [pc, #500]	; (156cc <__aeabi_dadd+0x380>)
   154d6:	429e      	cmp	r6, r3
   154d8:	d030      	beq.n	1553c <__aeabi_dadd+0x1f0>
   154da:	0324      	lsls	r4, r4, #12
   154dc:	0576      	lsls	r6, r6, #21
   154de:	0b24      	lsrs	r4, r4, #12
   154e0:	0d76      	lsrs	r6, r6, #21
   154e2:	e7d4      	b.n	1548e <__aeabi_dadd+0x142>
   154e4:	1a33      	subs	r3, r6, r0
   154e6:	469a      	mov	sl, r3
   154e8:	2b00      	cmp	r3, #0
   154ea:	dd78      	ble.n	155de <__aeabi_dadd+0x292>
   154ec:	2800      	cmp	r0, #0
   154ee:	d031      	beq.n	15554 <__aeabi_dadd+0x208>
   154f0:	4876      	ldr	r0, [pc, #472]	; (156cc <__aeabi_dadd+0x380>)
   154f2:	4286      	cmp	r6, r0
   154f4:	d0ae      	beq.n	15454 <__aeabi_dadd+0x108>
   154f6:	2080      	movs	r0, #128	; 0x80
   154f8:	0400      	lsls	r0, r0, #16
   154fa:	4301      	orrs	r1, r0
   154fc:	4653      	mov	r3, sl
   154fe:	2b38      	cmp	r3, #56	; 0x38
   15500:	dc00      	bgt.n	15504 <__aeabi_dadd+0x1b8>
   15502:	e0e9      	b.n	156d8 <__aeabi_dadd+0x38c>
   15504:	430a      	orrs	r2, r1
   15506:	1e51      	subs	r1, r2, #1
   15508:	418a      	sbcs	r2, r1
   1550a:	2100      	movs	r1, #0
   1550c:	19d2      	adds	r2, r2, r7
   1550e:	42ba      	cmp	r2, r7
   15510:	41bf      	sbcs	r7, r7
   15512:	1909      	adds	r1, r1, r4
   15514:	427c      	negs	r4, r7
   15516:	0017      	movs	r7, r2
   15518:	190c      	adds	r4, r1, r4
   1551a:	0223      	lsls	r3, r4, #8
   1551c:	d5d3      	bpl.n	154c6 <__aeabi_dadd+0x17a>
   1551e:	4b6b      	ldr	r3, [pc, #428]	; (156cc <__aeabi_dadd+0x380>)
   15520:	3601      	adds	r6, #1
   15522:	429e      	cmp	r6, r3
   15524:	d100      	bne.n	15528 <__aeabi_dadd+0x1dc>
   15526:	e13a      	b.n	1579e <__aeabi_dadd+0x452>
   15528:	2001      	movs	r0, #1
   1552a:	4b69      	ldr	r3, [pc, #420]	; (156d0 <__aeabi_dadd+0x384>)
   1552c:	401c      	ands	r4, r3
   1552e:	087b      	lsrs	r3, r7, #1
   15530:	4007      	ands	r7, r0
   15532:	431f      	orrs	r7, r3
   15534:	07e0      	lsls	r0, r4, #31
   15536:	4307      	orrs	r7, r0
   15538:	0864      	lsrs	r4, r4, #1
   1553a:	e78b      	b.n	15454 <__aeabi_dadd+0x108>
   1553c:	0023      	movs	r3, r4
   1553e:	433b      	orrs	r3, r7
   15540:	d100      	bne.n	15544 <__aeabi_dadd+0x1f8>
   15542:	e1cb      	b.n	158dc <__aeabi_dadd+0x590>
   15544:	2280      	movs	r2, #128	; 0x80
   15546:	0312      	lsls	r2, r2, #12
   15548:	4314      	orrs	r4, r2
   1554a:	0324      	lsls	r4, r4, #12
   1554c:	0b24      	lsrs	r4, r4, #12
   1554e:	e79e      	b.n	1548e <__aeabi_dadd+0x142>
   15550:	002e      	movs	r6, r5
   15552:	e77f      	b.n	15454 <__aeabi_dadd+0x108>
   15554:	0008      	movs	r0, r1
   15556:	4310      	orrs	r0, r2
   15558:	d100      	bne.n	1555c <__aeabi_dadd+0x210>
   1555a:	e0b4      	b.n	156c6 <__aeabi_dadd+0x37a>
   1555c:	1e58      	subs	r0, r3, #1
   1555e:	2800      	cmp	r0, #0
   15560:	d000      	beq.n	15564 <__aeabi_dadd+0x218>
   15562:	e0de      	b.n	15722 <__aeabi_dadd+0x3d6>
   15564:	18ba      	adds	r2, r7, r2
   15566:	42ba      	cmp	r2, r7
   15568:	419b      	sbcs	r3, r3
   1556a:	1864      	adds	r4, r4, r1
   1556c:	425b      	negs	r3, r3
   1556e:	18e4      	adds	r4, r4, r3
   15570:	0017      	movs	r7, r2
   15572:	2601      	movs	r6, #1
   15574:	0223      	lsls	r3, r4, #8
   15576:	d5a6      	bpl.n	154c6 <__aeabi_dadd+0x17a>
   15578:	2602      	movs	r6, #2
   1557a:	e7d5      	b.n	15528 <__aeabi_dadd+0x1dc>
   1557c:	2d00      	cmp	r5, #0
   1557e:	d16e      	bne.n	1565e <__aeabi_dadd+0x312>
   15580:	1c70      	adds	r0, r6, #1
   15582:	0540      	lsls	r0, r0, #21
   15584:	0d40      	lsrs	r0, r0, #21
   15586:	2801      	cmp	r0, #1
   15588:	dc00      	bgt.n	1558c <__aeabi_dadd+0x240>
   1558a:	e0f9      	b.n	15780 <__aeabi_dadd+0x434>
   1558c:	1ab8      	subs	r0, r7, r2
   1558e:	4684      	mov	ip, r0
   15590:	4287      	cmp	r7, r0
   15592:	4180      	sbcs	r0, r0
   15594:	1ae5      	subs	r5, r4, r3
   15596:	4240      	negs	r0, r0
   15598:	1a2d      	subs	r5, r5, r0
   1559a:	0228      	lsls	r0, r5, #8
   1559c:	d400      	bmi.n	155a0 <__aeabi_dadd+0x254>
   1559e:	e089      	b.n	156b4 <__aeabi_dadd+0x368>
   155a0:	1bd7      	subs	r7, r2, r7
   155a2:	42ba      	cmp	r2, r7
   155a4:	4192      	sbcs	r2, r2
   155a6:	1b1c      	subs	r4, r3, r4
   155a8:	4252      	negs	r2, r2
   155aa:	1aa5      	subs	r5, r4, r2
   155ac:	46d8      	mov	r8, fp
   155ae:	e729      	b.n	15404 <__aeabi_dadd+0xb8>
   155b0:	4645      	mov	r5, r8
   155b2:	2400      	movs	r4, #0
   155b4:	2700      	movs	r7, #0
   155b6:	e76a      	b.n	1548e <__aeabi_dadd+0x142>
   155b8:	4c45      	ldr	r4, [pc, #276]	; (156d0 <__aeabi_dadd+0x384>)
   155ba:	1af6      	subs	r6, r6, r3
   155bc:	402c      	ands	r4, r5
   155be:	e749      	b.n	15454 <__aeabi_dadd+0x108>
   155c0:	003d      	movs	r5, r7
   155c2:	3828      	subs	r0, #40	; 0x28
   155c4:	4085      	lsls	r5, r0
   155c6:	2700      	movs	r7, #0
   155c8:	e72e      	b.n	15428 <__aeabi_dadd+0xdc>
   155ca:	0038      	movs	r0, r7
   155cc:	f001 fd22 	bl	17014 <__clzsi2>
   155d0:	3020      	adds	r0, #32
   155d2:	e71d      	b.n	15410 <__aeabi_dadd+0xc4>
   155d4:	430a      	orrs	r2, r1
   155d6:	1e51      	subs	r1, r2, #1
   155d8:	418a      	sbcs	r2, r1
   155da:	2100      	movs	r1, #0
   155dc:	e707      	b.n	153ee <__aeabi_dadd+0xa2>
   155de:	2b00      	cmp	r3, #0
   155e0:	d000      	beq.n	155e4 <__aeabi_dadd+0x298>
   155e2:	e0f3      	b.n	157cc <__aeabi_dadd+0x480>
   155e4:	1c70      	adds	r0, r6, #1
   155e6:	0543      	lsls	r3, r0, #21
   155e8:	0d5b      	lsrs	r3, r3, #21
   155ea:	2b01      	cmp	r3, #1
   155ec:	dc00      	bgt.n	155f0 <__aeabi_dadd+0x2a4>
   155ee:	e0ad      	b.n	1574c <__aeabi_dadd+0x400>
   155f0:	4b36      	ldr	r3, [pc, #216]	; (156cc <__aeabi_dadd+0x380>)
   155f2:	4298      	cmp	r0, r3
   155f4:	d100      	bne.n	155f8 <__aeabi_dadd+0x2ac>
   155f6:	e0d1      	b.n	1579c <__aeabi_dadd+0x450>
   155f8:	18ba      	adds	r2, r7, r2
   155fa:	42ba      	cmp	r2, r7
   155fc:	41bf      	sbcs	r7, r7
   155fe:	1864      	adds	r4, r4, r1
   15600:	427f      	negs	r7, r7
   15602:	19e4      	adds	r4, r4, r7
   15604:	07e7      	lsls	r7, r4, #31
   15606:	0852      	lsrs	r2, r2, #1
   15608:	4317      	orrs	r7, r2
   1560a:	0864      	lsrs	r4, r4, #1
   1560c:	0006      	movs	r6, r0
   1560e:	e721      	b.n	15454 <__aeabi_dadd+0x108>
   15610:	482e      	ldr	r0, [pc, #184]	; (156cc <__aeabi_dadd+0x380>)
   15612:	4285      	cmp	r5, r0
   15614:	d100      	bne.n	15618 <__aeabi_dadd+0x2cc>
   15616:	e093      	b.n	15740 <__aeabi_dadd+0x3f4>
   15618:	001d      	movs	r5, r3
   1561a:	e6d0      	b.n	153be <__aeabi_dadd+0x72>
   1561c:	0029      	movs	r1, r5
   1561e:	3e1f      	subs	r6, #31
   15620:	40f1      	lsrs	r1, r6
   15622:	2b20      	cmp	r3, #32
   15624:	d100      	bne.n	15628 <__aeabi_dadd+0x2dc>
   15626:	e08d      	b.n	15744 <__aeabi_dadd+0x3f8>
   15628:	2240      	movs	r2, #64	; 0x40
   1562a:	1ad3      	subs	r3, r2, r3
   1562c:	409d      	lsls	r5, r3
   1562e:	432f      	orrs	r7, r5
   15630:	1e7d      	subs	r5, r7, #1
   15632:	41af      	sbcs	r7, r5
   15634:	2400      	movs	r4, #0
   15636:	430f      	orrs	r7, r1
   15638:	2600      	movs	r6, #0
   1563a:	e744      	b.n	154c6 <__aeabi_dadd+0x17a>
   1563c:	002b      	movs	r3, r5
   1563e:	0008      	movs	r0, r1
   15640:	3b20      	subs	r3, #32
   15642:	40d8      	lsrs	r0, r3
   15644:	0003      	movs	r3, r0
   15646:	2d20      	cmp	r5, #32
   15648:	d100      	bne.n	1564c <__aeabi_dadd+0x300>
   1564a:	e07d      	b.n	15748 <__aeabi_dadd+0x3fc>
   1564c:	2040      	movs	r0, #64	; 0x40
   1564e:	1b45      	subs	r5, r0, r5
   15650:	40a9      	lsls	r1, r5
   15652:	430a      	orrs	r2, r1
   15654:	1e51      	subs	r1, r2, #1
   15656:	418a      	sbcs	r2, r1
   15658:	2100      	movs	r1, #0
   1565a:	431a      	orrs	r2, r3
   1565c:	e6c7      	b.n	153ee <__aeabi_dadd+0xa2>
   1565e:	2e00      	cmp	r6, #0
   15660:	d050      	beq.n	15704 <__aeabi_dadd+0x3b8>
   15662:	4e1a      	ldr	r6, [pc, #104]	; (156cc <__aeabi_dadd+0x380>)
   15664:	42b0      	cmp	r0, r6
   15666:	d057      	beq.n	15718 <__aeabi_dadd+0x3cc>
   15668:	2680      	movs	r6, #128	; 0x80
   1566a:	426b      	negs	r3, r5
   1566c:	4699      	mov	r9, r3
   1566e:	0436      	lsls	r6, r6, #16
   15670:	4334      	orrs	r4, r6
   15672:	464b      	mov	r3, r9
   15674:	2b38      	cmp	r3, #56	; 0x38
   15676:	dd00      	ble.n	1567a <__aeabi_dadd+0x32e>
   15678:	e0d6      	b.n	15828 <__aeabi_dadd+0x4dc>
   1567a:	2b1f      	cmp	r3, #31
   1567c:	dd00      	ble.n	15680 <__aeabi_dadd+0x334>
   1567e:	e135      	b.n	158ec <__aeabi_dadd+0x5a0>
   15680:	2620      	movs	r6, #32
   15682:	1af5      	subs	r5, r6, r3
   15684:	0026      	movs	r6, r4
   15686:	40ae      	lsls	r6, r5
   15688:	46b2      	mov	sl, r6
   1568a:	003e      	movs	r6, r7
   1568c:	40de      	lsrs	r6, r3
   1568e:	46ac      	mov	ip, r5
   15690:	0035      	movs	r5, r6
   15692:	4656      	mov	r6, sl
   15694:	432e      	orrs	r6, r5
   15696:	4665      	mov	r5, ip
   15698:	40af      	lsls	r7, r5
   1569a:	1e7d      	subs	r5, r7, #1
   1569c:	41af      	sbcs	r7, r5
   1569e:	40dc      	lsrs	r4, r3
   156a0:	4337      	orrs	r7, r6
   156a2:	1bd7      	subs	r7, r2, r7
   156a4:	42ba      	cmp	r2, r7
   156a6:	4192      	sbcs	r2, r2
   156a8:	1b0c      	subs	r4, r1, r4
   156aa:	4252      	negs	r2, r2
   156ac:	1aa4      	subs	r4, r4, r2
   156ae:	0006      	movs	r6, r0
   156b0:	46d8      	mov	r8, fp
   156b2:	e6a3      	b.n	153fc <__aeabi_dadd+0xb0>
   156b4:	4664      	mov	r4, ip
   156b6:	4667      	mov	r7, ip
   156b8:	432c      	orrs	r4, r5
   156ba:	d000      	beq.n	156be <__aeabi_dadd+0x372>
   156bc:	e6a2      	b.n	15404 <__aeabi_dadd+0xb8>
   156be:	2500      	movs	r5, #0
   156c0:	2600      	movs	r6, #0
   156c2:	2700      	movs	r7, #0
   156c4:	e706      	b.n	154d4 <__aeabi_dadd+0x188>
   156c6:	001e      	movs	r6, r3
   156c8:	e6c4      	b.n	15454 <__aeabi_dadd+0x108>
   156ca:	46c0      	nop			; (mov r8, r8)
   156cc:	000007ff 	.word	0x000007ff
   156d0:	ff7fffff 	.word	0xff7fffff
   156d4:	800fffff 	.word	0x800fffff
   156d8:	2b1f      	cmp	r3, #31
   156da:	dc63      	bgt.n	157a4 <__aeabi_dadd+0x458>
   156dc:	2020      	movs	r0, #32
   156de:	1ac3      	subs	r3, r0, r3
   156e0:	0008      	movs	r0, r1
   156e2:	4098      	lsls	r0, r3
   156e4:	469c      	mov	ip, r3
   156e6:	4683      	mov	fp, r0
   156e8:	4653      	mov	r3, sl
   156ea:	0010      	movs	r0, r2
   156ec:	40d8      	lsrs	r0, r3
   156ee:	0003      	movs	r3, r0
   156f0:	4658      	mov	r0, fp
   156f2:	4318      	orrs	r0, r3
   156f4:	4663      	mov	r3, ip
   156f6:	409a      	lsls	r2, r3
   156f8:	1e53      	subs	r3, r2, #1
   156fa:	419a      	sbcs	r2, r3
   156fc:	4653      	mov	r3, sl
   156fe:	4302      	orrs	r2, r0
   15700:	40d9      	lsrs	r1, r3
   15702:	e703      	b.n	1550c <__aeabi_dadd+0x1c0>
   15704:	0026      	movs	r6, r4
   15706:	433e      	orrs	r6, r7
   15708:	d006      	beq.n	15718 <__aeabi_dadd+0x3cc>
   1570a:	43eb      	mvns	r3, r5
   1570c:	4699      	mov	r9, r3
   1570e:	2b00      	cmp	r3, #0
   15710:	d0c7      	beq.n	156a2 <__aeabi_dadd+0x356>
   15712:	4e94      	ldr	r6, [pc, #592]	; (15964 <__aeabi_dadd+0x618>)
   15714:	42b0      	cmp	r0, r6
   15716:	d1ac      	bne.n	15672 <__aeabi_dadd+0x326>
   15718:	000c      	movs	r4, r1
   1571a:	0017      	movs	r7, r2
   1571c:	0006      	movs	r6, r0
   1571e:	46d8      	mov	r8, fp
   15720:	e698      	b.n	15454 <__aeabi_dadd+0x108>
   15722:	4b90      	ldr	r3, [pc, #576]	; (15964 <__aeabi_dadd+0x618>)
   15724:	459a      	cmp	sl, r3
   15726:	d00b      	beq.n	15740 <__aeabi_dadd+0x3f4>
   15728:	4682      	mov	sl, r0
   1572a:	e6e7      	b.n	154fc <__aeabi_dadd+0x1b0>
   1572c:	2800      	cmp	r0, #0
   1572e:	d000      	beq.n	15732 <__aeabi_dadd+0x3e6>
   15730:	e09e      	b.n	15870 <__aeabi_dadd+0x524>
   15732:	0018      	movs	r0, r3
   15734:	4310      	orrs	r0, r2
   15736:	d100      	bne.n	1573a <__aeabi_dadd+0x3ee>
   15738:	e0e9      	b.n	1590e <__aeabi_dadd+0x5c2>
   1573a:	001c      	movs	r4, r3
   1573c:	0017      	movs	r7, r2
   1573e:	46d8      	mov	r8, fp
   15740:	4e88      	ldr	r6, [pc, #544]	; (15964 <__aeabi_dadd+0x618>)
   15742:	e687      	b.n	15454 <__aeabi_dadd+0x108>
   15744:	2500      	movs	r5, #0
   15746:	e772      	b.n	1562e <__aeabi_dadd+0x2e2>
   15748:	2100      	movs	r1, #0
   1574a:	e782      	b.n	15652 <__aeabi_dadd+0x306>
   1574c:	0023      	movs	r3, r4
   1574e:	433b      	orrs	r3, r7
   15750:	2e00      	cmp	r6, #0
   15752:	d000      	beq.n	15756 <__aeabi_dadd+0x40a>
   15754:	e0ab      	b.n	158ae <__aeabi_dadd+0x562>
   15756:	2b00      	cmp	r3, #0
   15758:	d100      	bne.n	1575c <__aeabi_dadd+0x410>
   1575a:	e0e7      	b.n	1592c <__aeabi_dadd+0x5e0>
   1575c:	000b      	movs	r3, r1
   1575e:	4313      	orrs	r3, r2
   15760:	d100      	bne.n	15764 <__aeabi_dadd+0x418>
   15762:	e677      	b.n	15454 <__aeabi_dadd+0x108>
   15764:	18ba      	adds	r2, r7, r2
   15766:	42ba      	cmp	r2, r7
   15768:	41bf      	sbcs	r7, r7
   1576a:	1864      	adds	r4, r4, r1
   1576c:	427f      	negs	r7, r7
   1576e:	19e4      	adds	r4, r4, r7
   15770:	0223      	lsls	r3, r4, #8
   15772:	d400      	bmi.n	15776 <__aeabi_dadd+0x42a>
   15774:	e0f2      	b.n	1595c <__aeabi_dadd+0x610>
   15776:	4b7c      	ldr	r3, [pc, #496]	; (15968 <__aeabi_dadd+0x61c>)
   15778:	0017      	movs	r7, r2
   1577a:	401c      	ands	r4, r3
   1577c:	0006      	movs	r6, r0
   1577e:	e669      	b.n	15454 <__aeabi_dadd+0x108>
   15780:	0020      	movs	r0, r4
   15782:	4338      	orrs	r0, r7
   15784:	2e00      	cmp	r6, #0
   15786:	d1d1      	bne.n	1572c <__aeabi_dadd+0x3e0>
   15788:	2800      	cmp	r0, #0
   1578a:	d15b      	bne.n	15844 <__aeabi_dadd+0x4f8>
   1578c:	001c      	movs	r4, r3
   1578e:	4314      	orrs	r4, r2
   15790:	d100      	bne.n	15794 <__aeabi_dadd+0x448>
   15792:	e0a8      	b.n	158e6 <__aeabi_dadd+0x59a>
   15794:	001c      	movs	r4, r3
   15796:	0017      	movs	r7, r2
   15798:	46d8      	mov	r8, fp
   1579a:	e65b      	b.n	15454 <__aeabi_dadd+0x108>
   1579c:	0006      	movs	r6, r0
   1579e:	2400      	movs	r4, #0
   157a0:	2700      	movs	r7, #0
   157a2:	e697      	b.n	154d4 <__aeabi_dadd+0x188>
   157a4:	4650      	mov	r0, sl
   157a6:	000b      	movs	r3, r1
   157a8:	3820      	subs	r0, #32
   157aa:	40c3      	lsrs	r3, r0
   157ac:	4699      	mov	r9, r3
   157ae:	4653      	mov	r3, sl
   157b0:	2b20      	cmp	r3, #32
   157b2:	d100      	bne.n	157b6 <__aeabi_dadd+0x46a>
   157b4:	e095      	b.n	158e2 <__aeabi_dadd+0x596>
   157b6:	2340      	movs	r3, #64	; 0x40
   157b8:	4650      	mov	r0, sl
   157ba:	1a1b      	subs	r3, r3, r0
   157bc:	4099      	lsls	r1, r3
   157be:	430a      	orrs	r2, r1
   157c0:	1e51      	subs	r1, r2, #1
   157c2:	418a      	sbcs	r2, r1
   157c4:	464b      	mov	r3, r9
   157c6:	2100      	movs	r1, #0
   157c8:	431a      	orrs	r2, r3
   157ca:	e69f      	b.n	1550c <__aeabi_dadd+0x1c0>
   157cc:	2e00      	cmp	r6, #0
   157ce:	d130      	bne.n	15832 <__aeabi_dadd+0x4e6>
   157d0:	0026      	movs	r6, r4
   157d2:	433e      	orrs	r6, r7
   157d4:	d067      	beq.n	158a6 <__aeabi_dadd+0x55a>
   157d6:	43db      	mvns	r3, r3
   157d8:	469a      	mov	sl, r3
   157da:	2b00      	cmp	r3, #0
   157dc:	d01c      	beq.n	15818 <__aeabi_dadd+0x4cc>
   157de:	4e61      	ldr	r6, [pc, #388]	; (15964 <__aeabi_dadd+0x618>)
   157e0:	42b0      	cmp	r0, r6
   157e2:	d060      	beq.n	158a6 <__aeabi_dadd+0x55a>
   157e4:	4653      	mov	r3, sl
   157e6:	2b38      	cmp	r3, #56	; 0x38
   157e8:	dd00      	ble.n	157ec <__aeabi_dadd+0x4a0>
   157ea:	e096      	b.n	1591a <__aeabi_dadd+0x5ce>
   157ec:	2b1f      	cmp	r3, #31
   157ee:	dd00      	ble.n	157f2 <__aeabi_dadd+0x4a6>
   157f0:	e09f      	b.n	15932 <__aeabi_dadd+0x5e6>
   157f2:	2620      	movs	r6, #32
   157f4:	1af3      	subs	r3, r6, r3
   157f6:	0026      	movs	r6, r4
   157f8:	409e      	lsls	r6, r3
   157fa:	469c      	mov	ip, r3
   157fc:	46b3      	mov	fp, r6
   157fe:	4653      	mov	r3, sl
   15800:	003e      	movs	r6, r7
   15802:	40de      	lsrs	r6, r3
   15804:	0033      	movs	r3, r6
   15806:	465e      	mov	r6, fp
   15808:	431e      	orrs	r6, r3
   1580a:	4663      	mov	r3, ip
   1580c:	409f      	lsls	r7, r3
   1580e:	1e7b      	subs	r3, r7, #1
   15810:	419f      	sbcs	r7, r3
   15812:	4653      	mov	r3, sl
   15814:	40dc      	lsrs	r4, r3
   15816:	4337      	orrs	r7, r6
   15818:	18bf      	adds	r7, r7, r2
   1581a:	4297      	cmp	r7, r2
   1581c:	4192      	sbcs	r2, r2
   1581e:	1864      	adds	r4, r4, r1
   15820:	4252      	negs	r2, r2
   15822:	18a4      	adds	r4, r4, r2
   15824:	0006      	movs	r6, r0
   15826:	e678      	b.n	1551a <__aeabi_dadd+0x1ce>
   15828:	4327      	orrs	r7, r4
   1582a:	1e7c      	subs	r4, r7, #1
   1582c:	41a7      	sbcs	r7, r4
   1582e:	2400      	movs	r4, #0
   15830:	e737      	b.n	156a2 <__aeabi_dadd+0x356>
   15832:	4e4c      	ldr	r6, [pc, #304]	; (15964 <__aeabi_dadd+0x618>)
   15834:	42b0      	cmp	r0, r6
   15836:	d036      	beq.n	158a6 <__aeabi_dadd+0x55a>
   15838:	2680      	movs	r6, #128	; 0x80
   1583a:	425b      	negs	r3, r3
   1583c:	0436      	lsls	r6, r6, #16
   1583e:	469a      	mov	sl, r3
   15840:	4334      	orrs	r4, r6
   15842:	e7cf      	b.n	157e4 <__aeabi_dadd+0x498>
   15844:	0018      	movs	r0, r3
   15846:	4310      	orrs	r0, r2
   15848:	d100      	bne.n	1584c <__aeabi_dadd+0x500>
   1584a:	e603      	b.n	15454 <__aeabi_dadd+0x108>
   1584c:	1ab8      	subs	r0, r7, r2
   1584e:	4684      	mov	ip, r0
   15850:	4567      	cmp	r7, ip
   15852:	41ad      	sbcs	r5, r5
   15854:	1ae0      	subs	r0, r4, r3
   15856:	426d      	negs	r5, r5
   15858:	1b40      	subs	r0, r0, r5
   1585a:	0205      	lsls	r5, r0, #8
   1585c:	d400      	bmi.n	15860 <__aeabi_dadd+0x514>
   1585e:	e62c      	b.n	154ba <__aeabi_dadd+0x16e>
   15860:	1bd7      	subs	r7, r2, r7
   15862:	42ba      	cmp	r2, r7
   15864:	4192      	sbcs	r2, r2
   15866:	1b1c      	subs	r4, r3, r4
   15868:	4252      	negs	r2, r2
   1586a:	1aa4      	subs	r4, r4, r2
   1586c:	46d8      	mov	r8, fp
   1586e:	e5f1      	b.n	15454 <__aeabi_dadd+0x108>
   15870:	0018      	movs	r0, r3
   15872:	4310      	orrs	r0, r2
   15874:	d100      	bne.n	15878 <__aeabi_dadd+0x52c>
   15876:	e763      	b.n	15740 <__aeabi_dadd+0x3f4>
   15878:	08f8      	lsrs	r0, r7, #3
   1587a:	0767      	lsls	r7, r4, #29
   1587c:	4307      	orrs	r7, r0
   1587e:	2080      	movs	r0, #128	; 0x80
   15880:	08e4      	lsrs	r4, r4, #3
   15882:	0300      	lsls	r0, r0, #12
   15884:	4204      	tst	r4, r0
   15886:	d008      	beq.n	1589a <__aeabi_dadd+0x54e>
   15888:	08dd      	lsrs	r5, r3, #3
   1588a:	4205      	tst	r5, r0
   1588c:	d105      	bne.n	1589a <__aeabi_dadd+0x54e>
   1588e:	08d2      	lsrs	r2, r2, #3
   15890:	0759      	lsls	r1, r3, #29
   15892:	4311      	orrs	r1, r2
   15894:	000f      	movs	r7, r1
   15896:	002c      	movs	r4, r5
   15898:	46d8      	mov	r8, fp
   1589a:	0f7b      	lsrs	r3, r7, #29
   1589c:	00e4      	lsls	r4, r4, #3
   1589e:	431c      	orrs	r4, r3
   158a0:	00ff      	lsls	r7, r7, #3
   158a2:	4e30      	ldr	r6, [pc, #192]	; (15964 <__aeabi_dadd+0x618>)
   158a4:	e5d6      	b.n	15454 <__aeabi_dadd+0x108>
   158a6:	000c      	movs	r4, r1
   158a8:	0017      	movs	r7, r2
   158aa:	0006      	movs	r6, r0
   158ac:	e5d2      	b.n	15454 <__aeabi_dadd+0x108>
   158ae:	2b00      	cmp	r3, #0
   158b0:	d038      	beq.n	15924 <__aeabi_dadd+0x5d8>
   158b2:	000b      	movs	r3, r1
   158b4:	4313      	orrs	r3, r2
   158b6:	d100      	bne.n	158ba <__aeabi_dadd+0x56e>
   158b8:	e742      	b.n	15740 <__aeabi_dadd+0x3f4>
   158ba:	08f8      	lsrs	r0, r7, #3
   158bc:	0767      	lsls	r7, r4, #29
   158be:	4307      	orrs	r7, r0
   158c0:	2080      	movs	r0, #128	; 0x80
   158c2:	08e4      	lsrs	r4, r4, #3
   158c4:	0300      	lsls	r0, r0, #12
   158c6:	4204      	tst	r4, r0
   158c8:	d0e7      	beq.n	1589a <__aeabi_dadd+0x54e>
   158ca:	08cb      	lsrs	r3, r1, #3
   158cc:	4203      	tst	r3, r0
   158ce:	d1e4      	bne.n	1589a <__aeabi_dadd+0x54e>
   158d0:	08d2      	lsrs	r2, r2, #3
   158d2:	0749      	lsls	r1, r1, #29
   158d4:	4311      	orrs	r1, r2
   158d6:	000f      	movs	r7, r1
   158d8:	001c      	movs	r4, r3
   158da:	e7de      	b.n	1589a <__aeabi_dadd+0x54e>
   158dc:	2700      	movs	r7, #0
   158de:	2400      	movs	r4, #0
   158e0:	e5d5      	b.n	1548e <__aeabi_dadd+0x142>
   158e2:	2100      	movs	r1, #0
   158e4:	e76b      	b.n	157be <__aeabi_dadd+0x472>
   158e6:	2500      	movs	r5, #0
   158e8:	2700      	movs	r7, #0
   158ea:	e5f3      	b.n	154d4 <__aeabi_dadd+0x188>
   158ec:	464e      	mov	r6, r9
   158ee:	0025      	movs	r5, r4
   158f0:	3e20      	subs	r6, #32
   158f2:	40f5      	lsrs	r5, r6
   158f4:	464b      	mov	r3, r9
   158f6:	002e      	movs	r6, r5
   158f8:	2b20      	cmp	r3, #32
   158fa:	d02d      	beq.n	15958 <__aeabi_dadd+0x60c>
   158fc:	2540      	movs	r5, #64	; 0x40
   158fe:	1aed      	subs	r5, r5, r3
   15900:	40ac      	lsls	r4, r5
   15902:	4327      	orrs	r7, r4
   15904:	1e7c      	subs	r4, r7, #1
   15906:	41a7      	sbcs	r7, r4
   15908:	2400      	movs	r4, #0
   1590a:	4337      	orrs	r7, r6
   1590c:	e6c9      	b.n	156a2 <__aeabi_dadd+0x356>
   1590e:	2480      	movs	r4, #128	; 0x80
   15910:	2500      	movs	r5, #0
   15912:	0324      	lsls	r4, r4, #12
   15914:	4e13      	ldr	r6, [pc, #76]	; (15964 <__aeabi_dadd+0x618>)
   15916:	2700      	movs	r7, #0
   15918:	e5dc      	b.n	154d4 <__aeabi_dadd+0x188>
   1591a:	4327      	orrs	r7, r4
   1591c:	1e7c      	subs	r4, r7, #1
   1591e:	41a7      	sbcs	r7, r4
   15920:	2400      	movs	r4, #0
   15922:	e779      	b.n	15818 <__aeabi_dadd+0x4cc>
   15924:	000c      	movs	r4, r1
   15926:	0017      	movs	r7, r2
   15928:	4e0e      	ldr	r6, [pc, #56]	; (15964 <__aeabi_dadd+0x618>)
   1592a:	e593      	b.n	15454 <__aeabi_dadd+0x108>
   1592c:	000c      	movs	r4, r1
   1592e:	0017      	movs	r7, r2
   15930:	e590      	b.n	15454 <__aeabi_dadd+0x108>
   15932:	4656      	mov	r6, sl
   15934:	0023      	movs	r3, r4
   15936:	3e20      	subs	r6, #32
   15938:	40f3      	lsrs	r3, r6
   1593a:	4699      	mov	r9, r3
   1593c:	4653      	mov	r3, sl
   1593e:	2b20      	cmp	r3, #32
   15940:	d00e      	beq.n	15960 <__aeabi_dadd+0x614>
   15942:	2340      	movs	r3, #64	; 0x40
   15944:	4656      	mov	r6, sl
   15946:	1b9b      	subs	r3, r3, r6
   15948:	409c      	lsls	r4, r3
   1594a:	4327      	orrs	r7, r4
   1594c:	1e7c      	subs	r4, r7, #1
   1594e:	41a7      	sbcs	r7, r4
   15950:	464b      	mov	r3, r9
   15952:	2400      	movs	r4, #0
   15954:	431f      	orrs	r7, r3
   15956:	e75f      	b.n	15818 <__aeabi_dadd+0x4cc>
   15958:	2400      	movs	r4, #0
   1595a:	e7d2      	b.n	15902 <__aeabi_dadd+0x5b6>
   1595c:	0017      	movs	r7, r2
   1595e:	e5b2      	b.n	154c6 <__aeabi_dadd+0x17a>
   15960:	2400      	movs	r4, #0
   15962:	e7f2      	b.n	1594a <__aeabi_dadd+0x5fe>
   15964:	000007ff 	.word	0x000007ff
   15968:	ff7fffff 	.word	0xff7fffff

0001596c <__aeabi_ddiv>:
   1596c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1596e:	4657      	mov	r7, sl
   15970:	4645      	mov	r5, r8
   15972:	46de      	mov	lr, fp
   15974:	464e      	mov	r6, r9
   15976:	b5e0      	push	{r5, r6, r7, lr}
   15978:	004c      	lsls	r4, r1, #1
   1597a:	030e      	lsls	r6, r1, #12
   1597c:	b087      	sub	sp, #28
   1597e:	4683      	mov	fp, r0
   15980:	4692      	mov	sl, r2
   15982:	001d      	movs	r5, r3
   15984:	4680      	mov	r8, r0
   15986:	0b36      	lsrs	r6, r6, #12
   15988:	0d64      	lsrs	r4, r4, #21
   1598a:	0fcf      	lsrs	r7, r1, #31
   1598c:	2c00      	cmp	r4, #0
   1598e:	d04f      	beq.n	15a30 <__aeabi_ddiv+0xc4>
   15990:	4b6f      	ldr	r3, [pc, #444]	; (15b50 <__aeabi_ddiv+0x1e4>)
   15992:	429c      	cmp	r4, r3
   15994:	d035      	beq.n	15a02 <__aeabi_ddiv+0x96>
   15996:	2380      	movs	r3, #128	; 0x80
   15998:	0f42      	lsrs	r2, r0, #29
   1599a:	041b      	lsls	r3, r3, #16
   1599c:	00f6      	lsls	r6, r6, #3
   1599e:	4313      	orrs	r3, r2
   159a0:	4333      	orrs	r3, r6
   159a2:	4699      	mov	r9, r3
   159a4:	00c3      	lsls	r3, r0, #3
   159a6:	4698      	mov	r8, r3
   159a8:	4b6a      	ldr	r3, [pc, #424]	; (15b54 <__aeabi_ddiv+0x1e8>)
   159aa:	2600      	movs	r6, #0
   159ac:	469c      	mov	ip, r3
   159ae:	2300      	movs	r3, #0
   159b0:	4464      	add	r4, ip
   159b2:	9303      	str	r3, [sp, #12]
   159b4:	032b      	lsls	r3, r5, #12
   159b6:	0b1b      	lsrs	r3, r3, #12
   159b8:	469b      	mov	fp, r3
   159ba:	006b      	lsls	r3, r5, #1
   159bc:	0fed      	lsrs	r5, r5, #31
   159be:	4650      	mov	r0, sl
   159c0:	0d5b      	lsrs	r3, r3, #21
   159c2:	9501      	str	r5, [sp, #4]
   159c4:	d05e      	beq.n	15a84 <__aeabi_ddiv+0x118>
   159c6:	4a62      	ldr	r2, [pc, #392]	; (15b50 <__aeabi_ddiv+0x1e4>)
   159c8:	4293      	cmp	r3, r2
   159ca:	d053      	beq.n	15a74 <__aeabi_ddiv+0x108>
   159cc:	465a      	mov	r2, fp
   159ce:	00d1      	lsls	r1, r2, #3
   159d0:	2280      	movs	r2, #128	; 0x80
   159d2:	0f40      	lsrs	r0, r0, #29
   159d4:	0412      	lsls	r2, r2, #16
   159d6:	4302      	orrs	r2, r0
   159d8:	430a      	orrs	r2, r1
   159da:	4693      	mov	fp, r2
   159dc:	4652      	mov	r2, sl
   159de:	00d1      	lsls	r1, r2, #3
   159e0:	4a5c      	ldr	r2, [pc, #368]	; (15b54 <__aeabi_ddiv+0x1e8>)
   159e2:	4694      	mov	ip, r2
   159e4:	2200      	movs	r2, #0
   159e6:	4463      	add	r3, ip
   159e8:	0038      	movs	r0, r7
   159ea:	4068      	eors	r0, r5
   159ec:	4684      	mov	ip, r0
   159ee:	9002      	str	r0, [sp, #8]
   159f0:	1ae4      	subs	r4, r4, r3
   159f2:	4316      	orrs	r6, r2
   159f4:	2e0f      	cmp	r6, #15
   159f6:	d900      	bls.n	159fa <__aeabi_ddiv+0x8e>
   159f8:	e0b4      	b.n	15b64 <__aeabi_ddiv+0x1f8>
   159fa:	4b57      	ldr	r3, [pc, #348]	; (15b58 <__aeabi_ddiv+0x1ec>)
   159fc:	00b6      	lsls	r6, r6, #2
   159fe:	599b      	ldr	r3, [r3, r6]
   15a00:	469f      	mov	pc, r3
   15a02:	0003      	movs	r3, r0
   15a04:	4333      	orrs	r3, r6
   15a06:	4699      	mov	r9, r3
   15a08:	d16c      	bne.n	15ae4 <__aeabi_ddiv+0x178>
   15a0a:	2300      	movs	r3, #0
   15a0c:	4698      	mov	r8, r3
   15a0e:	3302      	adds	r3, #2
   15a10:	2608      	movs	r6, #8
   15a12:	9303      	str	r3, [sp, #12]
   15a14:	e7ce      	b.n	159b4 <__aeabi_ddiv+0x48>
   15a16:	46cb      	mov	fp, r9
   15a18:	4641      	mov	r1, r8
   15a1a:	9a03      	ldr	r2, [sp, #12]
   15a1c:	9701      	str	r7, [sp, #4]
   15a1e:	2a02      	cmp	r2, #2
   15a20:	d165      	bne.n	15aee <__aeabi_ddiv+0x182>
   15a22:	9b01      	ldr	r3, [sp, #4]
   15a24:	4c4a      	ldr	r4, [pc, #296]	; (15b50 <__aeabi_ddiv+0x1e4>)
   15a26:	469c      	mov	ip, r3
   15a28:	2300      	movs	r3, #0
   15a2a:	2200      	movs	r2, #0
   15a2c:	4698      	mov	r8, r3
   15a2e:	e06b      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15a30:	0003      	movs	r3, r0
   15a32:	4333      	orrs	r3, r6
   15a34:	4699      	mov	r9, r3
   15a36:	d04e      	beq.n	15ad6 <__aeabi_ddiv+0x16a>
   15a38:	2e00      	cmp	r6, #0
   15a3a:	d100      	bne.n	15a3e <__aeabi_ddiv+0xd2>
   15a3c:	e1bc      	b.n	15db8 <__aeabi_ddiv+0x44c>
   15a3e:	0030      	movs	r0, r6
   15a40:	f001 fae8 	bl	17014 <__clzsi2>
   15a44:	0003      	movs	r3, r0
   15a46:	3b0b      	subs	r3, #11
   15a48:	2b1c      	cmp	r3, #28
   15a4a:	dd00      	ble.n	15a4e <__aeabi_ddiv+0xe2>
   15a4c:	e1ac      	b.n	15da8 <__aeabi_ddiv+0x43c>
   15a4e:	221d      	movs	r2, #29
   15a50:	1ad3      	subs	r3, r2, r3
   15a52:	465a      	mov	r2, fp
   15a54:	0001      	movs	r1, r0
   15a56:	40da      	lsrs	r2, r3
   15a58:	3908      	subs	r1, #8
   15a5a:	408e      	lsls	r6, r1
   15a5c:	0013      	movs	r3, r2
   15a5e:	4333      	orrs	r3, r6
   15a60:	4699      	mov	r9, r3
   15a62:	465b      	mov	r3, fp
   15a64:	408b      	lsls	r3, r1
   15a66:	4698      	mov	r8, r3
   15a68:	2300      	movs	r3, #0
   15a6a:	4c3c      	ldr	r4, [pc, #240]	; (15b5c <__aeabi_ddiv+0x1f0>)
   15a6c:	2600      	movs	r6, #0
   15a6e:	1a24      	subs	r4, r4, r0
   15a70:	9303      	str	r3, [sp, #12]
   15a72:	e79f      	b.n	159b4 <__aeabi_ddiv+0x48>
   15a74:	4651      	mov	r1, sl
   15a76:	465a      	mov	r2, fp
   15a78:	4311      	orrs	r1, r2
   15a7a:	d129      	bne.n	15ad0 <__aeabi_ddiv+0x164>
   15a7c:	2200      	movs	r2, #0
   15a7e:	4693      	mov	fp, r2
   15a80:	3202      	adds	r2, #2
   15a82:	e7b1      	b.n	159e8 <__aeabi_ddiv+0x7c>
   15a84:	4659      	mov	r1, fp
   15a86:	4301      	orrs	r1, r0
   15a88:	d01e      	beq.n	15ac8 <__aeabi_ddiv+0x15c>
   15a8a:	465b      	mov	r3, fp
   15a8c:	2b00      	cmp	r3, #0
   15a8e:	d100      	bne.n	15a92 <__aeabi_ddiv+0x126>
   15a90:	e19e      	b.n	15dd0 <__aeabi_ddiv+0x464>
   15a92:	4658      	mov	r0, fp
   15a94:	f001 fabe 	bl	17014 <__clzsi2>
   15a98:	0003      	movs	r3, r0
   15a9a:	3b0b      	subs	r3, #11
   15a9c:	2b1c      	cmp	r3, #28
   15a9e:	dd00      	ble.n	15aa2 <__aeabi_ddiv+0x136>
   15aa0:	e18f      	b.n	15dc2 <__aeabi_ddiv+0x456>
   15aa2:	0002      	movs	r2, r0
   15aa4:	4659      	mov	r1, fp
   15aa6:	3a08      	subs	r2, #8
   15aa8:	4091      	lsls	r1, r2
   15aaa:	468b      	mov	fp, r1
   15aac:	211d      	movs	r1, #29
   15aae:	1acb      	subs	r3, r1, r3
   15ab0:	4651      	mov	r1, sl
   15ab2:	40d9      	lsrs	r1, r3
   15ab4:	000b      	movs	r3, r1
   15ab6:	4659      	mov	r1, fp
   15ab8:	430b      	orrs	r3, r1
   15aba:	4651      	mov	r1, sl
   15abc:	469b      	mov	fp, r3
   15abe:	4091      	lsls	r1, r2
   15ac0:	4b26      	ldr	r3, [pc, #152]	; (15b5c <__aeabi_ddiv+0x1f0>)
   15ac2:	2200      	movs	r2, #0
   15ac4:	1a1b      	subs	r3, r3, r0
   15ac6:	e78f      	b.n	159e8 <__aeabi_ddiv+0x7c>
   15ac8:	2300      	movs	r3, #0
   15aca:	2201      	movs	r2, #1
   15acc:	469b      	mov	fp, r3
   15ace:	e78b      	b.n	159e8 <__aeabi_ddiv+0x7c>
   15ad0:	4651      	mov	r1, sl
   15ad2:	2203      	movs	r2, #3
   15ad4:	e788      	b.n	159e8 <__aeabi_ddiv+0x7c>
   15ad6:	2300      	movs	r3, #0
   15ad8:	4698      	mov	r8, r3
   15ada:	3301      	adds	r3, #1
   15adc:	2604      	movs	r6, #4
   15ade:	2400      	movs	r4, #0
   15ae0:	9303      	str	r3, [sp, #12]
   15ae2:	e767      	b.n	159b4 <__aeabi_ddiv+0x48>
   15ae4:	2303      	movs	r3, #3
   15ae6:	46b1      	mov	r9, r6
   15ae8:	9303      	str	r3, [sp, #12]
   15aea:	260c      	movs	r6, #12
   15aec:	e762      	b.n	159b4 <__aeabi_ddiv+0x48>
   15aee:	2a03      	cmp	r2, #3
   15af0:	d100      	bne.n	15af4 <__aeabi_ddiv+0x188>
   15af2:	e25c      	b.n	15fae <__aeabi_ddiv+0x642>
   15af4:	9b01      	ldr	r3, [sp, #4]
   15af6:	2a01      	cmp	r2, #1
   15af8:	d000      	beq.n	15afc <__aeabi_ddiv+0x190>
   15afa:	e1e4      	b.n	15ec6 <__aeabi_ddiv+0x55a>
   15afc:	4013      	ands	r3, r2
   15afe:	469c      	mov	ip, r3
   15b00:	2300      	movs	r3, #0
   15b02:	2400      	movs	r4, #0
   15b04:	2200      	movs	r2, #0
   15b06:	4698      	mov	r8, r3
   15b08:	2100      	movs	r1, #0
   15b0a:	0312      	lsls	r2, r2, #12
   15b0c:	0b13      	lsrs	r3, r2, #12
   15b0e:	0d0a      	lsrs	r2, r1, #20
   15b10:	0512      	lsls	r2, r2, #20
   15b12:	431a      	orrs	r2, r3
   15b14:	0523      	lsls	r3, r4, #20
   15b16:	4c12      	ldr	r4, [pc, #72]	; (15b60 <__aeabi_ddiv+0x1f4>)
   15b18:	4640      	mov	r0, r8
   15b1a:	4022      	ands	r2, r4
   15b1c:	4313      	orrs	r3, r2
   15b1e:	4662      	mov	r2, ip
   15b20:	005b      	lsls	r3, r3, #1
   15b22:	07d2      	lsls	r2, r2, #31
   15b24:	085b      	lsrs	r3, r3, #1
   15b26:	4313      	orrs	r3, r2
   15b28:	0019      	movs	r1, r3
   15b2a:	b007      	add	sp, #28
   15b2c:	bc3c      	pop	{r2, r3, r4, r5}
   15b2e:	4690      	mov	r8, r2
   15b30:	4699      	mov	r9, r3
   15b32:	46a2      	mov	sl, r4
   15b34:	46ab      	mov	fp, r5
   15b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15b38:	2300      	movs	r3, #0
   15b3a:	2280      	movs	r2, #128	; 0x80
   15b3c:	469c      	mov	ip, r3
   15b3e:	0312      	lsls	r2, r2, #12
   15b40:	4698      	mov	r8, r3
   15b42:	4c03      	ldr	r4, [pc, #12]	; (15b50 <__aeabi_ddiv+0x1e4>)
   15b44:	e7e0      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15b46:	2300      	movs	r3, #0
   15b48:	4c01      	ldr	r4, [pc, #4]	; (15b50 <__aeabi_ddiv+0x1e4>)
   15b4a:	2200      	movs	r2, #0
   15b4c:	4698      	mov	r8, r3
   15b4e:	e7db      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15b50:	000007ff 	.word	0x000007ff
   15b54:	fffffc01 	.word	0xfffffc01
   15b58:	00017960 	.word	0x00017960
   15b5c:	fffffc0d 	.word	0xfffffc0d
   15b60:	800fffff 	.word	0x800fffff
   15b64:	45d9      	cmp	r9, fp
   15b66:	d900      	bls.n	15b6a <__aeabi_ddiv+0x1fe>
   15b68:	e139      	b.n	15dde <__aeabi_ddiv+0x472>
   15b6a:	d100      	bne.n	15b6e <__aeabi_ddiv+0x202>
   15b6c:	e134      	b.n	15dd8 <__aeabi_ddiv+0x46c>
   15b6e:	2300      	movs	r3, #0
   15b70:	4646      	mov	r6, r8
   15b72:	464d      	mov	r5, r9
   15b74:	469a      	mov	sl, r3
   15b76:	3c01      	subs	r4, #1
   15b78:	465b      	mov	r3, fp
   15b7a:	0e0a      	lsrs	r2, r1, #24
   15b7c:	021b      	lsls	r3, r3, #8
   15b7e:	431a      	orrs	r2, r3
   15b80:	020b      	lsls	r3, r1, #8
   15b82:	0c17      	lsrs	r7, r2, #16
   15b84:	9303      	str	r3, [sp, #12]
   15b86:	0413      	lsls	r3, r2, #16
   15b88:	0c1b      	lsrs	r3, r3, #16
   15b8a:	0039      	movs	r1, r7
   15b8c:	0028      	movs	r0, r5
   15b8e:	4690      	mov	r8, r2
   15b90:	9301      	str	r3, [sp, #4]
   15b92:	f7fe fa99 	bl	140c8 <__udivsi3>
   15b96:	0002      	movs	r2, r0
   15b98:	9b01      	ldr	r3, [sp, #4]
   15b9a:	4683      	mov	fp, r0
   15b9c:	435a      	muls	r2, r3
   15b9e:	0028      	movs	r0, r5
   15ba0:	0039      	movs	r1, r7
   15ba2:	4691      	mov	r9, r2
   15ba4:	f7fe fb16 	bl	141d4 <__aeabi_uidivmod>
   15ba8:	0c35      	lsrs	r5, r6, #16
   15baa:	0409      	lsls	r1, r1, #16
   15bac:	430d      	orrs	r5, r1
   15bae:	45a9      	cmp	r9, r5
   15bb0:	d90d      	bls.n	15bce <__aeabi_ddiv+0x262>
   15bb2:	465b      	mov	r3, fp
   15bb4:	4445      	add	r5, r8
   15bb6:	3b01      	subs	r3, #1
   15bb8:	45a8      	cmp	r8, r5
   15bba:	d900      	bls.n	15bbe <__aeabi_ddiv+0x252>
   15bbc:	e13a      	b.n	15e34 <__aeabi_ddiv+0x4c8>
   15bbe:	45a9      	cmp	r9, r5
   15bc0:	d800      	bhi.n	15bc4 <__aeabi_ddiv+0x258>
   15bc2:	e137      	b.n	15e34 <__aeabi_ddiv+0x4c8>
   15bc4:	2302      	movs	r3, #2
   15bc6:	425b      	negs	r3, r3
   15bc8:	469c      	mov	ip, r3
   15bca:	4445      	add	r5, r8
   15bcc:	44e3      	add	fp, ip
   15bce:	464b      	mov	r3, r9
   15bd0:	1aeb      	subs	r3, r5, r3
   15bd2:	0039      	movs	r1, r7
   15bd4:	0018      	movs	r0, r3
   15bd6:	9304      	str	r3, [sp, #16]
   15bd8:	f7fe fa76 	bl	140c8 <__udivsi3>
   15bdc:	9b01      	ldr	r3, [sp, #4]
   15bde:	0005      	movs	r5, r0
   15be0:	4343      	muls	r3, r0
   15be2:	0039      	movs	r1, r7
   15be4:	9804      	ldr	r0, [sp, #16]
   15be6:	4699      	mov	r9, r3
   15be8:	f7fe faf4 	bl	141d4 <__aeabi_uidivmod>
   15bec:	0433      	lsls	r3, r6, #16
   15bee:	0409      	lsls	r1, r1, #16
   15bf0:	0c1b      	lsrs	r3, r3, #16
   15bf2:	430b      	orrs	r3, r1
   15bf4:	4599      	cmp	r9, r3
   15bf6:	d909      	bls.n	15c0c <__aeabi_ddiv+0x2a0>
   15bf8:	4443      	add	r3, r8
   15bfa:	1e6a      	subs	r2, r5, #1
   15bfc:	4598      	cmp	r8, r3
   15bfe:	d900      	bls.n	15c02 <__aeabi_ddiv+0x296>
   15c00:	e11a      	b.n	15e38 <__aeabi_ddiv+0x4cc>
   15c02:	4599      	cmp	r9, r3
   15c04:	d800      	bhi.n	15c08 <__aeabi_ddiv+0x29c>
   15c06:	e117      	b.n	15e38 <__aeabi_ddiv+0x4cc>
   15c08:	3d02      	subs	r5, #2
   15c0a:	4443      	add	r3, r8
   15c0c:	464a      	mov	r2, r9
   15c0e:	1a9b      	subs	r3, r3, r2
   15c10:	465a      	mov	r2, fp
   15c12:	0412      	lsls	r2, r2, #16
   15c14:	432a      	orrs	r2, r5
   15c16:	9903      	ldr	r1, [sp, #12]
   15c18:	4693      	mov	fp, r2
   15c1a:	0c10      	lsrs	r0, r2, #16
   15c1c:	0c0a      	lsrs	r2, r1, #16
   15c1e:	4691      	mov	r9, r2
   15c20:	0409      	lsls	r1, r1, #16
   15c22:	465a      	mov	r2, fp
   15c24:	0c09      	lsrs	r1, r1, #16
   15c26:	464e      	mov	r6, r9
   15c28:	000d      	movs	r5, r1
   15c2a:	0412      	lsls	r2, r2, #16
   15c2c:	0c12      	lsrs	r2, r2, #16
   15c2e:	4345      	muls	r5, r0
   15c30:	9105      	str	r1, [sp, #20]
   15c32:	4351      	muls	r1, r2
   15c34:	4372      	muls	r2, r6
   15c36:	4370      	muls	r0, r6
   15c38:	1952      	adds	r2, r2, r5
   15c3a:	0c0e      	lsrs	r6, r1, #16
   15c3c:	18b2      	adds	r2, r6, r2
   15c3e:	4295      	cmp	r5, r2
   15c40:	d903      	bls.n	15c4a <__aeabi_ddiv+0x2de>
   15c42:	2580      	movs	r5, #128	; 0x80
   15c44:	026d      	lsls	r5, r5, #9
   15c46:	46ac      	mov	ip, r5
   15c48:	4460      	add	r0, ip
   15c4a:	0c15      	lsrs	r5, r2, #16
   15c4c:	0409      	lsls	r1, r1, #16
   15c4e:	0412      	lsls	r2, r2, #16
   15c50:	0c09      	lsrs	r1, r1, #16
   15c52:	1828      	adds	r0, r5, r0
   15c54:	1852      	adds	r2, r2, r1
   15c56:	4283      	cmp	r3, r0
   15c58:	d200      	bcs.n	15c5c <__aeabi_ddiv+0x2f0>
   15c5a:	e0ce      	b.n	15dfa <__aeabi_ddiv+0x48e>
   15c5c:	d100      	bne.n	15c60 <__aeabi_ddiv+0x2f4>
   15c5e:	e0c8      	b.n	15df2 <__aeabi_ddiv+0x486>
   15c60:	1a1d      	subs	r5, r3, r0
   15c62:	4653      	mov	r3, sl
   15c64:	1a9e      	subs	r6, r3, r2
   15c66:	45b2      	cmp	sl, r6
   15c68:	4192      	sbcs	r2, r2
   15c6a:	4252      	negs	r2, r2
   15c6c:	1aab      	subs	r3, r5, r2
   15c6e:	469a      	mov	sl, r3
   15c70:	4598      	cmp	r8, r3
   15c72:	d100      	bne.n	15c76 <__aeabi_ddiv+0x30a>
   15c74:	e117      	b.n	15ea6 <__aeabi_ddiv+0x53a>
   15c76:	0039      	movs	r1, r7
   15c78:	0018      	movs	r0, r3
   15c7a:	f7fe fa25 	bl	140c8 <__udivsi3>
   15c7e:	9b01      	ldr	r3, [sp, #4]
   15c80:	0005      	movs	r5, r0
   15c82:	4343      	muls	r3, r0
   15c84:	0039      	movs	r1, r7
   15c86:	4650      	mov	r0, sl
   15c88:	9304      	str	r3, [sp, #16]
   15c8a:	f7fe faa3 	bl	141d4 <__aeabi_uidivmod>
   15c8e:	9804      	ldr	r0, [sp, #16]
   15c90:	040b      	lsls	r3, r1, #16
   15c92:	0c31      	lsrs	r1, r6, #16
   15c94:	4319      	orrs	r1, r3
   15c96:	4288      	cmp	r0, r1
   15c98:	d909      	bls.n	15cae <__aeabi_ddiv+0x342>
   15c9a:	4441      	add	r1, r8
   15c9c:	1e6b      	subs	r3, r5, #1
   15c9e:	4588      	cmp	r8, r1
   15ca0:	d900      	bls.n	15ca4 <__aeabi_ddiv+0x338>
   15ca2:	e107      	b.n	15eb4 <__aeabi_ddiv+0x548>
   15ca4:	4288      	cmp	r0, r1
   15ca6:	d800      	bhi.n	15caa <__aeabi_ddiv+0x33e>
   15ca8:	e104      	b.n	15eb4 <__aeabi_ddiv+0x548>
   15caa:	3d02      	subs	r5, #2
   15cac:	4441      	add	r1, r8
   15cae:	9b04      	ldr	r3, [sp, #16]
   15cb0:	1acb      	subs	r3, r1, r3
   15cb2:	0018      	movs	r0, r3
   15cb4:	0039      	movs	r1, r7
   15cb6:	9304      	str	r3, [sp, #16]
   15cb8:	f7fe fa06 	bl	140c8 <__udivsi3>
   15cbc:	9b01      	ldr	r3, [sp, #4]
   15cbe:	4682      	mov	sl, r0
   15cc0:	4343      	muls	r3, r0
   15cc2:	0039      	movs	r1, r7
   15cc4:	9804      	ldr	r0, [sp, #16]
   15cc6:	9301      	str	r3, [sp, #4]
   15cc8:	f7fe fa84 	bl	141d4 <__aeabi_uidivmod>
   15ccc:	9801      	ldr	r0, [sp, #4]
   15cce:	040b      	lsls	r3, r1, #16
   15cd0:	0431      	lsls	r1, r6, #16
   15cd2:	0c09      	lsrs	r1, r1, #16
   15cd4:	4319      	orrs	r1, r3
   15cd6:	4288      	cmp	r0, r1
   15cd8:	d90d      	bls.n	15cf6 <__aeabi_ddiv+0x38a>
   15cda:	4653      	mov	r3, sl
   15cdc:	4441      	add	r1, r8
   15cde:	3b01      	subs	r3, #1
   15ce0:	4588      	cmp	r8, r1
   15ce2:	d900      	bls.n	15ce6 <__aeabi_ddiv+0x37a>
   15ce4:	e0e8      	b.n	15eb8 <__aeabi_ddiv+0x54c>
   15ce6:	4288      	cmp	r0, r1
   15ce8:	d800      	bhi.n	15cec <__aeabi_ddiv+0x380>
   15cea:	e0e5      	b.n	15eb8 <__aeabi_ddiv+0x54c>
   15cec:	2302      	movs	r3, #2
   15cee:	425b      	negs	r3, r3
   15cf0:	469c      	mov	ip, r3
   15cf2:	4441      	add	r1, r8
   15cf4:	44e2      	add	sl, ip
   15cf6:	9b01      	ldr	r3, [sp, #4]
   15cf8:	042d      	lsls	r5, r5, #16
   15cfa:	1ace      	subs	r6, r1, r3
   15cfc:	4651      	mov	r1, sl
   15cfe:	4329      	orrs	r1, r5
   15d00:	9d05      	ldr	r5, [sp, #20]
   15d02:	464f      	mov	r7, r9
   15d04:	002a      	movs	r2, r5
   15d06:	040b      	lsls	r3, r1, #16
   15d08:	0c08      	lsrs	r0, r1, #16
   15d0a:	0c1b      	lsrs	r3, r3, #16
   15d0c:	435a      	muls	r2, r3
   15d0e:	4345      	muls	r5, r0
   15d10:	437b      	muls	r3, r7
   15d12:	4378      	muls	r0, r7
   15d14:	195b      	adds	r3, r3, r5
   15d16:	0c17      	lsrs	r7, r2, #16
   15d18:	18fb      	adds	r3, r7, r3
   15d1a:	429d      	cmp	r5, r3
   15d1c:	d903      	bls.n	15d26 <__aeabi_ddiv+0x3ba>
   15d1e:	2580      	movs	r5, #128	; 0x80
   15d20:	026d      	lsls	r5, r5, #9
   15d22:	46ac      	mov	ip, r5
   15d24:	4460      	add	r0, ip
   15d26:	0c1d      	lsrs	r5, r3, #16
   15d28:	0412      	lsls	r2, r2, #16
   15d2a:	041b      	lsls	r3, r3, #16
   15d2c:	0c12      	lsrs	r2, r2, #16
   15d2e:	1828      	adds	r0, r5, r0
   15d30:	189b      	adds	r3, r3, r2
   15d32:	4286      	cmp	r6, r0
   15d34:	d200      	bcs.n	15d38 <__aeabi_ddiv+0x3cc>
   15d36:	e093      	b.n	15e60 <__aeabi_ddiv+0x4f4>
   15d38:	d100      	bne.n	15d3c <__aeabi_ddiv+0x3d0>
   15d3a:	e08e      	b.n	15e5a <__aeabi_ddiv+0x4ee>
   15d3c:	2301      	movs	r3, #1
   15d3e:	4319      	orrs	r1, r3
   15d40:	4ba0      	ldr	r3, [pc, #640]	; (15fc4 <__aeabi_ddiv+0x658>)
   15d42:	18e3      	adds	r3, r4, r3
   15d44:	2b00      	cmp	r3, #0
   15d46:	dc00      	bgt.n	15d4a <__aeabi_ddiv+0x3de>
   15d48:	e099      	b.n	15e7e <__aeabi_ddiv+0x512>
   15d4a:	074a      	lsls	r2, r1, #29
   15d4c:	d000      	beq.n	15d50 <__aeabi_ddiv+0x3e4>
   15d4e:	e09e      	b.n	15e8e <__aeabi_ddiv+0x522>
   15d50:	465a      	mov	r2, fp
   15d52:	01d2      	lsls	r2, r2, #7
   15d54:	d506      	bpl.n	15d64 <__aeabi_ddiv+0x3f8>
   15d56:	465a      	mov	r2, fp
   15d58:	4b9b      	ldr	r3, [pc, #620]	; (15fc8 <__aeabi_ddiv+0x65c>)
   15d5a:	401a      	ands	r2, r3
   15d5c:	2380      	movs	r3, #128	; 0x80
   15d5e:	4693      	mov	fp, r2
   15d60:	00db      	lsls	r3, r3, #3
   15d62:	18e3      	adds	r3, r4, r3
   15d64:	4a99      	ldr	r2, [pc, #612]	; (15fcc <__aeabi_ddiv+0x660>)
   15d66:	4293      	cmp	r3, r2
   15d68:	dd68      	ble.n	15e3c <__aeabi_ddiv+0x4d0>
   15d6a:	2301      	movs	r3, #1
   15d6c:	9a02      	ldr	r2, [sp, #8]
   15d6e:	4c98      	ldr	r4, [pc, #608]	; (15fd0 <__aeabi_ddiv+0x664>)
   15d70:	401a      	ands	r2, r3
   15d72:	2300      	movs	r3, #0
   15d74:	4694      	mov	ip, r2
   15d76:	4698      	mov	r8, r3
   15d78:	2200      	movs	r2, #0
   15d7a:	e6c5      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15d7c:	2280      	movs	r2, #128	; 0x80
   15d7e:	464b      	mov	r3, r9
   15d80:	0312      	lsls	r2, r2, #12
   15d82:	4213      	tst	r3, r2
   15d84:	d00a      	beq.n	15d9c <__aeabi_ddiv+0x430>
   15d86:	465b      	mov	r3, fp
   15d88:	4213      	tst	r3, r2
   15d8a:	d106      	bne.n	15d9a <__aeabi_ddiv+0x42e>
   15d8c:	431a      	orrs	r2, r3
   15d8e:	0312      	lsls	r2, r2, #12
   15d90:	0b12      	lsrs	r2, r2, #12
   15d92:	46ac      	mov	ip, r5
   15d94:	4688      	mov	r8, r1
   15d96:	4c8e      	ldr	r4, [pc, #568]	; (15fd0 <__aeabi_ddiv+0x664>)
   15d98:	e6b6      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15d9a:	464b      	mov	r3, r9
   15d9c:	431a      	orrs	r2, r3
   15d9e:	0312      	lsls	r2, r2, #12
   15da0:	0b12      	lsrs	r2, r2, #12
   15da2:	46bc      	mov	ip, r7
   15da4:	4c8a      	ldr	r4, [pc, #552]	; (15fd0 <__aeabi_ddiv+0x664>)
   15da6:	e6af      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15da8:	0003      	movs	r3, r0
   15daa:	465a      	mov	r2, fp
   15dac:	3b28      	subs	r3, #40	; 0x28
   15dae:	409a      	lsls	r2, r3
   15db0:	2300      	movs	r3, #0
   15db2:	4691      	mov	r9, r2
   15db4:	4698      	mov	r8, r3
   15db6:	e657      	b.n	15a68 <__aeabi_ddiv+0xfc>
   15db8:	4658      	mov	r0, fp
   15dba:	f001 f92b 	bl	17014 <__clzsi2>
   15dbe:	3020      	adds	r0, #32
   15dc0:	e640      	b.n	15a44 <__aeabi_ddiv+0xd8>
   15dc2:	0003      	movs	r3, r0
   15dc4:	4652      	mov	r2, sl
   15dc6:	3b28      	subs	r3, #40	; 0x28
   15dc8:	409a      	lsls	r2, r3
   15dca:	2100      	movs	r1, #0
   15dcc:	4693      	mov	fp, r2
   15dce:	e677      	b.n	15ac0 <__aeabi_ddiv+0x154>
   15dd0:	f001 f920 	bl	17014 <__clzsi2>
   15dd4:	3020      	adds	r0, #32
   15dd6:	e65f      	b.n	15a98 <__aeabi_ddiv+0x12c>
   15dd8:	4588      	cmp	r8, r1
   15dda:	d200      	bcs.n	15dde <__aeabi_ddiv+0x472>
   15ddc:	e6c7      	b.n	15b6e <__aeabi_ddiv+0x202>
   15dde:	464b      	mov	r3, r9
   15de0:	07de      	lsls	r6, r3, #31
   15de2:	085d      	lsrs	r5, r3, #1
   15de4:	4643      	mov	r3, r8
   15de6:	085b      	lsrs	r3, r3, #1
   15de8:	431e      	orrs	r6, r3
   15dea:	4643      	mov	r3, r8
   15dec:	07db      	lsls	r3, r3, #31
   15dee:	469a      	mov	sl, r3
   15df0:	e6c2      	b.n	15b78 <__aeabi_ddiv+0x20c>
   15df2:	2500      	movs	r5, #0
   15df4:	4592      	cmp	sl, r2
   15df6:	d300      	bcc.n	15dfa <__aeabi_ddiv+0x48e>
   15df8:	e733      	b.n	15c62 <__aeabi_ddiv+0x2f6>
   15dfa:	9e03      	ldr	r6, [sp, #12]
   15dfc:	4659      	mov	r1, fp
   15dfe:	46b4      	mov	ip, r6
   15e00:	44e2      	add	sl, ip
   15e02:	45b2      	cmp	sl, r6
   15e04:	41ad      	sbcs	r5, r5
   15e06:	426d      	negs	r5, r5
   15e08:	4445      	add	r5, r8
   15e0a:	18eb      	adds	r3, r5, r3
   15e0c:	3901      	subs	r1, #1
   15e0e:	4598      	cmp	r8, r3
   15e10:	d207      	bcs.n	15e22 <__aeabi_ddiv+0x4b6>
   15e12:	4298      	cmp	r0, r3
   15e14:	d900      	bls.n	15e18 <__aeabi_ddiv+0x4ac>
   15e16:	e07f      	b.n	15f18 <__aeabi_ddiv+0x5ac>
   15e18:	d100      	bne.n	15e1c <__aeabi_ddiv+0x4b0>
   15e1a:	e0bc      	b.n	15f96 <__aeabi_ddiv+0x62a>
   15e1c:	1a1d      	subs	r5, r3, r0
   15e1e:	468b      	mov	fp, r1
   15e20:	e71f      	b.n	15c62 <__aeabi_ddiv+0x2f6>
   15e22:	4598      	cmp	r8, r3
   15e24:	d1fa      	bne.n	15e1c <__aeabi_ddiv+0x4b0>
   15e26:	9d03      	ldr	r5, [sp, #12]
   15e28:	4555      	cmp	r5, sl
   15e2a:	d9f2      	bls.n	15e12 <__aeabi_ddiv+0x4a6>
   15e2c:	4643      	mov	r3, r8
   15e2e:	468b      	mov	fp, r1
   15e30:	1a1d      	subs	r5, r3, r0
   15e32:	e716      	b.n	15c62 <__aeabi_ddiv+0x2f6>
   15e34:	469b      	mov	fp, r3
   15e36:	e6ca      	b.n	15bce <__aeabi_ddiv+0x262>
   15e38:	0015      	movs	r5, r2
   15e3a:	e6e7      	b.n	15c0c <__aeabi_ddiv+0x2a0>
   15e3c:	465a      	mov	r2, fp
   15e3e:	08c9      	lsrs	r1, r1, #3
   15e40:	0752      	lsls	r2, r2, #29
   15e42:	430a      	orrs	r2, r1
   15e44:	055b      	lsls	r3, r3, #21
   15e46:	4690      	mov	r8, r2
   15e48:	0d5c      	lsrs	r4, r3, #21
   15e4a:	465a      	mov	r2, fp
   15e4c:	2301      	movs	r3, #1
   15e4e:	9902      	ldr	r1, [sp, #8]
   15e50:	0252      	lsls	r2, r2, #9
   15e52:	4019      	ands	r1, r3
   15e54:	0b12      	lsrs	r2, r2, #12
   15e56:	468c      	mov	ip, r1
   15e58:	e656      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15e5a:	2b00      	cmp	r3, #0
   15e5c:	d100      	bne.n	15e60 <__aeabi_ddiv+0x4f4>
   15e5e:	e76f      	b.n	15d40 <__aeabi_ddiv+0x3d4>
   15e60:	4446      	add	r6, r8
   15e62:	1e4a      	subs	r2, r1, #1
   15e64:	45b0      	cmp	r8, r6
   15e66:	d929      	bls.n	15ebc <__aeabi_ddiv+0x550>
   15e68:	0011      	movs	r1, r2
   15e6a:	4286      	cmp	r6, r0
   15e6c:	d000      	beq.n	15e70 <__aeabi_ddiv+0x504>
   15e6e:	e765      	b.n	15d3c <__aeabi_ddiv+0x3d0>
   15e70:	9a03      	ldr	r2, [sp, #12]
   15e72:	4293      	cmp	r3, r2
   15e74:	d000      	beq.n	15e78 <__aeabi_ddiv+0x50c>
   15e76:	e761      	b.n	15d3c <__aeabi_ddiv+0x3d0>
   15e78:	e762      	b.n	15d40 <__aeabi_ddiv+0x3d4>
   15e7a:	2101      	movs	r1, #1
   15e7c:	4249      	negs	r1, r1
   15e7e:	2001      	movs	r0, #1
   15e80:	1ac2      	subs	r2, r0, r3
   15e82:	2a38      	cmp	r2, #56	; 0x38
   15e84:	dd21      	ble.n	15eca <__aeabi_ddiv+0x55e>
   15e86:	9b02      	ldr	r3, [sp, #8]
   15e88:	4003      	ands	r3, r0
   15e8a:	469c      	mov	ip, r3
   15e8c:	e638      	b.n	15b00 <__aeabi_ddiv+0x194>
   15e8e:	220f      	movs	r2, #15
   15e90:	400a      	ands	r2, r1
   15e92:	2a04      	cmp	r2, #4
   15e94:	d100      	bne.n	15e98 <__aeabi_ddiv+0x52c>
   15e96:	e75b      	b.n	15d50 <__aeabi_ddiv+0x3e4>
   15e98:	000a      	movs	r2, r1
   15e9a:	1d11      	adds	r1, r2, #4
   15e9c:	4291      	cmp	r1, r2
   15e9e:	4192      	sbcs	r2, r2
   15ea0:	4252      	negs	r2, r2
   15ea2:	4493      	add	fp, r2
   15ea4:	e754      	b.n	15d50 <__aeabi_ddiv+0x3e4>
   15ea6:	4b47      	ldr	r3, [pc, #284]	; (15fc4 <__aeabi_ddiv+0x658>)
   15ea8:	18e3      	adds	r3, r4, r3
   15eaa:	2b00      	cmp	r3, #0
   15eac:	dde5      	ble.n	15e7a <__aeabi_ddiv+0x50e>
   15eae:	2201      	movs	r2, #1
   15eb0:	4252      	negs	r2, r2
   15eb2:	e7f2      	b.n	15e9a <__aeabi_ddiv+0x52e>
   15eb4:	001d      	movs	r5, r3
   15eb6:	e6fa      	b.n	15cae <__aeabi_ddiv+0x342>
   15eb8:	469a      	mov	sl, r3
   15eba:	e71c      	b.n	15cf6 <__aeabi_ddiv+0x38a>
   15ebc:	42b0      	cmp	r0, r6
   15ebe:	d839      	bhi.n	15f34 <__aeabi_ddiv+0x5c8>
   15ec0:	d06e      	beq.n	15fa0 <__aeabi_ddiv+0x634>
   15ec2:	0011      	movs	r1, r2
   15ec4:	e73a      	b.n	15d3c <__aeabi_ddiv+0x3d0>
   15ec6:	9302      	str	r3, [sp, #8]
   15ec8:	e73a      	b.n	15d40 <__aeabi_ddiv+0x3d4>
   15eca:	2a1f      	cmp	r2, #31
   15ecc:	dc3c      	bgt.n	15f48 <__aeabi_ddiv+0x5dc>
   15ece:	2320      	movs	r3, #32
   15ed0:	1a9b      	subs	r3, r3, r2
   15ed2:	000c      	movs	r4, r1
   15ed4:	4658      	mov	r0, fp
   15ed6:	4099      	lsls	r1, r3
   15ed8:	4098      	lsls	r0, r3
   15eda:	1e4b      	subs	r3, r1, #1
   15edc:	4199      	sbcs	r1, r3
   15ede:	465b      	mov	r3, fp
   15ee0:	40d4      	lsrs	r4, r2
   15ee2:	40d3      	lsrs	r3, r2
   15ee4:	4320      	orrs	r0, r4
   15ee6:	4308      	orrs	r0, r1
   15ee8:	001a      	movs	r2, r3
   15eea:	0743      	lsls	r3, r0, #29
   15eec:	d009      	beq.n	15f02 <__aeabi_ddiv+0x596>
   15eee:	230f      	movs	r3, #15
   15ef0:	4003      	ands	r3, r0
   15ef2:	2b04      	cmp	r3, #4
   15ef4:	d005      	beq.n	15f02 <__aeabi_ddiv+0x596>
   15ef6:	0001      	movs	r1, r0
   15ef8:	1d08      	adds	r0, r1, #4
   15efa:	4288      	cmp	r0, r1
   15efc:	419b      	sbcs	r3, r3
   15efe:	425b      	negs	r3, r3
   15f00:	18d2      	adds	r2, r2, r3
   15f02:	0213      	lsls	r3, r2, #8
   15f04:	d53a      	bpl.n	15f7c <__aeabi_ddiv+0x610>
   15f06:	2301      	movs	r3, #1
   15f08:	9a02      	ldr	r2, [sp, #8]
   15f0a:	2401      	movs	r4, #1
   15f0c:	401a      	ands	r2, r3
   15f0e:	2300      	movs	r3, #0
   15f10:	4694      	mov	ip, r2
   15f12:	4698      	mov	r8, r3
   15f14:	2200      	movs	r2, #0
   15f16:	e5f7      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15f18:	2102      	movs	r1, #2
   15f1a:	4249      	negs	r1, r1
   15f1c:	468c      	mov	ip, r1
   15f1e:	9d03      	ldr	r5, [sp, #12]
   15f20:	44e3      	add	fp, ip
   15f22:	46ac      	mov	ip, r5
   15f24:	44e2      	add	sl, ip
   15f26:	45aa      	cmp	sl, r5
   15f28:	41ad      	sbcs	r5, r5
   15f2a:	426d      	negs	r5, r5
   15f2c:	4445      	add	r5, r8
   15f2e:	18ed      	adds	r5, r5, r3
   15f30:	1a2d      	subs	r5, r5, r0
   15f32:	e696      	b.n	15c62 <__aeabi_ddiv+0x2f6>
   15f34:	1e8a      	subs	r2, r1, #2
   15f36:	9903      	ldr	r1, [sp, #12]
   15f38:	004d      	lsls	r5, r1, #1
   15f3a:	428d      	cmp	r5, r1
   15f3c:	4189      	sbcs	r1, r1
   15f3e:	4249      	negs	r1, r1
   15f40:	4441      	add	r1, r8
   15f42:	1876      	adds	r6, r6, r1
   15f44:	9503      	str	r5, [sp, #12]
   15f46:	e78f      	b.n	15e68 <__aeabi_ddiv+0x4fc>
   15f48:	201f      	movs	r0, #31
   15f4a:	4240      	negs	r0, r0
   15f4c:	1ac3      	subs	r3, r0, r3
   15f4e:	4658      	mov	r0, fp
   15f50:	40d8      	lsrs	r0, r3
   15f52:	0003      	movs	r3, r0
   15f54:	2a20      	cmp	r2, #32
   15f56:	d028      	beq.n	15faa <__aeabi_ddiv+0x63e>
   15f58:	2040      	movs	r0, #64	; 0x40
   15f5a:	465d      	mov	r5, fp
   15f5c:	1a82      	subs	r2, r0, r2
   15f5e:	4095      	lsls	r5, r2
   15f60:	4329      	orrs	r1, r5
   15f62:	1e4a      	subs	r2, r1, #1
   15f64:	4191      	sbcs	r1, r2
   15f66:	4319      	orrs	r1, r3
   15f68:	2307      	movs	r3, #7
   15f6a:	2200      	movs	r2, #0
   15f6c:	400b      	ands	r3, r1
   15f6e:	d009      	beq.n	15f84 <__aeabi_ddiv+0x618>
   15f70:	230f      	movs	r3, #15
   15f72:	2200      	movs	r2, #0
   15f74:	400b      	ands	r3, r1
   15f76:	0008      	movs	r0, r1
   15f78:	2b04      	cmp	r3, #4
   15f7a:	d1bd      	bne.n	15ef8 <__aeabi_ddiv+0x58c>
   15f7c:	0001      	movs	r1, r0
   15f7e:	0753      	lsls	r3, r2, #29
   15f80:	0252      	lsls	r2, r2, #9
   15f82:	0b12      	lsrs	r2, r2, #12
   15f84:	08c9      	lsrs	r1, r1, #3
   15f86:	4319      	orrs	r1, r3
   15f88:	2301      	movs	r3, #1
   15f8a:	4688      	mov	r8, r1
   15f8c:	9902      	ldr	r1, [sp, #8]
   15f8e:	2400      	movs	r4, #0
   15f90:	4019      	ands	r1, r3
   15f92:	468c      	mov	ip, r1
   15f94:	e5b8      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15f96:	4552      	cmp	r2, sl
   15f98:	d8be      	bhi.n	15f18 <__aeabi_ddiv+0x5ac>
   15f9a:	468b      	mov	fp, r1
   15f9c:	2500      	movs	r5, #0
   15f9e:	e660      	b.n	15c62 <__aeabi_ddiv+0x2f6>
   15fa0:	9d03      	ldr	r5, [sp, #12]
   15fa2:	429d      	cmp	r5, r3
   15fa4:	d3c6      	bcc.n	15f34 <__aeabi_ddiv+0x5c8>
   15fa6:	0011      	movs	r1, r2
   15fa8:	e762      	b.n	15e70 <__aeabi_ddiv+0x504>
   15faa:	2500      	movs	r5, #0
   15fac:	e7d8      	b.n	15f60 <__aeabi_ddiv+0x5f4>
   15fae:	2280      	movs	r2, #128	; 0x80
   15fb0:	465b      	mov	r3, fp
   15fb2:	0312      	lsls	r2, r2, #12
   15fb4:	431a      	orrs	r2, r3
   15fb6:	9b01      	ldr	r3, [sp, #4]
   15fb8:	0312      	lsls	r2, r2, #12
   15fba:	0b12      	lsrs	r2, r2, #12
   15fbc:	469c      	mov	ip, r3
   15fbe:	4688      	mov	r8, r1
   15fc0:	4c03      	ldr	r4, [pc, #12]	; (15fd0 <__aeabi_ddiv+0x664>)
   15fc2:	e5a1      	b.n	15b08 <__aeabi_ddiv+0x19c>
   15fc4:	000003ff 	.word	0x000003ff
   15fc8:	feffffff 	.word	0xfeffffff
   15fcc:	000007fe 	.word	0x000007fe
   15fd0:	000007ff 	.word	0x000007ff

00015fd4 <__eqdf2>:
   15fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   15fd6:	464f      	mov	r7, r9
   15fd8:	4646      	mov	r6, r8
   15fda:	46d6      	mov	lr, sl
   15fdc:	005c      	lsls	r4, r3, #1
   15fde:	b5c0      	push	{r6, r7, lr}
   15fe0:	031f      	lsls	r7, r3, #12
   15fe2:	0fdb      	lsrs	r3, r3, #31
   15fe4:	469a      	mov	sl, r3
   15fe6:	4b17      	ldr	r3, [pc, #92]	; (16044 <__eqdf2+0x70>)
   15fe8:	030e      	lsls	r6, r1, #12
   15fea:	004d      	lsls	r5, r1, #1
   15fec:	4684      	mov	ip, r0
   15fee:	4680      	mov	r8, r0
   15ff0:	0b36      	lsrs	r6, r6, #12
   15ff2:	0d6d      	lsrs	r5, r5, #21
   15ff4:	0fc9      	lsrs	r1, r1, #31
   15ff6:	4691      	mov	r9, r2
   15ff8:	0b3f      	lsrs	r7, r7, #12
   15ffa:	0d64      	lsrs	r4, r4, #21
   15ffc:	2001      	movs	r0, #1
   15ffe:	429d      	cmp	r5, r3
   16000:	d008      	beq.n	16014 <__eqdf2+0x40>
   16002:	429c      	cmp	r4, r3
   16004:	d001      	beq.n	1600a <__eqdf2+0x36>
   16006:	42a5      	cmp	r5, r4
   16008:	d00b      	beq.n	16022 <__eqdf2+0x4e>
   1600a:	bc1c      	pop	{r2, r3, r4}
   1600c:	4690      	mov	r8, r2
   1600e:	4699      	mov	r9, r3
   16010:	46a2      	mov	sl, r4
   16012:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16014:	4663      	mov	r3, ip
   16016:	4333      	orrs	r3, r6
   16018:	d1f7      	bne.n	1600a <__eqdf2+0x36>
   1601a:	42ac      	cmp	r4, r5
   1601c:	d1f5      	bne.n	1600a <__eqdf2+0x36>
   1601e:	433a      	orrs	r2, r7
   16020:	d1f3      	bne.n	1600a <__eqdf2+0x36>
   16022:	2001      	movs	r0, #1
   16024:	42be      	cmp	r6, r7
   16026:	d1f0      	bne.n	1600a <__eqdf2+0x36>
   16028:	45c8      	cmp	r8, r9
   1602a:	d1ee      	bne.n	1600a <__eqdf2+0x36>
   1602c:	4551      	cmp	r1, sl
   1602e:	d007      	beq.n	16040 <__eqdf2+0x6c>
   16030:	2d00      	cmp	r5, #0
   16032:	d1ea      	bne.n	1600a <__eqdf2+0x36>
   16034:	4663      	mov	r3, ip
   16036:	431e      	orrs	r6, r3
   16038:	0030      	movs	r0, r6
   1603a:	1e46      	subs	r6, r0, #1
   1603c:	41b0      	sbcs	r0, r6
   1603e:	e7e4      	b.n	1600a <__eqdf2+0x36>
   16040:	2000      	movs	r0, #0
   16042:	e7e2      	b.n	1600a <__eqdf2+0x36>
   16044:	000007ff 	.word	0x000007ff

00016048 <__gedf2>:
   16048:	b5f0      	push	{r4, r5, r6, r7, lr}
   1604a:	4645      	mov	r5, r8
   1604c:	46de      	mov	lr, fp
   1604e:	4657      	mov	r7, sl
   16050:	464e      	mov	r6, r9
   16052:	b5e0      	push	{r5, r6, r7, lr}
   16054:	031f      	lsls	r7, r3, #12
   16056:	0b3d      	lsrs	r5, r7, #12
   16058:	4f2c      	ldr	r7, [pc, #176]	; (1610c <__gedf2+0xc4>)
   1605a:	030e      	lsls	r6, r1, #12
   1605c:	004c      	lsls	r4, r1, #1
   1605e:	46ab      	mov	fp, r5
   16060:	005d      	lsls	r5, r3, #1
   16062:	4684      	mov	ip, r0
   16064:	0b36      	lsrs	r6, r6, #12
   16066:	0d64      	lsrs	r4, r4, #21
   16068:	0fc9      	lsrs	r1, r1, #31
   1606a:	4690      	mov	r8, r2
   1606c:	0d6d      	lsrs	r5, r5, #21
   1606e:	0fdb      	lsrs	r3, r3, #31
   16070:	42bc      	cmp	r4, r7
   16072:	d02a      	beq.n	160ca <__gedf2+0x82>
   16074:	4f25      	ldr	r7, [pc, #148]	; (1610c <__gedf2+0xc4>)
   16076:	42bd      	cmp	r5, r7
   16078:	d02d      	beq.n	160d6 <__gedf2+0x8e>
   1607a:	2c00      	cmp	r4, #0
   1607c:	d10f      	bne.n	1609e <__gedf2+0x56>
   1607e:	4330      	orrs	r0, r6
   16080:	0007      	movs	r7, r0
   16082:	4681      	mov	r9, r0
   16084:	4278      	negs	r0, r7
   16086:	4178      	adcs	r0, r7
   16088:	b2c0      	uxtb	r0, r0
   1608a:	2d00      	cmp	r5, #0
   1608c:	d117      	bne.n	160be <__gedf2+0x76>
   1608e:	465f      	mov	r7, fp
   16090:	433a      	orrs	r2, r7
   16092:	d114      	bne.n	160be <__gedf2+0x76>
   16094:	464b      	mov	r3, r9
   16096:	2000      	movs	r0, #0
   16098:	2b00      	cmp	r3, #0
   1609a:	d00a      	beq.n	160b2 <__gedf2+0x6a>
   1609c:	e006      	b.n	160ac <__gedf2+0x64>
   1609e:	2d00      	cmp	r5, #0
   160a0:	d102      	bne.n	160a8 <__gedf2+0x60>
   160a2:	4658      	mov	r0, fp
   160a4:	4302      	orrs	r2, r0
   160a6:	d001      	beq.n	160ac <__gedf2+0x64>
   160a8:	4299      	cmp	r1, r3
   160aa:	d018      	beq.n	160de <__gedf2+0x96>
   160ac:	4248      	negs	r0, r1
   160ae:	2101      	movs	r1, #1
   160b0:	4308      	orrs	r0, r1
   160b2:	bc3c      	pop	{r2, r3, r4, r5}
   160b4:	4690      	mov	r8, r2
   160b6:	4699      	mov	r9, r3
   160b8:	46a2      	mov	sl, r4
   160ba:	46ab      	mov	fp, r5
   160bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   160be:	2800      	cmp	r0, #0
   160c0:	d0f2      	beq.n	160a8 <__gedf2+0x60>
   160c2:	2001      	movs	r0, #1
   160c4:	3b01      	subs	r3, #1
   160c6:	4318      	orrs	r0, r3
   160c8:	e7f3      	b.n	160b2 <__gedf2+0x6a>
   160ca:	0037      	movs	r7, r6
   160cc:	4307      	orrs	r7, r0
   160ce:	d0d1      	beq.n	16074 <__gedf2+0x2c>
   160d0:	2002      	movs	r0, #2
   160d2:	4240      	negs	r0, r0
   160d4:	e7ed      	b.n	160b2 <__gedf2+0x6a>
   160d6:	465f      	mov	r7, fp
   160d8:	4317      	orrs	r7, r2
   160da:	d0ce      	beq.n	1607a <__gedf2+0x32>
   160dc:	e7f8      	b.n	160d0 <__gedf2+0x88>
   160de:	42ac      	cmp	r4, r5
   160e0:	dce4      	bgt.n	160ac <__gedf2+0x64>
   160e2:	da03      	bge.n	160ec <__gedf2+0xa4>
   160e4:	1e48      	subs	r0, r1, #1
   160e6:	2101      	movs	r1, #1
   160e8:	4308      	orrs	r0, r1
   160ea:	e7e2      	b.n	160b2 <__gedf2+0x6a>
   160ec:	455e      	cmp	r6, fp
   160ee:	d8dd      	bhi.n	160ac <__gedf2+0x64>
   160f0:	d006      	beq.n	16100 <__gedf2+0xb8>
   160f2:	2000      	movs	r0, #0
   160f4:	455e      	cmp	r6, fp
   160f6:	d2dc      	bcs.n	160b2 <__gedf2+0x6a>
   160f8:	2301      	movs	r3, #1
   160fa:	1e48      	subs	r0, r1, #1
   160fc:	4318      	orrs	r0, r3
   160fe:	e7d8      	b.n	160b2 <__gedf2+0x6a>
   16100:	45c4      	cmp	ip, r8
   16102:	d8d3      	bhi.n	160ac <__gedf2+0x64>
   16104:	2000      	movs	r0, #0
   16106:	45c4      	cmp	ip, r8
   16108:	d3f6      	bcc.n	160f8 <__gedf2+0xb0>
   1610a:	e7d2      	b.n	160b2 <__gedf2+0x6a>
   1610c:	000007ff 	.word	0x000007ff

00016110 <__ledf2>:
   16110:	b5f0      	push	{r4, r5, r6, r7, lr}
   16112:	464e      	mov	r6, r9
   16114:	4645      	mov	r5, r8
   16116:	46de      	mov	lr, fp
   16118:	4657      	mov	r7, sl
   1611a:	005c      	lsls	r4, r3, #1
   1611c:	b5e0      	push	{r5, r6, r7, lr}
   1611e:	031f      	lsls	r7, r3, #12
   16120:	0fdb      	lsrs	r3, r3, #31
   16122:	4699      	mov	r9, r3
   16124:	4b2a      	ldr	r3, [pc, #168]	; (161d0 <__ledf2+0xc0>)
   16126:	030e      	lsls	r6, r1, #12
   16128:	004d      	lsls	r5, r1, #1
   1612a:	0fc9      	lsrs	r1, r1, #31
   1612c:	4684      	mov	ip, r0
   1612e:	0b36      	lsrs	r6, r6, #12
   16130:	0d6d      	lsrs	r5, r5, #21
   16132:	468b      	mov	fp, r1
   16134:	4690      	mov	r8, r2
   16136:	0b3f      	lsrs	r7, r7, #12
   16138:	0d64      	lsrs	r4, r4, #21
   1613a:	429d      	cmp	r5, r3
   1613c:	d020      	beq.n	16180 <__ledf2+0x70>
   1613e:	4b24      	ldr	r3, [pc, #144]	; (161d0 <__ledf2+0xc0>)
   16140:	429c      	cmp	r4, r3
   16142:	d022      	beq.n	1618a <__ledf2+0x7a>
   16144:	2d00      	cmp	r5, #0
   16146:	d112      	bne.n	1616e <__ledf2+0x5e>
   16148:	4330      	orrs	r0, r6
   1614a:	4243      	negs	r3, r0
   1614c:	4143      	adcs	r3, r0
   1614e:	b2db      	uxtb	r3, r3
   16150:	2c00      	cmp	r4, #0
   16152:	d01f      	beq.n	16194 <__ledf2+0x84>
   16154:	2b00      	cmp	r3, #0
   16156:	d00c      	beq.n	16172 <__ledf2+0x62>
   16158:	464b      	mov	r3, r9
   1615a:	2001      	movs	r0, #1
   1615c:	3b01      	subs	r3, #1
   1615e:	4303      	orrs	r3, r0
   16160:	0018      	movs	r0, r3
   16162:	bc3c      	pop	{r2, r3, r4, r5}
   16164:	4690      	mov	r8, r2
   16166:	4699      	mov	r9, r3
   16168:	46a2      	mov	sl, r4
   1616a:	46ab      	mov	fp, r5
   1616c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1616e:	2c00      	cmp	r4, #0
   16170:	d016      	beq.n	161a0 <__ledf2+0x90>
   16172:	45cb      	cmp	fp, r9
   16174:	d017      	beq.n	161a6 <__ledf2+0x96>
   16176:	465b      	mov	r3, fp
   16178:	4259      	negs	r1, r3
   1617a:	2301      	movs	r3, #1
   1617c:	430b      	orrs	r3, r1
   1617e:	e7ef      	b.n	16160 <__ledf2+0x50>
   16180:	0031      	movs	r1, r6
   16182:	2302      	movs	r3, #2
   16184:	4301      	orrs	r1, r0
   16186:	d1eb      	bne.n	16160 <__ledf2+0x50>
   16188:	e7d9      	b.n	1613e <__ledf2+0x2e>
   1618a:	0039      	movs	r1, r7
   1618c:	2302      	movs	r3, #2
   1618e:	4311      	orrs	r1, r2
   16190:	d1e6      	bne.n	16160 <__ledf2+0x50>
   16192:	e7d7      	b.n	16144 <__ledf2+0x34>
   16194:	433a      	orrs	r2, r7
   16196:	d1dd      	bne.n	16154 <__ledf2+0x44>
   16198:	2300      	movs	r3, #0
   1619a:	2800      	cmp	r0, #0
   1619c:	d0e0      	beq.n	16160 <__ledf2+0x50>
   1619e:	e7ea      	b.n	16176 <__ledf2+0x66>
   161a0:	433a      	orrs	r2, r7
   161a2:	d1e6      	bne.n	16172 <__ledf2+0x62>
   161a4:	e7e7      	b.n	16176 <__ledf2+0x66>
   161a6:	42a5      	cmp	r5, r4
   161a8:	dce5      	bgt.n	16176 <__ledf2+0x66>
   161aa:	db05      	blt.n	161b8 <__ledf2+0xa8>
   161ac:	42be      	cmp	r6, r7
   161ae:	d8e2      	bhi.n	16176 <__ledf2+0x66>
   161b0:	d007      	beq.n	161c2 <__ledf2+0xb2>
   161b2:	2300      	movs	r3, #0
   161b4:	42be      	cmp	r6, r7
   161b6:	d2d3      	bcs.n	16160 <__ledf2+0x50>
   161b8:	4659      	mov	r1, fp
   161ba:	2301      	movs	r3, #1
   161bc:	3901      	subs	r1, #1
   161be:	430b      	orrs	r3, r1
   161c0:	e7ce      	b.n	16160 <__ledf2+0x50>
   161c2:	45c4      	cmp	ip, r8
   161c4:	d8d7      	bhi.n	16176 <__ledf2+0x66>
   161c6:	2300      	movs	r3, #0
   161c8:	45c4      	cmp	ip, r8
   161ca:	d3f5      	bcc.n	161b8 <__ledf2+0xa8>
   161cc:	e7c8      	b.n	16160 <__ledf2+0x50>
   161ce:	46c0      	nop			; (mov r8, r8)
   161d0:	000007ff 	.word	0x000007ff

000161d4 <__aeabi_dmul>:
   161d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   161d6:	4657      	mov	r7, sl
   161d8:	4645      	mov	r5, r8
   161da:	46de      	mov	lr, fp
   161dc:	464e      	mov	r6, r9
   161de:	b5e0      	push	{r5, r6, r7, lr}
   161e0:	030c      	lsls	r4, r1, #12
   161e2:	4698      	mov	r8, r3
   161e4:	004e      	lsls	r6, r1, #1
   161e6:	0b23      	lsrs	r3, r4, #12
   161e8:	b087      	sub	sp, #28
   161ea:	0007      	movs	r7, r0
   161ec:	4692      	mov	sl, r2
   161ee:	469b      	mov	fp, r3
   161f0:	0d76      	lsrs	r6, r6, #21
   161f2:	0fcd      	lsrs	r5, r1, #31
   161f4:	2e00      	cmp	r6, #0
   161f6:	d06b      	beq.n	162d0 <__aeabi_dmul+0xfc>
   161f8:	4b6d      	ldr	r3, [pc, #436]	; (163b0 <__aeabi_dmul+0x1dc>)
   161fa:	429e      	cmp	r6, r3
   161fc:	d035      	beq.n	1626a <__aeabi_dmul+0x96>
   161fe:	2480      	movs	r4, #128	; 0x80
   16200:	465b      	mov	r3, fp
   16202:	0f42      	lsrs	r2, r0, #29
   16204:	0424      	lsls	r4, r4, #16
   16206:	00db      	lsls	r3, r3, #3
   16208:	4314      	orrs	r4, r2
   1620a:	431c      	orrs	r4, r3
   1620c:	00c3      	lsls	r3, r0, #3
   1620e:	4699      	mov	r9, r3
   16210:	4b68      	ldr	r3, [pc, #416]	; (163b4 <__aeabi_dmul+0x1e0>)
   16212:	46a3      	mov	fp, r4
   16214:	469c      	mov	ip, r3
   16216:	2300      	movs	r3, #0
   16218:	2700      	movs	r7, #0
   1621a:	4466      	add	r6, ip
   1621c:	9302      	str	r3, [sp, #8]
   1621e:	4643      	mov	r3, r8
   16220:	031c      	lsls	r4, r3, #12
   16222:	005a      	lsls	r2, r3, #1
   16224:	0fdb      	lsrs	r3, r3, #31
   16226:	4650      	mov	r0, sl
   16228:	0b24      	lsrs	r4, r4, #12
   1622a:	0d52      	lsrs	r2, r2, #21
   1622c:	4698      	mov	r8, r3
   1622e:	d100      	bne.n	16232 <__aeabi_dmul+0x5e>
   16230:	e076      	b.n	16320 <__aeabi_dmul+0x14c>
   16232:	4b5f      	ldr	r3, [pc, #380]	; (163b0 <__aeabi_dmul+0x1dc>)
   16234:	429a      	cmp	r2, r3
   16236:	d06d      	beq.n	16314 <__aeabi_dmul+0x140>
   16238:	2380      	movs	r3, #128	; 0x80
   1623a:	0f41      	lsrs	r1, r0, #29
   1623c:	041b      	lsls	r3, r3, #16
   1623e:	430b      	orrs	r3, r1
   16240:	495c      	ldr	r1, [pc, #368]	; (163b4 <__aeabi_dmul+0x1e0>)
   16242:	00e4      	lsls	r4, r4, #3
   16244:	468c      	mov	ip, r1
   16246:	431c      	orrs	r4, r3
   16248:	00c3      	lsls	r3, r0, #3
   1624a:	2000      	movs	r0, #0
   1624c:	4462      	add	r2, ip
   1624e:	4641      	mov	r1, r8
   16250:	18b6      	adds	r6, r6, r2
   16252:	4069      	eors	r1, r5
   16254:	1c72      	adds	r2, r6, #1
   16256:	9101      	str	r1, [sp, #4]
   16258:	4694      	mov	ip, r2
   1625a:	4307      	orrs	r7, r0
   1625c:	2f0f      	cmp	r7, #15
   1625e:	d900      	bls.n	16262 <__aeabi_dmul+0x8e>
   16260:	e0b0      	b.n	163c4 <__aeabi_dmul+0x1f0>
   16262:	4a55      	ldr	r2, [pc, #340]	; (163b8 <__aeabi_dmul+0x1e4>)
   16264:	00bf      	lsls	r7, r7, #2
   16266:	59d2      	ldr	r2, [r2, r7]
   16268:	4697      	mov	pc, r2
   1626a:	465b      	mov	r3, fp
   1626c:	4303      	orrs	r3, r0
   1626e:	4699      	mov	r9, r3
   16270:	d000      	beq.n	16274 <__aeabi_dmul+0xa0>
   16272:	e087      	b.n	16384 <__aeabi_dmul+0x1b0>
   16274:	2300      	movs	r3, #0
   16276:	469b      	mov	fp, r3
   16278:	3302      	adds	r3, #2
   1627a:	2708      	movs	r7, #8
   1627c:	9302      	str	r3, [sp, #8]
   1627e:	e7ce      	b.n	1621e <__aeabi_dmul+0x4a>
   16280:	4642      	mov	r2, r8
   16282:	9201      	str	r2, [sp, #4]
   16284:	2802      	cmp	r0, #2
   16286:	d067      	beq.n	16358 <__aeabi_dmul+0x184>
   16288:	2803      	cmp	r0, #3
   1628a:	d100      	bne.n	1628e <__aeabi_dmul+0xba>
   1628c:	e20e      	b.n	166ac <__aeabi_dmul+0x4d8>
   1628e:	2801      	cmp	r0, #1
   16290:	d000      	beq.n	16294 <__aeabi_dmul+0xc0>
   16292:	e162      	b.n	1655a <__aeabi_dmul+0x386>
   16294:	2300      	movs	r3, #0
   16296:	2400      	movs	r4, #0
   16298:	2200      	movs	r2, #0
   1629a:	4699      	mov	r9, r3
   1629c:	9901      	ldr	r1, [sp, #4]
   1629e:	4001      	ands	r1, r0
   162a0:	b2cd      	uxtb	r5, r1
   162a2:	2100      	movs	r1, #0
   162a4:	0312      	lsls	r2, r2, #12
   162a6:	0d0b      	lsrs	r3, r1, #20
   162a8:	0b12      	lsrs	r2, r2, #12
   162aa:	051b      	lsls	r3, r3, #20
   162ac:	4313      	orrs	r3, r2
   162ae:	4a43      	ldr	r2, [pc, #268]	; (163bc <__aeabi_dmul+0x1e8>)
   162b0:	0524      	lsls	r4, r4, #20
   162b2:	4013      	ands	r3, r2
   162b4:	431c      	orrs	r4, r3
   162b6:	0064      	lsls	r4, r4, #1
   162b8:	07ed      	lsls	r5, r5, #31
   162ba:	0864      	lsrs	r4, r4, #1
   162bc:	432c      	orrs	r4, r5
   162be:	4648      	mov	r0, r9
   162c0:	0021      	movs	r1, r4
   162c2:	b007      	add	sp, #28
   162c4:	bc3c      	pop	{r2, r3, r4, r5}
   162c6:	4690      	mov	r8, r2
   162c8:	4699      	mov	r9, r3
   162ca:	46a2      	mov	sl, r4
   162cc:	46ab      	mov	fp, r5
   162ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   162d0:	4303      	orrs	r3, r0
   162d2:	4699      	mov	r9, r3
   162d4:	d04f      	beq.n	16376 <__aeabi_dmul+0x1a2>
   162d6:	465b      	mov	r3, fp
   162d8:	2b00      	cmp	r3, #0
   162da:	d100      	bne.n	162de <__aeabi_dmul+0x10a>
   162dc:	e189      	b.n	165f2 <__aeabi_dmul+0x41e>
   162de:	4658      	mov	r0, fp
   162e0:	f000 fe98 	bl	17014 <__clzsi2>
   162e4:	0003      	movs	r3, r0
   162e6:	3b0b      	subs	r3, #11
   162e8:	2b1c      	cmp	r3, #28
   162ea:	dd00      	ble.n	162ee <__aeabi_dmul+0x11a>
   162ec:	e17a      	b.n	165e4 <__aeabi_dmul+0x410>
   162ee:	221d      	movs	r2, #29
   162f0:	1ad3      	subs	r3, r2, r3
   162f2:	003a      	movs	r2, r7
   162f4:	0001      	movs	r1, r0
   162f6:	465c      	mov	r4, fp
   162f8:	40da      	lsrs	r2, r3
   162fa:	3908      	subs	r1, #8
   162fc:	408c      	lsls	r4, r1
   162fe:	0013      	movs	r3, r2
   16300:	408f      	lsls	r7, r1
   16302:	4323      	orrs	r3, r4
   16304:	469b      	mov	fp, r3
   16306:	46b9      	mov	r9, r7
   16308:	2300      	movs	r3, #0
   1630a:	4e2d      	ldr	r6, [pc, #180]	; (163c0 <__aeabi_dmul+0x1ec>)
   1630c:	2700      	movs	r7, #0
   1630e:	1a36      	subs	r6, r6, r0
   16310:	9302      	str	r3, [sp, #8]
   16312:	e784      	b.n	1621e <__aeabi_dmul+0x4a>
   16314:	4653      	mov	r3, sl
   16316:	4323      	orrs	r3, r4
   16318:	d12a      	bne.n	16370 <__aeabi_dmul+0x19c>
   1631a:	2400      	movs	r4, #0
   1631c:	2002      	movs	r0, #2
   1631e:	e796      	b.n	1624e <__aeabi_dmul+0x7a>
   16320:	4653      	mov	r3, sl
   16322:	4323      	orrs	r3, r4
   16324:	d020      	beq.n	16368 <__aeabi_dmul+0x194>
   16326:	2c00      	cmp	r4, #0
   16328:	d100      	bne.n	1632c <__aeabi_dmul+0x158>
   1632a:	e157      	b.n	165dc <__aeabi_dmul+0x408>
   1632c:	0020      	movs	r0, r4
   1632e:	f000 fe71 	bl	17014 <__clzsi2>
   16332:	0003      	movs	r3, r0
   16334:	3b0b      	subs	r3, #11
   16336:	2b1c      	cmp	r3, #28
   16338:	dd00      	ble.n	1633c <__aeabi_dmul+0x168>
   1633a:	e149      	b.n	165d0 <__aeabi_dmul+0x3fc>
   1633c:	211d      	movs	r1, #29
   1633e:	1acb      	subs	r3, r1, r3
   16340:	4651      	mov	r1, sl
   16342:	0002      	movs	r2, r0
   16344:	40d9      	lsrs	r1, r3
   16346:	4653      	mov	r3, sl
   16348:	3a08      	subs	r2, #8
   1634a:	4094      	lsls	r4, r2
   1634c:	4093      	lsls	r3, r2
   1634e:	430c      	orrs	r4, r1
   16350:	4a1b      	ldr	r2, [pc, #108]	; (163c0 <__aeabi_dmul+0x1ec>)
   16352:	1a12      	subs	r2, r2, r0
   16354:	2000      	movs	r0, #0
   16356:	e77a      	b.n	1624e <__aeabi_dmul+0x7a>
   16358:	2501      	movs	r5, #1
   1635a:	9b01      	ldr	r3, [sp, #4]
   1635c:	4c14      	ldr	r4, [pc, #80]	; (163b0 <__aeabi_dmul+0x1dc>)
   1635e:	401d      	ands	r5, r3
   16360:	2300      	movs	r3, #0
   16362:	2200      	movs	r2, #0
   16364:	4699      	mov	r9, r3
   16366:	e79c      	b.n	162a2 <__aeabi_dmul+0xce>
   16368:	2400      	movs	r4, #0
   1636a:	2200      	movs	r2, #0
   1636c:	2001      	movs	r0, #1
   1636e:	e76e      	b.n	1624e <__aeabi_dmul+0x7a>
   16370:	4653      	mov	r3, sl
   16372:	2003      	movs	r0, #3
   16374:	e76b      	b.n	1624e <__aeabi_dmul+0x7a>
   16376:	2300      	movs	r3, #0
   16378:	469b      	mov	fp, r3
   1637a:	3301      	adds	r3, #1
   1637c:	2704      	movs	r7, #4
   1637e:	2600      	movs	r6, #0
   16380:	9302      	str	r3, [sp, #8]
   16382:	e74c      	b.n	1621e <__aeabi_dmul+0x4a>
   16384:	2303      	movs	r3, #3
   16386:	4681      	mov	r9, r0
   16388:	270c      	movs	r7, #12
   1638a:	9302      	str	r3, [sp, #8]
   1638c:	e747      	b.n	1621e <__aeabi_dmul+0x4a>
   1638e:	2280      	movs	r2, #128	; 0x80
   16390:	2300      	movs	r3, #0
   16392:	2500      	movs	r5, #0
   16394:	0312      	lsls	r2, r2, #12
   16396:	4699      	mov	r9, r3
   16398:	4c05      	ldr	r4, [pc, #20]	; (163b0 <__aeabi_dmul+0x1dc>)
   1639a:	e782      	b.n	162a2 <__aeabi_dmul+0xce>
   1639c:	465c      	mov	r4, fp
   1639e:	464b      	mov	r3, r9
   163a0:	9802      	ldr	r0, [sp, #8]
   163a2:	e76f      	b.n	16284 <__aeabi_dmul+0xb0>
   163a4:	465c      	mov	r4, fp
   163a6:	464b      	mov	r3, r9
   163a8:	9501      	str	r5, [sp, #4]
   163aa:	9802      	ldr	r0, [sp, #8]
   163ac:	e76a      	b.n	16284 <__aeabi_dmul+0xb0>
   163ae:	46c0      	nop			; (mov r8, r8)
   163b0:	000007ff 	.word	0x000007ff
   163b4:	fffffc01 	.word	0xfffffc01
   163b8:	000179a0 	.word	0x000179a0
   163bc:	800fffff 	.word	0x800fffff
   163c0:	fffffc0d 	.word	0xfffffc0d
   163c4:	464a      	mov	r2, r9
   163c6:	4649      	mov	r1, r9
   163c8:	0c17      	lsrs	r7, r2, #16
   163ca:	0c1a      	lsrs	r2, r3, #16
   163cc:	041b      	lsls	r3, r3, #16
   163ce:	0c1b      	lsrs	r3, r3, #16
   163d0:	0408      	lsls	r0, r1, #16
   163d2:	0019      	movs	r1, r3
   163d4:	0c00      	lsrs	r0, r0, #16
   163d6:	4341      	muls	r1, r0
   163d8:	0015      	movs	r5, r2
   163da:	4688      	mov	r8, r1
   163dc:	0019      	movs	r1, r3
   163de:	437d      	muls	r5, r7
   163e0:	4379      	muls	r1, r7
   163e2:	9503      	str	r5, [sp, #12]
   163e4:	4689      	mov	r9, r1
   163e6:	0029      	movs	r1, r5
   163e8:	0015      	movs	r5, r2
   163ea:	4345      	muls	r5, r0
   163ec:	444d      	add	r5, r9
   163ee:	9502      	str	r5, [sp, #8]
   163f0:	4645      	mov	r5, r8
   163f2:	0c2d      	lsrs	r5, r5, #16
   163f4:	46aa      	mov	sl, r5
   163f6:	9d02      	ldr	r5, [sp, #8]
   163f8:	4455      	add	r5, sl
   163fa:	45a9      	cmp	r9, r5
   163fc:	d906      	bls.n	1640c <__aeabi_dmul+0x238>
   163fe:	468a      	mov	sl, r1
   16400:	2180      	movs	r1, #128	; 0x80
   16402:	0249      	lsls	r1, r1, #9
   16404:	4689      	mov	r9, r1
   16406:	44ca      	add	sl, r9
   16408:	4651      	mov	r1, sl
   1640a:	9103      	str	r1, [sp, #12]
   1640c:	0c29      	lsrs	r1, r5, #16
   1640e:	9104      	str	r1, [sp, #16]
   16410:	4641      	mov	r1, r8
   16412:	0409      	lsls	r1, r1, #16
   16414:	042d      	lsls	r5, r5, #16
   16416:	0c09      	lsrs	r1, r1, #16
   16418:	4688      	mov	r8, r1
   1641a:	0029      	movs	r1, r5
   1641c:	0c25      	lsrs	r5, r4, #16
   1641e:	0424      	lsls	r4, r4, #16
   16420:	4441      	add	r1, r8
   16422:	0c24      	lsrs	r4, r4, #16
   16424:	9105      	str	r1, [sp, #20]
   16426:	0021      	movs	r1, r4
   16428:	4341      	muls	r1, r0
   1642a:	4688      	mov	r8, r1
   1642c:	0021      	movs	r1, r4
   1642e:	4379      	muls	r1, r7
   16430:	468a      	mov	sl, r1
   16432:	4368      	muls	r0, r5
   16434:	4641      	mov	r1, r8
   16436:	4450      	add	r0, sl
   16438:	4681      	mov	r9, r0
   1643a:	0c08      	lsrs	r0, r1, #16
   1643c:	4448      	add	r0, r9
   1643e:	436f      	muls	r7, r5
   16440:	4582      	cmp	sl, r0
   16442:	d903      	bls.n	1644c <__aeabi_dmul+0x278>
   16444:	2180      	movs	r1, #128	; 0x80
   16446:	0249      	lsls	r1, r1, #9
   16448:	4689      	mov	r9, r1
   1644a:	444f      	add	r7, r9
   1644c:	0c01      	lsrs	r1, r0, #16
   1644e:	4689      	mov	r9, r1
   16450:	0039      	movs	r1, r7
   16452:	4449      	add	r1, r9
   16454:	9102      	str	r1, [sp, #8]
   16456:	4641      	mov	r1, r8
   16458:	040f      	lsls	r7, r1, #16
   1645a:	9904      	ldr	r1, [sp, #16]
   1645c:	0c3f      	lsrs	r7, r7, #16
   1645e:	4688      	mov	r8, r1
   16460:	0400      	lsls	r0, r0, #16
   16462:	19c0      	adds	r0, r0, r7
   16464:	4480      	add	r8, r0
   16466:	4641      	mov	r1, r8
   16468:	9104      	str	r1, [sp, #16]
   1646a:	4659      	mov	r1, fp
   1646c:	0c0f      	lsrs	r7, r1, #16
   1646e:	0409      	lsls	r1, r1, #16
   16470:	0c09      	lsrs	r1, r1, #16
   16472:	4688      	mov	r8, r1
   16474:	4359      	muls	r1, r3
   16476:	468a      	mov	sl, r1
   16478:	0039      	movs	r1, r7
   1647a:	4351      	muls	r1, r2
   1647c:	4689      	mov	r9, r1
   1647e:	4641      	mov	r1, r8
   16480:	434a      	muls	r2, r1
   16482:	4651      	mov	r1, sl
   16484:	0c09      	lsrs	r1, r1, #16
   16486:	468b      	mov	fp, r1
   16488:	437b      	muls	r3, r7
   1648a:	18d2      	adds	r2, r2, r3
   1648c:	445a      	add	r2, fp
   1648e:	4293      	cmp	r3, r2
   16490:	d903      	bls.n	1649a <__aeabi_dmul+0x2c6>
   16492:	2380      	movs	r3, #128	; 0x80
   16494:	025b      	lsls	r3, r3, #9
   16496:	469b      	mov	fp, r3
   16498:	44d9      	add	r9, fp
   1649a:	4651      	mov	r1, sl
   1649c:	0409      	lsls	r1, r1, #16
   1649e:	0c09      	lsrs	r1, r1, #16
   164a0:	468a      	mov	sl, r1
   164a2:	4641      	mov	r1, r8
   164a4:	4361      	muls	r1, r4
   164a6:	437c      	muls	r4, r7
   164a8:	0c13      	lsrs	r3, r2, #16
   164aa:	0412      	lsls	r2, r2, #16
   164ac:	444b      	add	r3, r9
   164ae:	4452      	add	r2, sl
   164b0:	46a1      	mov	r9, r4
   164b2:	468a      	mov	sl, r1
   164b4:	003c      	movs	r4, r7
   164b6:	4641      	mov	r1, r8
   164b8:	436c      	muls	r4, r5
   164ba:	434d      	muls	r5, r1
   164bc:	4651      	mov	r1, sl
   164be:	444d      	add	r5, r9
   164c0:	0c0f      	lsrs	r7, r1, #16
   164c2:	197d      	adds	r5, r7, r5
   164c4:	45a9      	cmp	r9, r5
   164c6:	d903      	bls.n	164d0 <__aeabi_dmul+0x2fc>
   164c8:	2180      	movs	r1, #128	; 0x80
   164ca:	0249      	lsls	r1, r1, #9
   164cc:	4688      	mov	r8, r1
   164ce:	4444      	add	r4, r8
   164d0:	9f04      	ldr	r7, [sp, #16]
   164d2:	9903      	ldr	r1, [sp, #12]
   164d4:	46b8      	mov	r8, r7
   164d6:	4441      	add	r1, r8
   164d8:	468b      	mov	fp, r1
   164da:	4583      	cmp	fp, r0
   164dc:	4180      	sbcs	r0, r0
   164de:	4241      	negs	r1, r0
   164e0:	4688      	mov	r8, r1
   164e2:	4651      	mov	r1, sl
   164e4:	0408      	lsls	r0, r1, #16
   164e6:	042f      	lsls	r7, r5, #16
   164e8:	0c00      	lsrs	r0, r0, #16
   164ea:	183f      	adds	r7, r7, r0
   164ec:	4658      	mov	r0, fp
   164ee:	9902      	ldr	r1, [sp, #8]
   164f0:	1810      	adds	r0, r2, r0
   164f2:	4689      	mov	r9, r1
   164f4:	4290      	cmp	r0, r2
   164f6:	4192      	sbcs	r2, r2
   164f8:	444f      	add	r7, r9
   164fa:	46ba      	mov	sl, r7
   164fc:	4252      	negs	r2, r2
   164fe:	4699      	mov	r9, r3
   16500:	4693      	mov	fp, r2
   16502:	44c2      	add	sl, r8
   16504:	44d1      	add	r9, sl
   16506:	44cb      	add	fp, r9
   16508:	428f      	cmp	r7, r1
   1650a:	41bf      	sbcs	r7, r7
   1650c:	45c2      	cmp	sl, r8
   1650e:	4189      	sbcs	r1, r1
   16510:	4599      	cmp	r9, r3
   16512:	419b      	sbcs	r3, r3
   16514:	4593      	cmp	fp, r2
   16516:	4192      	sbcs	r2, r2
   16518:	427f      	negs	r7, r7
   1651a:	4249      	negs	r1, r1
   1651c:	0c2d      	lsrs	r5, r5, #16
   1651e:	4252      	negs	r2, r2
   16520:	430f      	orrs	r7, r1
   16522:	425b      	negs	r3, r3
   16524:	4313      	orrs	r3, r2
   16526:	197f      	adds	r7, r7, r5
   16528:	18ff      	adds	r7, r7, r3
   1652a:	465b      	mov	r3, fp
   1652c:	193c      	adds	r4, r7, r4
   1652e:	0ddb      	lsrs	r3, r3, #23
   16530:	9a05      	ldr	r2, [sp, #20]
   16532:	0264      	lsls	r4, r4, #9
   16534:	431c      	orrs	r4, r3
   16536:	0243      	lsls	r3, r0, #9
   16538:	4313      	orrs	r3, r2
   1653a:	1e5d      	subs	r5, r3, #1
   1653c:	41ab      	sbcs	r3, r5
   1653e:	465a      	mov	r2, fp
   16540:	0dc0      	lsrs	r0, r0, #23
   16542:	4303      	orrs	r3, r0
   16544:	0252      	lsls	r2, r2, #9
   16546:	4313      	orrs	r3, r2
   16548:	01e2      	lsls	r2, r4, #7
   1654a:	d556      	bpl.n	165fa <__aeabi_dmul+0x426>
   1654c:	2001      	movs	r0, #1
   1654e:	085a      	lsrs	r2, r3, #1
   16550:	4003      	ands	r3, r0
   16552:	4313      	orrs	r3, r2
   16554:	07e2      	lsls	r2, r4, #31
   16556:	4313      	orrs	r3, r2
   16558:	0864      	lsrs	r4, r4, #1
   1655a:	485a      	ldr	r0, [pc, #360]	; (166c4 <__aeabi_dmul+0x4f0>)
   1655c:	4460      	add	r0, ip
   1655e:	2800      	cmp	r0, #0
   16560:	dd4d      	ble.n	165fe <__aeabi_dmul+0x42a>
   16562:	075a      	lsls	r2, r3, #29
   16564:	d009      	beq.n	1657a <__aeabi_dmul+0x3a6>
   16566:	220f      	movs	r2, #15
   16568:	401a      	ands	r2, r3
   1656a:	2a04      	cmp	r2, #4
   1656c:	d005      	beq.n	1657a <__aeabi_dmul+0x3a6>
   1656e:	1d1a      	adds	r2, r3, #4
   16570:	429a      	cmp	r2, r3
   16572:	419b      	sbcs	r3, r3
   16574:	425b      	negs	r3, r3
   16576:	18e4      	adds	r4, r4, r3
   16578:	0013      	movs	r3, r2
   1657a:	01e2      	lsls	r2, r4, #7
   1657c:	d504      	bpl.n	16588 <__aeabi_dmul+0x3b4>
   1657e:	2080      	movs	r0, #128	; 0x80
   16580:	4a51      	ldr	r2, [pc, #324]	; (166c8 <__aeabi_dmul+0x4f4>)
   16582:	00c0      	lsls	r0, r0, #3
   16584:	4014      	ands	r4, r2
   16586:	4460      	add	r0, ip
   16588:	4a50      	ldr	r2, [pc, #320]	; (166cc <__aeabi_dmul+0x4f8>)
   1658a:	4290      	cmp	r0, r2
   1658c:	dd00      	ble.n	16590 <__aeabi_dmul+0x3bc>
   1658e:	e6e3      	b.n	16358 <__aeabi_dmul+0x184>
   16590:	2501      	movs	r5, #1
   16592:	08db      	lsrs	r3, r3, #3
   16594:	0762      	lsls	r2, r4, #29
   16596:	431a      	orrs	r2, r3
   16598:	0264      	lsls	r4, r4, #9
   1659a:	9b01      	ldr	r3, [sp, #4]
   1659c:	4691      	mov	r9, r2
   1659e:	0b22      	lsrs	r2, r4, #12
   165a0:	0544      	lsls	r4, r0, #21
   165a2:	0d64      	lsrs	r4, r4, #21
   165a4:	401d      	ands	r5, r3
   165a6:	e67c      	b.n	162a2 <__aeabi_dmul+0xce>
   165a8:	2280      	movs	r2, #128	; 0x80
   165aa:	4659      	mov	r1, fp
   165ac:	0312      	lsls	r2, r2, #12
   165ae:	4211      	tst	r1, r2
   165b0:	d008      	beq.n	165c4 <__aeabi_dmul+0x3f0>
   165b2:	4214      	tst	r4, r2
   165b4:	d106      	bne.n	165c4 <__aeabi_dmul+0x3f0>
   165b6:	4322      	orrs	r2, r4
   165b8:	0312      	lsls	r2, r2, #12
   165ba:	0b12      	lsrs	r2, r2, #12
   165bc:	4645      	mov	r5, r8
   165be:	4699      	mov	r9, r3
   165c0:	4c43      	ldr	r4, [pc, #268]	; (166d0 <__aeabi_dmul+0x4fc>)
   165c2:	e66e      	b.n	162a2 <__aeabi_dmul+0xce>
   165c4:	465b      	mov	r3, fp
   165c6:	431a      	orrs	r2, r3
   165c8:	0312      	lsls	r2, r2, #12
   165ca:	0b12      	lsrs	r2, r2, #12
   165cc:	4c40      	ldr	r4, [pc, #256]	; (166d0 <__aeabi_dmul+0x4fc>)
   165ce:	e668      	b.n	162a2 <__aeabi_dmul+0xce>
   165d0:	0003      	movs	r3, r0
   165d2:	4654      	mov	r4, sl
   165d4:	3b28      	subs	r3, #40	; 0x28
   165d6:	409c      	lsls	r4, r3
   165d8:	2300      	movs	r3, #0
   165da:	e6b9      	b.n	16350 <__aeabi_dmul+0x17c>
   165dc:	f000 fd1a 	bl	17014 <__clzsi2>
   165e0:	3020      	adds	r0, #32
   165e2:	e6a6      	b.n	16332 <__aeabi_dmul+0x15e>
   165e4:	0003      	movs	r3, r0
   165e6:	3b28      	subs	r3, #40	; 0x28
   165e8:	409f      	lsls	r7, r3
   165ea:	2300      	movs	r3, #0
   165ec:	46bb      	mov	fp, r7
   165ee:	4699      	mov	r9, r3
   165f0:	e68a      	b.n	16308 <__aeabi_dmul+0x134>
   165f2:	f000 fd0f 	bl	17014 <__clzsi2>
   165f6:	3020      	adds	r0, #32
   165f8:	e674      	b.n	162e4 <__aeabi_dmul+0x110>
   165fa:	46b4      	mov	ip, r6
   165fc:	e7ad      	b.n	1655a <__aeabi_dmul+0x386>
   165fe:	2501      	movs	r5, #1
   16600:	1a2a      	subs	r2, r5, r0
   16602:	2a38      	cmp	r2, #56	; 0x38
   16604:	dd06      	ble.n	16614 <__aeabi_dmul+0x440>
   16606:	9b01      	ldr	r3, [sp, #4]
   16608:	2400      	movs	r4, #0
   1660a:	401d      	ands	r5, r3
   1660c:	2300      	movs	r3, #0
   1660e:	2200      	movs	r2, #0
   16610:	4699      	mov	r9, r3
   16612:	e646      	b.n	162a2 <__aeabi_dmul+0xce>
   16614:	2a1f      	cmp	r2, #31
   16616:	dc21      	bgt.n	1665c <__aeabi_dmul+0x488>
   16618:	2520      	movs	r5, #32
   1661a:	0020      	movs	r0, r4
   1661c:	1aad      	subs	r5, r5, r2
   1661e:	001e      	movs	r6, r3
   16620:	40ab      	lsls	r3, r5
   16622:	40a8      	lsls	r0, r5
   16624:	40d6      	lsrs	r6, r2
   16626:	1e5d      	subs	r5, r3, #1
   16628:	41ab      	sbcs	r3, r5
   1662a:	4330      	orrs	r0, r6
   1662c:	4318      	orrs	r0, r3
   1662e:	40d4      	lsrs	r4, r2
   16630:	0743      	lsls	r3, r0, #29
   16632:	d009      	beq.n	16648 <__aeabi_dmul+0x474>
   16634:	230f      	movs	r3, #15
   16636:	4003      	ands	r3, r0
   16638:	2b04      	cmp	r3, #4
   1663a:	d005      	beq.n	16648 <__aeabi_dmul+0x474>
   1663c:	0003      	movs	r3, r0
   1663e:	1d18      	adds	r0, r3, #4
   16640:	4298      	cmp	r0, r3
   16642:	419b      	sbcs	r3, r3
   16644:	425b      	negs	r3, r3
   16646:	18e4      	adds	r4, r4, r3
   16648:	0223      	lsls	r3, r4, #8
   1664a:	d521      	bpl.n	16690 <__aeabi_dmul+0x4bc>
   1664c:	2501      	movs	r5, #1
   1664e:	9b01      	ldr	r3, [sp, #4]
   16650:	2401      	movs	r4, #1
   16652:	401d      	ands	r5, r3
   16654:	2300      	movs	r3, #0
   16656:	2200      	movs	r2, #0
   16658:	4699      	mov	r9, r3
   1665a:	e622      	b.n	162a2 <__aeabi_dmul+0xce>
   1665c:	251f      	movs	r5, #31
   1665e:	0021      	movs	r1, r4
   16660:	426d      	negs	r5, r5
   16662:	1a28      	subs	r0, r5, r0
   16664:	40c1      	lsrs	r1, r0
   16666:	0008      	movs	r0, r1
   16668:	2a20      	cmp	r2, #32
   1666a:	d01d      	beq.n	166a8 <__aeabi_dmul+0x4d4>
   1666c:	355f      	adds	r5, #95	; 0x5f
   1666e:	1aaa      	subs	r2, r5, r2
   16670:	4094      	lsls	r4, r2
   16672:	4323      	orrs	r3, r4
   16674:	1e5c      	subs	r4, r3, #1
   16676:	41a3      	sbcs	r3, r4
   16678:	2507      	movs	r5, #7
   1667a:	4303      	orrs	r3, r0
   1667c:	401d      	ands	r5, r3
   1667e:	2200      	movs	r2, #0
   16680:	2d00      	cmp	r5, #0
   16682:	d009      	beq.n	16698 <__aeabi_dmul+0x4c4>
   16684:	220f      	movs	r2, #15
   16686:	2400      	movs	r4, #0
   16688:	401a      	ands	r2, r3
   1668a:	0018      	movs	r0, r3
   1668c:	2a04      	cmp	r2, #4
   1668e:	d1d6      	bne.n	1663e <__aeabi_dmul+0x46a>
   16690:	0003      	movs	r3, r0
   16692:	0765      	lsls	r5, r4, #29
   16694:	0264      	lsls	r4, r4, #9
   16696:	0b22      	lsrs	r2, r4, #12
   16698:	08db      	lsrs	r3, r3, #3
   1669a:	432b      	orrs	r3, r5
   1669c:	2501      	movs	r5, #1
   1669e:	4699      	mov	r9, r3
   166a0:	9b01      	ldr	r3, [sp, #4]
   166a2:	2400      	movs	r4, #0
   166a4:	401d      	ands	r5, r3
   166a6:	e5fc      	b.n	162a2 <__aeabi_dmul+0xce>
   166a8:	2400      	movs	r4, #0
   166aa:	e7e2      	b.n	16672 <__aeabi_dmul+0x49e>
   166ac:	2280      	movs	r2, #128	; 0x80
   166ae:	2501      	movs	r5, #1
   166b0:	0312      	lsls	r2, r2, #12
   166b2:	4322      	orrs	r2, r4
   166b4:	9901      	ldr	r1, [sp, #4]
   166b6:	0312      	lsls	r2, r2, #12
   166b8:	0b12      	lsrs	r2, r2, #12
   166ba:	400d      	ands	r5, r1
   166bc:	4699      	mov	r9, r3
   166be:	4c04      	ldr	r4, [pc, #16]	; (166d0 <__aeabi_dmul+0x4fc>)
   166c0:	e5ef      	b.n	162a2 <__aeabi_dmul+0xce>
   166c2:	46c0      	nop			; (mov r8, r8)
   166c4:	000003ff 	.word	0x000003ff
   166c8:	feffffff 	.word	0xfeffffff
   166cc:	000007fe 	.word	0x000007fe
   166d0:	000007ff 	.word	0x000007ff

000166d4 <__aeabi_dsub>:
   166d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   166d6:	4646      	mov	r6, r8
   166d8:	46d6      	mov	lr, sl
   166da:	464f      	mov	r7, r9
   166dc:	030c      	lsls	r4, r1, #12
   166de:	b5c0      	push	{r6, r7, lr}
   166e0:	0fcd      	lsrs	r5, r1, #31
   166e2:	004e      	lsls	r6, r1, #1
   166e4:	0a61      	lsrs	r1, r4, #9
   166e6:	0f44      	lsrs	r4, r0, #29
   166e8:	430c      	orrs	r4, r1
   166ea:	00c1      	lsls	r1, r0, #3
   166ec:	0058      	lsls	r0, r3, #1
   166ee:	0d40      	lsrs	r0, r0, #21
   166f0:	4684      	mov	ip, r0
   166f2:	468a      	mov	sl, r1
   166f4:	000f      	movs	r7, r1
   166f6:	0319      	lsls	r1, r3, #12
   166f8:	0f50      	lsrs	r0, r2, #29
   166fa:	0a49      	lsrs	r1, r1, #9
   166fc:	4301      	orrs	r1, r0
   166fe:	48c6      	ldr	r0, [pc, #792]	; (16a18 <__aeabi_dsub+0x344>)
   16700:	0d76      	lsrs	r6, r6, #21
   16702:	46a8      	mov	r8, r5
   16704:	0fdb      	lsrs	r3, r3, #31
   16706:	00d2      	lsls	r2, r2, #3
   16708:	4584      	cmp	ip, r0
   1670a:	d100      	bne.n	1670e <__aeabi_dsub+0x3a>
   1670c:	e0d8      	b.n	168c0 <__aeabi_dsub+0x1ec>
   1670e:	2001      	movs	r0, #1
   16710:	4043      	eors	r3, r0
   16712:	42ab      	cmp	r3, r5
   16714:	d100      	bne.n	16718 <__aeabi_dsub+0x44>
   16716:	e0a6      	b.n	16866 <__aeabi_dsub+0x192>
   16718:	4660      	mov	r0, ip
   1671a:	1a35      	subs	r5, r6, r0
   1671c:	2d00      	cmp	r5, #0
   1671e:	dc00      	bgt.n	16722 <__aeabi_dsub+0x4e>
   16720:	e105      	b.n	1692e <__aeabi_dsub+0x25a>
   16722:	2800      	cmp	r0, #0
   16724:	d110      	bne.n	16748 <__aeabi_dsub+0x74>
   16726:	000b      	movs	r3, r1
   16728:	4313      	orrs	r3, r2
   1672a:	d100      	bne.n	1672e <__aeabi_dsub+0x5a>
   1672c:	e0d7      	b.n	168de <__aeabi_dsub+0x20a>
   1672e:	1e6b      	subs	r3, r5, #1
   16730:	2b00      	cmp	r3, #0
   16732:	d000      	beq.n	16736 <__aeabi_dsub+0x62>
   16734:	e14b      	b.n	169ce <__aeabi_dsub+0x2fa>
   16736:	4653      	mov	r3, sl
   16738:	1a9f      	subs	r7, r3, r2
   1673a:	45ba      	cmp	sl, r7
   1673c:	4180      	sbcs	r0, r0
   1673e:	1a64      	subs	r4, r4, r1
   16740:	4240      	negs	r0, r0
   16742:	1a24      	subs	r4, r4, r0
   16744:	2601      	movs	r6, #1
   16746:	e01e      	b.n	16786 <__aeabi_dsub+0xb2>
   16748:	4bb3      	ldr	r3, [pc, #716]	; (16a18 <__aeabi_dsub+0x344>)
   1674a:	429e      	cmp	r6, r3
   1674c:	d048      	beq.n	167e0 <__aeabi_dsub+0x10c>
   1674e:	2380      	movs	r3, #128	; 0x80
   16750:	041b      	lsls	r3, r3, #16
   16752:	4319      	orrs	r1, r3
   16754:	2d38      	cmp	r5, #56	; 0x38
   16756:	dd00      	ble.n	1675a <__aeabi_dsub+0x86>
   16758:	e119      	b.n	1698e <__aeabi_dsub+0x2ba>
   1675a:	2d1f      	cmp	r5, #31
   1675c:	dd00      	ble.n	16760 <__aeabi_dsub+0x8c>
   1675e:	e14c      	b.n	169fa <__aeabi_dsub+0x326>
   16760:	2320      	movs	r3, #32
   16762:	000f      	movs	r7, r1
   16764:	1b5b      	subs	r3, r3, r5
   16766:	0010      	movs	r0, r2
   16768:	409a      	lsls	r2, r3
   1676a:	409f      	lsls	r7, r3
   1676c:	40e8      	lsrs	r0, r5
   1676e:	1e53      	subs	r3, r2, #1
   16770:	419a      	sbcs	r2, r3
   16772:	40e9      	lsrs	r1, r5
   16774:	4307      	orrs	r7, r0
   16776:	4317      	orrs	r7, r2
   16778:	4653      	mov	r3, sl
   1677a:	1bdf      	subs	r7, r3, r7
   1677c:	1a61      	subs	r1, r4, r1
   1677e:	45ba      	cmp	sl, r7
   16780:	41a4      	sbcs	r4, r4
   16782:	4264      	negs	r4, r4
   16784:	1b0c      	subs	r4, r1, r4
   16786:	0223      	lsls	r3, r4, #8
   16788:	d400      	bmi.n	1678c <__aeabi_dsub+0xb8>
   1678a:	e0c5      	b.n	16918 <__aeabi_dsub+0x244>
   1678c:	0264      	lsls	r4, r4, #9
   1678e:	0a65      	lsrs	r5, r4, #9
   16790:	2d00      	cmp	r5, #0
   16792:	d100      	bne.n	16796 <__aeabi_dsub+0xc2>
   16794:	e0f6      	b.n	16984 <__aeabi_dsub+0x2b0>
   16796:	0028      	movs	r0, r5
   16798:	f000 fc3c 	bl	17014 <__clzsi2>
   1679c:	0003      	movs	r3, r0
   1679e:	3b08      	subs	r3, #8
   167a0:	2b1f      	cmp	r3, #31
   167a2:	dd00      	ble.n	167a6 <__aeabi_dsub+0xd2>
   167a4:	e0e9      	b.n	1697a <__aeabi_dsub+0x2a6>
   167a6:	2220      	movs	r2, #32
   167a8:	003c      	movs	r4, r7
   167aa:	1ad2      	subs	r2, r2, r3
   167ac:	409d      	lsls	r5, r3
   167ae:	40d4      	lsrs	r4, r2
   167b0:	409f      	lsls	r7, r3
   167b2:	4325      	orrs	r5, r4
   167b4:	429e      	cmp	r6, r3
   167b6:	dd00      	ble.n	167ba <__aeabi_dsub+0xe6>
   167b8:	e0db      	b.n	16972 <__aeabi_dsub+0x29e>
   167ba:	1b9e      	subs	r6, r3, r6
   167bc:	1c73      	adds	r3, r6, #1
   167be:	2b1f      	cmp	r3, #31
   167c0:	dd00      	ble.n	167c4 <__aeabi_dsub+0xf0>
   167c2:	e10a      	b.n	169da <__aeabi_dsub+0x306>
   167c4:	2220      	movs	r2, #32
   167c6:	0038      	movs	r0, r7
   167c8:	1ad2      	subs	r2, r2, r3
   167ca:	0029      	movs	r1, r5
   167cc:	4097      	lsls	r7, r2
   167ce:	002c      	movs	r4, r5
   167d0:	4091      	lsls	r1, r2
   167d2:	40d8      	lsrs	r0, r3
   167d4:	1e7a      	subs	r2, r7, #1
   167d6:	4197      	sbcs	r7, r2
   167d8:	40dc      	lsrs	r4, r3
   167da:	2600      	movs	r6, #0
   167dc:	4301      	orrs	r1, r0
   167de:	430f      	orrs	r7, r1
   167e0:	077b      	lsls	r3, r7, #29
   167e2:	d009      	beq.n	167f8 <__aeabi_dsub+0x124>
   167e4:	230f      	movs	r3, #15
   167e6:	403b      	ands	r3, r7
   167e8:	2b04      	cmp	r3, #4
   167ea:	d005      	beq.n	167f8 <__aeabi_dsub+0x124>
   167ec:	1d3b      	adds	r3, r7, #4
   167ee:	42bb      	cmp	r3, r7
   167f0:	41bf      	sbcs	r7, r7
   167f2:	427f      	negs	r7, r7
   167f4:	19e4      	adds	r4, r4, r7
   167f6:	001f      	movs	r7, r3
   167f8:	0223      	lsls	r3, r4, #8
   167fa:	d525      	bpl.n	16848 <__aeabi_dsub+0x174>
   167fc:	4b86      	ldr	r3, [pc, #536]	; (16a18 <__aeabi_dsub+0x344>)
   167fe:	3601      	adds	r6, #1
   16800:	429e      	cmp	r6, r3
   16802:	d100      	bne.n	16806 <__aeabi_dsub+0x132>
   16804:	e0af      	b.n	16966 <__aeabi_dsub+0x292>
   16806:	4b85      	ldr	r3, [pc, #532]	; (16a1c <__aeabi_dsub+0x348>)
   16808:	2501      	movs	r5, #1
   1680a:	401c      	ands	r4, r3
   1680c:	4643      	mov	r3, r8
   1680e:	0762      	lsls	r2, r4, #29
   16810:	08ff      	lsrs	r7, r7, #3
   16812:	0264      	lsls	r4, r4, #9
   16814:	0576      	lsls	r6, r6, #21
   16816:	4317      	orrs	r7, r2
   16818:	0b24      	lsrs	r4, r4, #12
   1681a:	0d76      	lsrs	r6, r6, #21
   1681c:	401d      	ands	r5, r3
   1681e:	2100      	movs	r1, #0
   16820:	0324      	lsls	r4, r4, #12
   16822:	0b23      	lsrs	r3, r4, #12
   16824:	0d0c      	lsrs	r4, r1, #20
   16826:	4a7e      	ldr	r2, [pc, #504]	; (16a20 <__aeabi_dsub+0x34c>)
   16828:	0524      	lsls	r4, r4, #20
   1682a:	431c      	orrs	r4, r3
   1682c:	4014      	ands	r4, r2
   1682e:	0533      	lsls	r3, r6, #20
   16830:	4323      	orrs	r3, r4
   16832:	005b      	lsls	r3, r3, #1
   16834:	07ed      	lsls	r5, r5, #31
   16836:	085b      	lsrs	r3, r3, #1
   16838:	432b      	orrs	r3, r5
   1683a:	0038      	movs	r0, r7
   1683c:	0019      	movs	r1, r3
   1683e:	bc1c      	pop	{r2, r3, r4}
   16840:	4690      	mov	r8, r2
   16842:	4699      	mov	r9, r3
   16844:	46a2      	mov	sl, r4
   16846:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16848:	2501      	movs	r5, #1
   1684a:	4643      	mov	r3, r8
   1684c:	0762      	lsls	r2, r4, #29
   1684e:	08ff      	lsrs	r7, r7, #3
   16850:	4317      	orrs	r7, r2
   16852:	08e4      	lsrs	r4, r4, #3
   16854:	401d      	ands	r5, r3
   16856:	4b70      	ldr	r3, [pc, #448]	; (16a18 <__aeabi_dsub+0x344>)
   16858:	429e      	cmp	r6, r3
   1685a:	d036      	beq.n	168ca <__aeabi_dsub+0x1f6>
   1685c:	0324      	lsls	r4, r4, #12
   1685e:	0576      	lsls	r6, r6, #21
   16860:	0b24      	lsrs	r4, r4, #12
   16862:	0d76      	lsrs	r6, r6, #21
   16864:	e7db      	b.n	1681e <__aeabi_dsub+0x14a>
   16866:	4663      	mov	r3, ip
   16868:	1af3      	subs	r3, r6, r3
   1686a:	2b00      	cmp	r3, #0
   1686c:	dc00      	bgt.n	16870 <__aeabi_dsub+0x19c>
   1686e:	e094      	b.n	1699a <__aeabi_dsub+0x2c6>
   16870:	4660      	mov	r0, ip
   16872:	2800      	cmp	r0, #0
   16874:	d035      	beq.n	168e2 <__aeabi_dsub+0x20e>
   16876:	4868      	ldr	r0, [pc, #416]	; (16a18 <__aeabi_dsub+0x344>)
   16878:	4286      	cmp	r6, r0
   1687a:	d0b1      	beq.n	167e0 <__aeabi_dsub+0x10c>
   1687c:	2780      	movs	r7, #128	; 0x80
   1687e:	043f      	lsls	r7, r7, #16
   16880:	4339      	orrs	r1, r7
   16882:	2b38      	cmp	r3, #56	; 0x38
   16884:	dc00      	bgt.n	16888 <__aeabi_dsub+0x1b4>
   16886:	e0fd      	b.n	16a84 <__aeabi_dsub+0x3b0>
   16888:	430a      	orrs	r2, r1
   1688a:	0017      	movs	r7, r2
   1688c:	2100      	movs	r1, #0
   1688e:	1e7a      	subs	r2, r7, #1
   16890:	4197      	sbcs	r7, r2
   16892:	4457      	add	r7, sl
   16894:	4557      	cmp	r7, sl
   16896:	4180      	sbcs	r0, r0
   16898:	1909      	adds	r1, r1, r4
   1689a:	4244      	negs	r4, r0
   1689c:	190c      	adds	r4, r1, r4
   1689e:	0223      	lsls	r3, r4, #8
   168a0:	d53a      	bpl.n	16918 <__aeabi_dsub+0x244>
   168a2:	4b5d      	ldr	r3, [pc, #372]	; (16a18 <__aeabi_dsub+0x344>)
   168a4:	3601      	adds	r6, #1
   168a6:	429e      	cmp	r6, r3
   168a8:	d100      	bne.n	168ac <__aeabi_dsub+0x1d8>
   168aa:	e14b      	b.n	16b44 <__aeabi_dsub+0x470>
   168ac:	2201      	movs	r2, #1
   168ae:	4b5b      	ldr	r3, [pc, #364]	; (16a1c <__aeabi_dsub+0x348>)
   168b0:	401c      	ands	r4, r3
   168b2:	087b      	lsrs	r3, r7, #1
   168b4:	4017      	ands	r7, r2
   168b6:	431f      	orrs	r7, r3
   168b8:	07e2      	lsls	r2, r4, #31
   168ba:	4317      	orrs	r7, r2
   168bc:	0864      	lsrs	r4, r4, #1
   168be:	e78f      	b.n	167e0 <__aeabi_dsub+0x10c>
   168c0:	0008      	movs	r0, r1
   168c2:	4310      	orrs	r0, r2
   168c4:	d000      	beq.n	168c8 <__aeabi_dsub+0x1f4>
   168c6:	e724      	b.n	16712 <__aeabi_dsub+0x3e>
   168c8:	e721      	b.n	1670e <__aeabi_dsub+0x3a>
   168ca:	0023      	movs	r3, r4
   168cc:	433b      	orrs	r3, r7
   168ce:	d100      	bne.n	168d2 <__aeabi_dsub+0x1fe>
   168d0:	e1b9      	b.n	16c46 <__aeabi_dsub+0x572>
   168d2:	2280      	movs	r2, #128	; 0x80
   168d4:	0312      	lsls	r2, r2, #12
   168d6:	4314      	orrs	r4, r2
   168d8:	0324      	lsls	r4, r4, #12
   168da:	0b24      	lsrs	r4, r4, #12
   168dc:	e79f      	b.n	1681e <__aeabi_dsub+0x14a>
   168de:	002e      	movs	r6, r5
   168e0:	e77e      	b.n	167e0 <__aeabi_dsub+0x10c>
   168e2:	0008      	movs	r0, r1
   168e4:	4310      	orrs	r0, r2
   168e6:	d100      	bne.n	168ea <__aeabi_dsub+0x216>
   168e8:	e0ca      	b.n	16a80 <__aeabi_dsub+0x3ac>
   168ea:	1e58      	subs	r0, r3, #1
   168ec:	4684      	mov	ip, r0
   168ee:	2800      	cmp	r0, #0
   168f0:	d000      	beq.n	168f4 <__aeabi_dsub+0x220>
   168f2:	e0e7      	b.n	16ac4 <__aeabi_dsub+0x3f0>
   168f4:	4452      	add	r2, sl
   168f6:	4552      	cmp	r2, sl
   168f8:	4180      	sbcs	r0, r0
   168fa:	1864      	adds	r4, r4, r1
   168fc:	4240      	negs	r0, r0
   168fe:	1824      	adds	r4, r4, r0
   16900:	0017      	movs	r7, r2
   16902:	2601      	movs	r6, #1
   16904:	0223      	lsls	r3, r4, #8
   16906:	d507      	bpl.n	16918 <__aeabi_dsub+0x244>
   16908:	2602      	movs	r6, #2
   1690a:	e7cf      	b.n	168ac <__aeabi_dsub+0x1d8>
   1690c:	4664      	mov	r4, ip
   1690e:	432c      	orrs	r4, r5
   16910:	d100      	bne.n	16914 <__aeabi_dsub+0x240>
   16912:	e1b3      	b.n	16c7c <__aeabi_dsub+0x5a8>
   16914:	002c      	movs	r4, r5
   16916:	4667      	mov	r7, ip
   16918:	077b      	lsls	r3, r7, #29
   1691a:	d000      	beq.n	1691e <__aeabi_dsub+0x24a>
   1691c:	e762      	b.n	167e4 <__aeabi_dsub+0x110>
   1691e:	0763      	lsls	r3, r4, #29
   16920:	08ff      	lsrs	r7, r7, #3
   16922:	431f      	orrs	r7, r3
   16924:	2501      	movs	r5, #1
   16926:	4643      	mov	r3, r8
   16928:	08e4      	lsrs	r4, r4, #3
   1692a:	401d      	ands	r5, r3
   1692c:	e793      	b.n	16856 <__aeabi_dsub+0x182>
   1692e:	2d00      	cmp	r5, #0
   16930:	d178      	bne.n	16a24 <__aeabi_dsub+0x350>
   16932:	1c75      	adds	r5, r6, #1
   16934:	056d      	lsls	r5, r5, #21
   16936:	0d6d      	lsrs	r5, r5, #21
   16938:	2d01      	cmp	r5, #1
   1693a:	dc00      	bgt.n	1693e <__aeabi_dsub+0x26a>
   1693c:	e0f2      	b.n	16b24 <__aeabi_dsub+0x450>
   1693e:	4650      	mov	r0, sl
   16940:	1a80      	subs	r0, r0, r2
   16942:	4582      	cmp	sl, r0
   16944:	41bf      	sbcs	r7, r7
   16946:	1a65      	subs	r5, r4, r1
   16948:	427f      	negs	r7, r7
   1694a:	1bed      	subs	r5, r5, r7
   1694c:	4684      	mov	ip, r0
   1694e:	0228      	lsls	r0, r5, #8
   16950:	d400      	bmi.n	16954 <__aeabi_dsub+0x280>
   16952:	e08c      	b.n	16a6e <__aeabi_dsub+0x39a>
   16954:	4650      	mov	r0, sl
   16956:	1a17      	subs	r7, r2, r0
   16958:	42ba      	cmp	r2, r7
   1695a:	4192      	sbcs	r2, r2
   1695c:	1b0c      	subs	r4, r1, r4
   1695e:	4255      	negs	r5, r2
   16960:	1b65      	subs	r5, r4, r5
   16962:	4698      	mov	r8, r3
   16964:	e714      	b.n	16790 <__aeabi_dsub+0xbc>
   16966:	2501      	movs	r5, #1
   16968:	4643      	mov	r3, r8
   1696a:	2400      	movs	r4, #0
   1696c:	401d      	ands	r5, r3
   1696e:	2700      	movs	r7, #0
   16970:	e755      	b.n	1681e <__aeabi_dsub+0x14a>
   16972:	4c2a      	ldr	r4, [pc, #168]	; (16a1c <__aeabi_dsub+0x348>)
   16974:	1af6      	subs	r6, r6, r3
   16976:	402c      	ands	r4, r5
   16978:	e732      	b.n	167e0 <__aeabi_dsub+0x10c>
   1697a:	003d      	movs	r5, r7
   1697c:	3828      	subs	r0, #40	; 0x28
   1697e:	4085      	lsls	r5, r0
   16980:	2700      	movs	r7, #0
   16982:	e717      	b.n	167b4 <__aeabi_dsub+0xe0>
   16984:	0038      	movs	r0, r7
   16986:	f000 fb45 	bl	17014 <__clzsi2>
   1698a:	3020      	adds	r0, #32
   1698c:	e706      	b.n	1679c <__aeabi_dsub+0xc8>
   1698e:	430a      	orrs	r2, r1
   16990:	0017      	movs	r7, r2
   16992:	2100      	movs	r1, #0
   16994:	1e7a      	subs	r2, r7, #1
   16996:	4197      	sbcs	r7, r2
   16998:	e6ee      	b.n	16778 <__aeabi_dsub+0xa4>
   1699a:	2b00      	cmp	r3, #0
   1699c:	d000      	beq.n	169a0 <__aeabi_dsub+0x2cc>
   1699e:	e0e5      	b.n	16b6c <__aeabi_dsub+0x498>
   169a0:	1c73      	adds	r3, r6, #1
   169a2:	469c      	mov	ip, r3
   169a4:	055b      	lsls	r3, r3, #21
   169a6:	0d5b      	lsrs	r3, r3, #21
   169a8:	2b01      	cmp	r3, #1
   169aa:	dc00      	bgt.n	169ae <__aeabi_dsub+0x2da>
   169ac:	e09f      	b.n	16aee <__aeabi_dsub+0x41a>
   169ae:	4b1a      	ldr	r3, [pc, #104]	; (16a18 <__aeabi_dsub+0x344>)
   169b0:	459c      	cmp	ip, r3
   169b2:	d100      	bne.n	169b6 <__aeabi_dsub+0x2e2>
   169b4:	e0c5      	b.n	16b42 <__aeabi_dsub+0x46e>
   169b6:	4452      	add	r2, sl
   169b8:	4552      	cmp	r2, sl
   169ba:	4180      	sbcs	r0, r0
   169bc:	1864      	adds	r4, r4, r1
   169be:	4240      	negs	r0, r0
   169c0:	1824      	adds	r4, r4, r0
   169c2:	07e7      	lsls	r7, r4, #31
   169c4:	0852      	lsrs	r2, r2, #1
   169c6:	4317      	orrs	r7, r2
   169c8:	0864      	lsrs	r4, r4, #1
   169ca:	4666      	mov	r6, ip
   169cc:	e708      	b.n	167e0 <__aeabi_dsub+0x10c>
   169ce:	4812      	ldr	r0, [pc, #72]	; (16a18 <__aeabi_dsub+0x344>)
   169d0:	4285      	cmp	r5, r0
   169d2:	d100      	bne.n	169d6 <__aeabi_dsub+0x302>
   169d4:	e085      	b.n	16ae2 <__aeabi_dsub+0x40e>
   169d6:	001d      	movs	r5, r3
   169d8:	e6bc      	b.n	16754 <__aeabi_dsub+0x80>
   169da:	0029      	movs	r1, r5
   169dc:	3e1f      	subs	r6, #31
   169de:	40f1      	lsrs	r1, r6
   169e0:	2b20      	cmp	r3, #32
   169e2:	d100      	bne.n	169e6 <__aeabi_dsub+0x312>
   169e4:	e07f      	b.n	16ae6 <__aeabi_dsub+0x412>
   169e6:	2240      	movs	r2, #64	; 0x40
   169e8:	1ad3      	subs	r3, r2, r3
   169ea:	409d      	lsls	r5, r3
   169ec:	432f      	orrs	r7, r5
   169ee:	1e7d      	subs	r5, r7, #1
   169f0:	41af      	sbcs	r7, r5
   169f2:	2400      	movs	r4, #0
   169f4:	430f      	orrs	r7, r1
   169f6:	2600      	movs	r6, #0
   169f8:	e78e      	b.n	16918 <__aeabi_dsub+0x244>
   169fa:	002b      	movs	r3, r5
   169fc:	000f      	movs	r7, r1
   169fe:	3b20      	subs	r3, #32
   16a00:	40df      	lsrs	r7, r3
   16a02:	2d20      	cmp	r5, #32
   16a04:	d071      	beq.n	16aea <__aeabi_dsub+0x416>
   16a06:	2340      	movs	r3, #64	; 0x40
   16a08:	1b5d      	subs	r5, r3, r5
   16a0a:	40a9      	lsls	r1, r5
   16a0c:	430a      	orrs	r2, r1
   16a0e:	1e51      	subs	r1, r2, #1
   16a10:	418a      	sbcs	r2, r1
   16a12:	2100      	movs	r1, #0
   16a14:	4317      	orrs	r7, r2
   16a16:	e6af      	b.n	16778 <__aeabi_dsub+0xa4>
   16a18:	000007ff 	.word	0x000007ff
   16a1c:	ff7fffff 	.word	0xff7fffff
   16a20:	800fffff 	.word	0x800fffff
   16a24:	2e00      	cmp	r6, #0
   16a26:	d03e      	beq.n	16aa6 <__aeabi_dsub+0x3d2>
   16a28:	4eb3      	ldr	r6, [pc, #716]	; (16cf8 <__aeabi_dsub+0x624>)
   16a2a:	45b4      	cmp	ip, r6
   16a2c:	d045      	beq.n	16aba <__aeabi_dsub+0x3e6>
   16a2e:	2680      	movs	r6, #128	; 0x80
   16a30:	0436      	lsls	r6, r6, #16
   16a32:	426d      	negs	r5, r5
   16a34:	4334      	orrs	r4, r6
   16a36:	2d38      	cmp	r5, #56	; 0x38
   16a38:	dd00      	ble.n	16a3c <__aeabi_dsub+0x368>
   16a3a:	e0a8      	b.n	16b8e <__aeabi_dsub+0x4ba>
   16a3c:	2d1f      	cmp	r5, #31
   16a3e:	dd00      	ble.n	16a42 <__aeabi_dsub+0x36e>
   16a40:	e11f      	b.n	16c82 <__aeabi_dsub+0x5ae>
   16a42:	2620      	movs	r6, #32
   16a44:	0027      	movs	r7, r4
   16a46:	4650      	mov	r0, sl
   16a48:	1b76      	subs	r6, r6, r5
   16a4a:	40b7      	lsls	r7, r6
   16a4c:	40e8      	lsrs	r0, r5
   16a4e:	4307      	orrs	r7, r0
   16a50:	4650      	mov	r0, sl
   16a52:	40b0      	lsls	r0, r6
   16a54:	1e46      	subs	r6, r0, #1
   16a56:	41b0      	sbcs	r0, r6
   16a58:	40ec      	lsrs	r4, r5
   16a5a:	4338      	orrs	r0, r7
   16a5c:	1a17      	subs	r7, r2, r0
   16a5e:	42ba      	cmp	r2, r7
   16a60:	4192      	sbcs	r2, r2
   16a62:	1b0c      	subs	r4, r1, r4
   16a64:	4252      	negs	r2, r2
   16a66:	1aa4      	subs	r4, r4, r2
   16a68:	4666      	mov	r6, ip
   16a6a:	4698      	mov	r8, r3
   16a6c:	e68b      	b.n	16786 <__aeabi_dsub+0xb2>
   16a6e:	4664      	mov	r4, ip
   16a70:	4667      	mov	r7, ip
   16a72:	432c      	orrs	r4, r5
   16a74:	d000      	beq.n	16a78 <__aeabi_dsub+0x3a4>
   16a76:	e68b      	b.n	16790 <__aeabi_dsub+0xbc>
   16a78:	2500      	movs	r5, #0
   16a7a:	2600      	movs	r6, #0
   16a7c:	2700      	movs	r7, #0
   16a7e:	e6ea      	b.n	16856 <__aeabi_dsub+0x182>
   16a80:	001e      	movs	r6, r3
   16a82:	e6ad      	b.n	167e0 <__aeabi_dsub+0x10c>
   16a84:	2b1f      	cmp	r3, #31
   16a86:	dc60      	bgt.n	16b4a <__aeabi_dsub+0x476>
   16a88:	2720      	movs	r7, #32
   16a8a:	1af8      	subs	r0, r7, r3
   16a8c:	000f      	movs	r7, r1
   16a8e:	4684      	mov	ip, r0
   16a90:	4087      	lsls	r7, r0
   16a92:	0010      	movs	r0, r2
   16a94:	40d8      	lsrs	r0, r3
   16a96:	4307      	orrs	r7, r0
   16a98:	4660      	mov	r0, ip
   16a9a:	4082      	lsls	r2, r0
   16a9c:	1e50      	subs	r0, r2, #1
   16a9e:	4182      	sbcs	r2, r0
   16aa0:	40d9      	lsrs	r1, r3
   16aa2:	4317      	orrs	r7, r2
   16aa4:	e6f5      	b.n	16892 <__aeabi_dsub+0x1be>
   16aa6:	0026      	movs	r6, r4
   16aa8:	4650      	mov	r0, sl
   16aaa:	4306      	orrs	r6, r0
   16aac:	d005      	beq.n	16aba <__aeabi_dsub+0x3e6>
   16aae:	43ed      	mvns	r5, r5
   16ab0:	2d00      	cmp	r5, #0
   16ab2:	d0d3      	beq.n	16a5c <__aeabi_dsub+0x388>
   16ab4:	4e90      	ldr	r6, [pc, #576]	; (16cf8 <__aeabi_dsub+0x624>)
   16ab6:	45b4      	cmp	ip, r6
   16ab8:	d1bd      	bne.n	16a36 <__aeabi_dsub+0x362>
   16aba:	000c      	movs	r4, r1
   16abc:	0017      	movs	r7, r2
   16abe:	4666      	mov	r6, ip
   16ac0:	4698      	mov	r8, r3
   16ac2:	e68d      	b.n	167e0 <__aeabi_dsub+0x10c>
   16ac4:	488c      	ldr	r0, [pc, #560]	; (16cf8 <__aeabi_dsub+0x624>)
   16ac6:	4283      	cmp	r3, r0
   16ac8:	d00b      	beq.n	16ae2 <__aeabi_dsub+0x40e>
   16aca:	4663      	mov	r3, ip
   16acc:	e6d9      	b.n	16882 <__aeabi_dsub+0x1ae>
   16ace:	2d00      	cmp	r5, #0
   16ad0:	d000      	beq.n	16ad4 <__aeabi_dsub+0x400>
   16ad2:	e096      	b.n	16c02 <__aeabi_dsub+0x52e>
   16ad4:	0008      	movs	r0, r1
   16ad6:	4310      	orrs	r0, r2
   16ad8:	d100      	bne.n	16adc <__aeabi_dsub+0x408>
   16ada:	e0e2      	b.n	16ca2 <__aeabi_dsub+0x5ce>
   16adc:	000c      	movs	r4, r1
   16ade:	0017      	movs	r7, r2
   16ae0:	4698      	mov	r8, r3
   16ae2:	4e85      	ldr	r6, [pc, #532]	; (16cf8 <__aeabi_dsub+0x624>)
   16ae4:	e67c      	b.n	167e0 <__aeabi_dsub+0x10c>
   16ae6:	2500      	movs	r5, #0
   16ae8:	e780      	b.n	169ec <__aeabi_dsub+0x318>
   16aea:	2100      	movs	r1, #0
   16aec:	e78e      	b.n	16a0c <__aeabi_dsub+0x338>
   16aee:	0023      	movs	r3, r4
   16af0:	4650      	mov	r0, sl
   16af2:	4303      	orrs	r3, r0
   16af4:	2e00      	cmp	r6, #0
   16af6:	d000      	beq.n	16afa <__aeabi_dsub+0x426>
   16af8:	e0a8      	b.n	16c4c <__aeabi_dsub+0x578>
   16afa:	2b00      	cmp	r3, #0
   16afc:	d100      	bne.n	16b00 <__aeabi_dsub+0x42c>
   16afe:	e0de      	b.n	16cbe <__aeabi_dsub+0x5ea>
   16b00:	000b      	movs	r3, r1
   16b02:	4313      	orrs	r3, r2
   16b04:	d100      	bne.n	16b08 <__aeabi_dsub+0x434>
   16b06:	e66b      	b.n	167e0 <__aeabi_dsub+0x10c>
   16b08:	4452      	add	r2, sl
   16b0a:	4552      	cmp	r2, sl
   16b0c:	4180      	sbcs	r0, r0
   16b0e:	1864      	adds	r4, r4, r1
   16b10:	4240      	negs	r0, r0
   16b12:	1824      	adds	r4, r4, r0
   16b14:	0017      	movs	r7, r2
   16b16:	0223      	lsls	r3, r4, #8
   16b18:	d400      	bmi.n	16b1c <__aeabi_dsub+0x448>
   16b1a:	e6fd      	b.n	16918 <__aeabi_dsub+0x244>
   16b1c:	4b77      	ldr	r3, [pc, #476]	; (16cfc <__aeabi_dsub+0x628>)
   16b1e:	4666      	mov	r6, ip
   16b20:	401c      	ands	r4, r3
   16b22:	e65d      	b.n	167e0 <__aeabi_dsub+0x10c>
   16b24:	0025      	movs	r5, r4
   16b26:	4650      	mov	r0, sl
   16b28:	4305      	orrs	r5, r0
   16b2a:	2e00      	cmp	r6, #0
   16b2c:	d1cf      	bne.n	16ace <__aeabi_dsub+0x3fa>
   16b2e:	2d00      	cmp	r5, #0
   16b30:	d14f      	bne.n	16bd2 <__aeabi_dsub+0x4fe>
   16b32:	000c      	movs	r4, r1
   16b34:	4314      	orrs	r4, r2
   16b36:	d100      	bne.n	16b3a <__aeabi_dsub+0x466>
   16b38:	e0a0      	b.n	16c7c <__aeabi_dsub+0x5a8>
   16b3a:	000c      	movs	r4, r1
   16b3c:	0017      	movs	r7, r2
   16b3e:	4698      	mov	r8, r3
   16b40:	e64e      	b.n	167e0 <__aeabi_dsub+0x10c>
   16b42:	4666      	mov	r6, ip
   16b44:	2400      	movs	r4, #0
   16b46:	2700      	movs	r7, #0
   16b48:	e685      	b.n	16856 <__aeabi_dsub+0x182>
   16b4a:	001f      	movs	r7, r3
   16b4c:	0008      	movs	r0, r1
   16b4e:	3f20      	subs	r7, #32
   16b50:	40f8      	lsrs	r0, r7
   16b52:	0007      	movs	r7, r0
   16b54:	2b20      	cmp	r3, #32
   16b56:	d100      	bne.n	16b5a <__aeabi_dsub+0x486>
   16b58:	e08e      	b.n	16c78 <__aeabi_dsub+0x5a4>
   16b5a:	2040      	movs	r0, #64	; 0x40
   16b5c:	1ac3      	subs	r3, r0, r3
   16b5e:	4099      	lsls	r1, r3
   16b60:	430a      	orrs	r2, r1
   16b62:	1e51      	subs	r1, r2, #1
   16b64:	418a      	sbcs	r2, r1
   16b66:	2100      	movs	r1, #0
   16b68:	4317      	orrs	r7, r2
   16b6a:	e692      	b.n	16892 <__aeabi_dsub+0x1be>
   16b6c:	2e00      	cmp	r6, #0
   16b6e:	d114      	bne.n	16b9a <__aeabi_dsub+0x4c6>
   16b70:	0026      	movs	r6, r4
   16b72:	4650      	mov	r0, sl
   16b74:	4306      	orrs	r6, r0
   16b76:	d062      	beq.n	16c3e <__aeabi_dsub+0x56a>
   16b78:	43db      	mvns	r3, r3
   16b7a:	2b00      	cmp	r3, #0
   16b7c:	d15c      	bne.n	16c38 <__aeabi_dsub+0x564>
   16b7e:	1887      	adds	r7, r0, r2
   16b80:	4297      	cmp	r7, r2
   16b82:	4192      	sbcs	r2, r2
   16b84:	1864      	adds	r4, r4, r1
   16b86:	4252      	negs	r2, r2
   16b88:	18a4      	adds	r4, r4, r2
   16b8a:	4666      	mov	r6, ip
   16b8c:	e687      	b.n	1689e <__aeabi_dsub+0x1ca>
   16b8e:	4650      	mov	r0, sl
   16b90:	4320      	orrs	r0, r4
   16b92:	1e44      	subs	r4, r0, #1
   16b94:	41a0      	sbcs	r0, r4
   16b96:	2400      	movs	r4, #0
   16b98:	e760      	b.n	16a5c <__aeabi_dsub+0x388>
   16b9a:	4e57      	ldr	r6, [pc, #348]	; (16cf8 <__aeabi_dsub+0x624>)
   16b9c:	45b4      	cmp	ip, r6
   16b9e:	d04e      	beq.n	16c3e <__aeabi_dsub+0x56a>
   16ba0:	2680      	movs	r6, #128	; 0x80
   16ba2:	0436      	lsls	r6, r6, #16
   16ba4:	425b      	negs	r3, r3
   16ba6:	4334      	orrs	r4, r6
   16ba8:	2b38      	cmp	r3, #56	; 0x38
   16baa:	dd00      	ble.n	16bae <__aeabi_dsub+0x4da>
   16bac:	e07f      	b.n	16cae <__aeabi_dsub+0x5da>
   16bae:	2b1f      	cmp	r3, #31
   16bb0:	dd00      	ble.n	16bb4 <__aeabi_dsub+0x4e0>
   16bb2:	e08b      	b.n	16ccc <__aeabi_dsub+0x5f8>
   16bb4:	2620      	movs	r6, #32
   16bb6:	0027      	movs	r7, r4
   16bb8:	4650      	mov	r0, sl
   16bba:	1af6      	subs	r6, r6, r3
   16bbc:	40b7      	lsls	r7, r6
   16bbe:	40d8      	lsrs	r0, r3
   16bc0:	4307      	orrs	r7, r0
   16bc2:	4650      	mov	r0, sl
   16bc4:	40b0      	lsls	r0, r6
   16bc6:	1e46      	subs	r6, r0, #1
   16bc8:	41b0      	sbcs	r0, r6
   16bca:	4307      	orrs	r7, r0
   16bcc:	40dc      	lsrs	r4, r3
   16bce:	18bf      	adds	r7, r7, r2
   16bd0:	e7d6      	b.n	16b80 <__aeabi_dsub+0x4ac>
   16bd2:	000d      	movs	r5, r1
   16bd4:	4315      	orrs	r5, r2
   16bd6:	d100      	bne.n	16bda <__aeabi_dsub+0x506>
   16bd8:	e602      	b.n	167e0 <__aeabi_dsub+0x10c>
   16bda:	4650      	mov	r0, sl
   16bdc:	1a80      	subs	r0, r0, r2
   16bde:	4582      	cmp	sl, r0
   16be0:	41bf      	sbcs	r7, r7
   16be2:	1a65      	subs	r5, r4, r1
   16be4:	427f      	negs	r7, r7
   16be6:	1bed      	subs	r5, r5, r7
   16be8:	4684      	mov	ip, r0
   16bea:	0228      	lsls	r0, r5, #8
   16bec:	d400      	bmi.n	16bf0 <__aeabi_dsub+0x51c>
   16bee:	e68d      	b.n	1690c <__aeabi_dsub+0x238>
   16bf0:	4650      	mov	r0, sl
   16bf2:	1a17      	subs	r7, r2, r0
   16bf4:	42ba      	cmp	r2, r7
   16bf6:	4192      	sbcs	r2, r2
   16bf8:	1b0c      	subs	r4, r1, r4
   16bfa:	4252      	negs	r2, r2
   16bfc:	1aa4      	subs	r4, r4, r2
   16bfe:	4698      	mov	r8, r3
   16c00:	e5ee      	b.n	167e0 <__aeabi_dsub+0x10c>
   16c02:	000d      	movs	r5, r1
   16c04:	4315      	orrs	r5, r2
   16c06:	d100      	bne.n	16c0a <__aeabi_dsub+0x536>
   16c08:	e76b      	b.n	16ae2 <__aeabi_dsub+0x40e>
   16c0a:	4650      	mov	r0, sl
   16c0c:	0767      	lsls	r7, r4, #29
   16c0e:	08c0      	lsrs	r0, r0, #3
   16c10:	4307      	orrs	r7, r0
   16c12:	2080      	movs	r0, #128	; 0x80
   16c14:	08e4      	lsrs	r4, r4, #3
   16c16:	0300      	lsls	r0, r0, #12
   16c18:	4204      	tst	r4, r0
   16c1a:	d007      	beq.n	16c2c <__aeabi_dsub+0x558>
   16c1c:	08cd      	lsrs	r5, r1, #3
   16c1e:	4205      	tst	r5, r0
   16c20:	d104      	bne.n	16c2c <__aeabi_dsub+0x558>
   16c22:	002c      	movs	r4, r5
   16c24:	4698      	mov	r8, r3
   16c26:	08d7      	lsrs	r7, r2, #3
   16c28:	0749      	lsls	r1, r1, #29
   16c2a:	430f      	orrs	r7, r1
   16c2c:	0f7b      	lsrs	r3, r7, #29
   16c2e:	00e4      	lsls	r4, r4, #3
   16c30:	431c      	orrs	r4, r3
   16c32:	00ff      	lsls	r7, r7, #3
   16c34:	4e30      	ldr	r6, [pc, #192]	; (16cf8 <__aeabi_dsub+0x624>)
   16c36:	e5d3      	b.n	167e0 <__aeabi_dsub+0x10c>
   16c38:	4e2f      	ldr	r6, [pc, #188]	; (16cf8 <__aeabi_dsub+0x624>)
   16c3a:	45b4      	cmp	ip, r6
   16c3c:	d1b4      	bne.n	16ba8 <__aeabi_dsub+0x4d4>
   16c3e:	000c      	movs	r4, r1
   16c40:	0017      	movs	r7, r2
   16c42:	4666      	mov	r6, ip
   16c44:	e5cc      	b.n	167e0 <__aeabi_dsub+0x10c>
   16c46:	2700      	movs	r7, #0
   16c48:	2400      	movs	r4, #0
   16c4a:	e5e8      	b.n	1681e <__aeabi_dsub+0x14a>
   16c4c:	2b00      	cmp	r3, #0
   16c4e:	d039      	beq.n	16cc4 <__aeabi_dsub+0x5f0>
   16c50:	000b      	movs	r3, r1
   16c52:	4313      	orrs	r3, r2
   16c54:	d100      	bne.n	16c58 <__aeabi_dsub+0x584>
   16c56:	e744      	b.n	16ae2 <__aeabi_dsub+0x40e>
   16c58:	08c0      	lsrs	r0, r0, #3
   16c5a:	0767      	lsls	r7, r4, #29
   16c5c:	4307      	orrs	r7, r0
   16c5e:	2080      	movs	r0, #128	; 0x80
   16c60:	08e4      	lsrs	r4, r4, #3
   16c62:	0300      	lsls	r0, r0, #12
   16c64:	4204      	tst	r4, r0
   16c66:	d0e1      	beq.n	16c2c <__aeabi_dsub+0x558>
   16c68:	08cb      	lsrs	r3, r1, #3
   16c6a:	4203      	tst	r3, r0
   16c6c:	d1de      	bne.n	16c2c <__aeabi_dsub+0x558>
   16c6e:	08d7      	lsrs	r7, r2, #3
   16c70:	0749      	lsls	r1, r1, #29
   16c72:	430f      	orrs	r7, r1
   16c74:	001c      	movs	r4, r3
   16c76:	e7d9      	b.n	16c2c <__aeabi_dsub+0x558>
   16c78:	2100      	movs	r1, #0
   16c7a:	e771      	b.n	16b60 <__aeabi_dsub+0x48c>
   16c7c:	2500      	movs	r5, #0
   16c7e:	2700      	movs	r7, #0
   16c80:	e5e9      	b.n	16856 <__aeabi_dsub+0x182>
   16c82:	002e      	movs	r6, r5
   16c84:	0027      	movs	r7, r4
   16c86:	3e20      	subs	r6, #32
   16c88:	40f7      	lsrs	r7, r6
   16c8a:	2d20      	cmp	r5, #32
   16c8c:	d02f      	beq.n	16cee <__aeabi_dsub+0x61a>
   16c8e:	2640      	movs	r6, #64	; 0x40
   16c90:	1b75      	subs	r5, r6, r5
   16c92:	40ac      	lsls	r4, r5
   16c94:	4650      	mov	r0, sl
   16c96:	4320      	orrs	r0, r4
   16c98:	1e44      	subs	r4, r0, #1
   16c9a:	41a0      	sbcs	r0, r4
   16c9c:	2400      	movs	r4, #0
   16c9e:	4338      	orrs	r0, r7
   16ca0:	e6dc      	b.n	16a5c <__aeabi_dsub+0x388>
   16ca2:	2480      	movs	r4, #128	; 0x80
   16ca4:	2500      	movs	r5, #0
   16ca6:	0324      	lsls	r4, r4, #12
   16ca8:	4e13      	ldr	r6, [pc, #76]	; (16cf8 <__aeabi_dsub+0x624>)
   16caa:	2700      	movs	r7, #0
   16cac:	e5d3      	b.n	16856 <__aeabi_dsub+0x182>
   16cae:	4650      	mov	r0, sl
   16cb0:	4320      	orrs	r0, r4
   16cb2:	0007      	movs	r7, r0
   16cb4:	1e78      	subs	r0, r7, #1
   16cb6:	4187      	sbcs	r7, r0
   16cb8:	2400      	movs	r4, #0
   16cba:	18bf      	adds	r7, r7, r2
   16cbc:	e760      	b.n	16b80 <__aeabi_dsub+0x4ac>
   16cbe:	000c      	movs	r4, r1
   16cc0:	0017      	movs	r7, r2
   16cc2:	e58d      	b.n	167e0 <__aeabi_dsub+0x10c>
   16cc4:	000c      	movs	r4, r1
   16cc6:	0017      	movs	r7, r2
   16cc8:	4e0b      	ldr	r6, [pc, #44]	; (16cf8 <__aeabi_dsub+0x624>)
   16cca:	e589      	b.n	167e0 <__aeabi_dsub+0x10c>
   16ccc:	001e      	movs	r6, r3
   16cce:	0027      	movs	r7, r4
   16cd0:	3e20      	subs	r6, #32
   16cd2:	40f7      	lsrs	r7, r6
   16cd4:	2b20      	cmp	r3, #32
   16cd6:	d00c      	beq.n	16cf2 <__aeabi_dsub+0x61e>
   16cd8:	2640      	movs	r6, #64	; 0x40
   16cda:	1af3      	subs	r3, r6, r3
   16cdc:	409c      	lsls	r4, r3
   16cde:	4650      	mov	r0, sl
   16ce0:	4320      	orrs	r0, r4
   16ce2:	1e44      	subs	r4, r0, #1
   16ce4:	41a0      	sbcs	r0, r4
   16ce6:	4307      	orrs	r7, r0
   16ce8:	2400      	movs	r4, #0
   16cea:	18bf      	adds	r7, r7, r2
   16cec:	e748      	b.n	16b80 <__aeabi_dsub+0x4ac>
   16cee:	2400      	movs	r4, #0
   16cf0:	e7d0      	b.n	16c94 <__aeabi_dsub+0x5c0>
   16cf2:	2400      	movs	r4, #0
   16cf4:	e7f3      	b.n	16cde <__aeabi_dsub+0x60a>
   16cf6:	46c0      	nop			; (mov r8, r8)
   16cf8:	000007ff 	.word	0x000007ff
   16cfc:	ff7fffff 	.word	0xff7fffff

00016d00 <__aeabi_d2iz>:
   16d00:	b530      	push	{r4, r5, lr}
   16d02:	4d13      	ldr	r5, [pc, #76]	; (16d50 <__aeabi_d2iz+0x50>)
   16d04:	030a      	lsls	r2, r1, #12
   16d06:	004b      	lsls	r3, r1, #1
   16d08:	0b12      	lsrs	r2, r2, #12
   16d0a:	0d5b      	lsrs	r3, r3, #21
   16d0c:	0fc9      	lsrs	r1, r1, #31
   16d0e:	2400      	movs	r4, #0
   16d10:	42ab      	cmp	r3, r5
   16d12:	dd10      	ble.n	16d36 <__aeabi_d2iz+0x36>
   16d14:	4c0f      	ldr	r4, [pc, #60]	; (16d54 <__aeabi_d2iz+0x54>)
   16d16:	42a3      	cmp	r3, r4
   16d18:	dc0f      	bgt.n	16d3a <__aeabi_d2iz+0x3a>
   16d1a:	2480      	movs	r4, #128	; 0x80
   16d1c:	4d0e      	ldr	r5, [pc, #56]	; (16d58 <__aeabi_d2iz+0x58>)
   16d1e:	0364      	lsls	r4, r4, #13
   16d20:	4322      	orrs	r2, r4
   16d22:	1aed      	subs	r5, r5, r3
   16d24:	2d1f      	cmp	r5, #31
   16d26:	dd0b      	ble.n	16d40 <__aeabi_d2iz+0x40>
   16d28:	480c      	ldr	r0, [pc, #48]	; (16d5c <__aeabi_d2iz+0x5c>)
   16d2a:	1ac3      	subs	r3, r0, r3
   16d2c:	40da      	lsrs	r2, r3
   16d2e:	4254      	negs	r4, r2
   16d30:	2900      	cmp	r1, #0
   16d32:	d100      	bne.n	16d36 <__aeabi_d2iz+0x36>
   16d34:	0014      	movs	r4, r2
   16d36:	0020      	movs	r0, r4
   16d38:	bd30      	pop	{r4, r5, pc}
   16d3a:	4b09      	ldr	r3, [pc, #36]	; (16d60 <__aeabi_d2iz+0x60>)
   16d3c:	18cc      	adds	r4, r1, r3
   16d3e:	e7fa      	b.n	16d36 <__aeabi_d2iz+0x36>
   16d40:	4c08      	ldr	r4, [pc, #32]	; (16d64 <__aeabi_d2iz+0x64>)
   16d42:	40e8      	lsrs	r0, r5
   16d44:	46a4      	mov	ip, r4
   16d46:	4463      	add	r3, ip
   16d48:	409a      	lsls	r2, r3
   16d4a:	4302      	orrs	r2, r0
   16d4c:	e7ef      	b.n	16d2e <__aeabi_d2iz+0x2e>
   16d4e:	46c0      	nop			; (mov r8, r8)
   16d50:	000003fe 	.word	0x000003fe
   16d54:	0000041d 	.word	0x0000041d
   16d58:	00000433 	.word	0x00000433
   16d5c:	00000413 	.word	0x00000413
   16d60:	7fffffff 	.word	0x7fffffff
   16d64:	fffffbed 	.word	0xfffffbed

00016d68 <__aeabi_i2d>:
   16d68:	b570      	push	{r4, r5, r6, lr}
   16d6a:	2800      	cmp	r0, #0
   16d6c:	d030      	beq.n	16dd0 <__aeabi_i2d+0x68>
   16d6e:	17c3      	asrs	r3, r0, #31
   16d70:	18c4      	adds	r4, r0, r3
   16d72:	405c      	eors	r4, r3
   16d74:	0fc5      	lsrs	r5, r0, #31
   16d76:	0020      	movs	r0, r4
   16d78:	f000 f94c 	bl	17014 <__clzsi2>
   16d7c:	4b17      	ldr	r3, [pc, #92]	; (16ddc <__aeabi_i2d+0x74>)
   16d7e:	4a18      	ldr	r2, [pc, #96]	; (16de0 <__aeabi_i2d+0x78>)
   16d80:	1a1b      	subs	r3, r3, r0
   16d82:	1ad2      	subs	r2, r2, r3
   16d84:	2a1f      	cmp	r2, #31
   16d86:	dd18      	ble.n	16dba <__aeabi_i2d+0x52>
   16d88:	4a16      	ldr	r2, [pc, #88]	; (16de4 <__aeabi_i2d+0x7c>)
   16d8a:	1ad2      	subs	r2, r2, r3
   16d8c:	4094      	lsls	r4, r2
   16d8e:	2200      	movs	r2, #0
   16d90:	0324      	lsls	r4, r4, #12
   16d92:	055b      	lsls	r3, r3, #21
   16d94:	0b24      	lsrs	r4, r4, #12
   16d96:	0d5b      	lsrs	r3, r3, #21
   16d98:	2100      	movs	r1, #0
   16d9a:	0010      	movs	r0, r2
   16d9c:	0324      	lsls	r4, r4, #12
   16d9e:	0d0a      	lsrs	r2, r1, #20
   16da0:	0b24      	lsrs	r4, r4, #12
   16da2:	0512      	lsls	r2, r2, #20
   16da4:	4322      	orrs	r2, r4
   16da6:	4c10      	ldr	r4, [pc, #64]	; (16de8 <__aeabi_i2d+0x80>)
   16da8:	051b      	lsls	r3, r3, #20
   16daa:	4022      	ands	r2, r4
   16dac:	4313      	orrs	r3, r2
   16dae:	005b      	lsls	r3, r3, #1
   16db0:	07ed      	lsls	r5, r5, #31
   16db2:	085b      	lsrs	r3, r3, #1
   16db4:	432b      	orrs	r3, r5
   16db6:	0019      	movs	r1, r3
   16db8:	bd70      	pop	{r4, r5, r6, pc}
   16dba:	0021      	movs	r1, r4
   16dbc:	4091      	lsls	r1, r2
   16dbe:	000a      	movs	r2, r1
   16dc0:	210b      	movs	r1, #11
   16dc2:	1a08      	subs	r0, r1, r0
   16dc4:	40c4      	lsrs	r4, r0
   16dc6:	055b      	lsls	r3, r3, #21
   16dc8:	0324      	lsls	r4, r4, #12
   16dca:	0b24      	lsrs	r4, r4, #12
   16dcc:	0d5b      	lsrs	r3, r3, #21
   16dce:	e7e3      	b.n	16d98 <__aeabi_i2d+0x30>
   16dd0:	2500      	movs	r5, #0
   16dd2:	2300      	movs	r3, #0
   16dd4:	2400      	movs	r4, #0
   16dd6:	2200      	movs	r2, #0
   16dd8:	e7de      	b.n	16d98 <__aeabi_i2d+0x30>
   16dda:	46c0      	nop			; (mov r8, r8)
   16ddc:	0000041e 	.word	0x0000041e
   16de0:	00000433 	.word	0x00000433
   16de4:	00000413 	.word	0x00000413
   16de8:	800fffff 	.word	0x800fffff

00016dec <__aeabi_ui2d>:
   16dec:	b510      	push	{r4, lr}
   16dee:	1e04      	subs	r4, r0, #0
   16df0:	d028      	beq.n	16e44 <__aeabi_ui2d+0x58>
   16df2:	f000 f90f 	bl	17014 <__clzsi2>
   16df6:	4b15      	ldr	r3, [pc, #84]	; (16e4c <__aeabi_ui2d+0x60>)
   16df8:	4a15      	ldr	r2, [pc, #84]	; (16e50 <__aeabi_ui2d+0x64>)
   16dfa:	1a1b      	subs	r3, r3, r0
   16dfc:	1ad2      	subs	r2, r2, r3
   16dfe:	2a1f      	cmp	r2, #31
   16e00:	dd15      	ble.n	16e2e <__aeabi_ui2d+0x42>
   16e02:	4a14      	ldr	r2, [pc, #80]	; (16e54 <__aeabi_ui2d+0x68>)
   16e04:	1ad2      	subs	r2, r2, r3
   16e06:	4094      	lsls	r4, r2
   16e08:	2200      	movs	r2, #0
   16e0a:	0324      	lsls	r4, r4, #12
   16e0c:	055b      	lsls	r3, r3, #21
   16e0e:	0b24      	lsrs	r4, r4, #12
   16e10:	0d5b      	lsrs	r3, r3, #21
   16e12:	2100      	movs	r1, #0
   16e14:	0010      	movs	r0, r2
   16e16:	0324      	lsls	r4, r4, #12
   16e18:	0d0a      	lsrs	r2, r1, #20
   16e1a:	0b24      	lsrs	r4, r4, #12
   16e1c:	0512      	lsls	r2, r2, #20
   16e1e:	4322      	orrs	r2, r4
   16e20:	4c0d      	ldr	r4, [pc, #52]	; (16e58 <__aeabi_ui2d+0x6c>)
   16e22:	051b      	lsls	r3, r3, #20
   16e24:	4022      	ands	r2, r4
   16e26:	4313      	orrs	r3, r2
   16e28:	005b      	lsls	r3, r3, #1
   16e2a:	0859      	lsrs	r1, r3, #1
   16e2c:	bd10      	pop	{r4, pc}
   16e2e:	0021      	movs	r1, r4
   16e30:	4091      	lsls	r1, r2
   16e32:	000a      	movs	r2, r1
   16e34:	210b      	movs	r1, #11
   16e36:	1a08      	subs	r0, r1, r0
   16e38:	40c4      	lsrs	r4, r0
   16e3a:	055b      	lsls	r3, r3, #21
   16e3c:	0324      	lsls	r4, r4, #12
   16e3e:	0b24      	lsrs	r4, r4, #12
   16e40:	0d5b      	lsrs	r3, r3, #21
   16e42:	e7e6      	b.n	16e12 <__aeabi_ui2d+0x26>
   16e44:	2300      	movs	r3, #0
   16e46:	2400      	movs	r4, #0
   16e48:	2200      	movs	r2, #0
   16e4a:	e7e2      	b.n	16e12 <__aeabi_ui2d+0x26>
   16e4c:	0000041e 	.word	0x0000041e
   16e50:	00000433 	.word	0x00000433
   16e54:	00000413 	.word	0x00000413
   16e58:	800fffff 	.word	0x800fffff

00016e5c <__aeabi_f2d>:
   16e5c:	0041      	lsls	r1, r0, #1
   16e5e:	0e09      	lsrs	r1, r1, #24
   16e60:	1c4b      	adds	r3, r1, #1
   16e62:	b570      	push	{r4, r5, r6, lr}
   16e64:	b2db      	uxtb	r3, r3
   16e66:	0246      	lsls	r6, r0, #9
   16e68:	0a75      	lsrs	r5, r6, #9
   16e6a:	0fc4      	lsrs	r4, r0, #31
   16e6c:	2b01      	cmp	r3, #1
   16e6e:	dd14      	ble.n	16e9a <__aeabi_f2d+0x3e>
   16e70:	23e0      	movs	r3, #224	; 0xe0
   16e72:	009b      	lsls	r3, r3, #2
   16e74:	076d      	lsls	r5, r5, #29
   16e76:	0b36      	lsrs	r6, r6, #12
   16e78:	18cb      	adds	r3, r1, r3
   16e7a:	2100      	movs	r1, #0
   16e7c:	0d0a      	lsrs	r2, r1, #20
   16e7e:	0028      	movs	r0, r5
   16e80:	0512      	lsls	r2, r2, #20
   16e82:	4d1c      	ldr	r5, [pc, #112]	; (16ef4 <__aeabi_f2d+0x98>)
   16e84:	4332      	orrs	r2, r6
   16e86:	055b      	lsls	r3, r3, #21
   16e88:	402a      	ands	r2, r5
   16e8a:	085b      	lsrs	r3, r3, #1
   16e8c:	4313      	orrs	r3, r2
   16e8e:	005b      	lsls	r3, r3, #1
   16e90:	07e4      	lsls	r4, r4, #31
   16e92:	085b      	lsrs	r3, r3, #1
   16e94:	4323      	orrs	r3, r4
   16e96:	0019      	movs	r1, r3
   16e98:	bd70      	pop	{r4, r5, r6, pc}
   16e9a:	2900      	cmp	r1, #0
   16e9c:	d114      	bne.n	16ec8 <__aeabi_f2d+0x6c>
   16e9e:	2d00      	cmp	r5, #0
   16ea0:	d01e      	beq.n	16ee0 <__aeabi_f2d+0x84>
   16ea2:	0028      	movs	r0, r5
   16ea4:	f000 f8b6 	bl	17014 <__clzsi2>
   16ea8:	280a      	cmp	r0, #10
   16eaa:	dc1c      	bgt.n	16ee6 <__aeabi_f2d+0x8a>
   16eac:	230b      	movs	r3, #11
   16eae:	002a      	movs	r2, r5
   16eb0:	1a1b      	subs	r3, r3, r0
   16eb2:	40da      	lsrs	r2, r3
   16eb4:	0003      	movs	r3, r0
   16eb6:	3315      	adds	r3, #21
   16eb8:	409d      	lsls	r5, r3
   16eba:	4b0f      	ldr	r3, [pc, #60]	; (16ef8 <__aeabi_f2d+0x9c>)
   16ebc:	0312      	lsls	r2, r2, #12
   16ebe:	1a1b      	subs	r3, r3, r0
   16ec0:	055b      	lsls	r3, r3, #21
   16ec2:	0b16      	lsrs	r6, r2, #12
   16ec4:	0d5b      	lsrs	r3, r3, #21
   16ec6:	e7d8      	b.n	16e7a <__aeabi_f2d+0x1e>
   16ec8:	2d00      	cmp	r5, #0
   16eca:	d006      	beq.n	16eda <__aeabi_f2d+0x7e>
   16ecc:	0b32      	lsrs	r2, r6, #12
   16ece:	2680      	movs	r6, #128	; 0x80
   16ed0:	0336      	lsls	r6, r6, #12
   16ed2:	076d      	lsls	r5, r5, #29
   16ed4:	4316      	orrs	r6, r2
   16ed6:	4b09      	ldr	r3, [pc, #36]	; (16efc <__aeabi_f2d+0xa0>)
   16ed8:	e7cf      	b.n	16e7a <__aeabi_f2d+0x1e>
   16eda:	4b08      	ldr	r3, [pc, #32]	; (16efc <__aeabi_f2d+0xa0>)
   16edc:	2600      	movs	r6, #0
   16ede:	e7cc      	b.n	16e7a <__aeabi_f2d+0x1e>
   16ee0:	2300      	movs	r3, #0
   16ee2:	2600      	movs	r6, #0
   16ee4:	e7c9      	b.n	16e7a <__aeabi_f2d+0x1e>
   16ee6:	0003      	movs	r3, r0
   16ee8:	002a      	movs	r2, r5
   16eea:	3b0b      	subs	r3, #11
   16eec:	409a      	lsls	r2, r3
   16eee:	2500      	movs	r5, #0
   16ef0:	e7e3      	b.n	16eba <__aeabi_f2d+0x5e>
   16ef2:	46c0      	nop			; (mov r8, r8)
   16ef4:	800fffff 	.word	0x800fffff
   16ef8:	00000389 	.word	0x00000389
   16efc:	000007ff 	.word	0x000007ff

00016f00 <__aeabi_d2f>:
   16f00:	b5f0      	push	{r4, r5, r6, r7, lr}
   16f02:	004c      	lsls	r4, r1, #1
   16f04:	0d64      	lsrs	r4, r4, #21
   16f06:	030b      	lsls	r3, r1, #12
   16f08:	1c62      	adds	r2, r4, #1
   16f0a:	0f45      	lsrs	r5, r0, #29
   16f0c:	0a5b      	lsrs	r3, r3, #9
   16f0e:	0552      	lsls	r2, r2, #21
   16f10:	432b      	orrs	r3, r5
   16f12:	0fc9      	lsrs	r1, r1, #31
   16f14:	00c5      	lsls	r5, r0, #3
   16f16:	0d52      	lsrs	r2, r2, #21
   16f18:	2a01      	cmp	r2, #1
   16f1a:	dd28      	ble.n	16f6e <__aeabi_d2f+0x6e>
   16f1c:	4a3a      	ldr	r2, [pc, #232]	; (17008 <__aeabi_d2f+0x108>)
   16f1e:	18a6      	adds	r6, r4, r2
   16f20:	2efe      	cmp	r6, #254	; 0xfe
   16f22:	dc1b      	bgt.n	16f5c <__aeabi_d2f+0x5c>
   16f24:	2e00      	cmp	r6, #0
   16f26:	dd3e      	ble.n	16fa6 <__aeabi_d2f+0xa6>
   16f28:	0180      	lsls	r0, r0, #6
   16f2a:	0002      	movs	r2, r0
   16f2c:	1e50      	subs	r0, r2, #1
   16f2e:	4182      	sbcs	r2, r0
   16f30:	0f6d      	lsrs	r5, r5, #29
   16f32:	432a      	orrs	r2, r5
   16f34:	00db      	lsls	r3, r3, #3
   16f36:	4313      	orrs	r3, r2
   16f38:	075a      	lsls	r2, r3, #29
   16f3a:	d004      	beq.n	16f46 <__aeabi_d2f+0x46>
   16f3c:	220f      	movs	r2, #15
   16f3e:	401a      	ands	r2, r3
   16f40:	2a04      	cmp	r2, #4
   16f42:	d000      	beq.n	16f46 <__aeabi_d2f+0x46>
   16f44:	3304      	adds	r3, #4
   16f46:	2280      	movs	r2, #128	; 0x80
   16f48:	04d2      	lsls	r2, r2, #19
   16f4a:	401a      	ands	r2, r3
   16f4c:	d05a      	beq.n	17004 <__aeabi_d2f+0x104>
   16f4e:	3601      	adds	r6, #1
   16f50:	2eff      	cmp	r6, #255	; 0xff
   16f52:	d003      	beq.n	16f5c <__aeabi_d2f+0x5c>
   16f54:	019b      	lsls	r3, r3, #6
   16f56:	0a5b      	lsrs	r3, r3, #9
   16f58:	b2f4      	uxtb	r4, r6
   16f5a:	e001      	b.n	16f60 <__aeabi_d2f+0x60>
   16f5c:	24ff      	movs	r4, #255	; 0xff
   16f5e:	2300      	movs	r3, #0
   16f60:	0258      	lsls	r0, r3, #9
   16f62:	05e4      	lsls	r4, r4, #23
   16f64:	0a40      	lsrs	r0, r0, #9
   16f66:	07c9      	lsls	r1, r1, #31
   16f68:	4320      	orrs	r0, r4
   16f6a:	4308      	orrs	r0, r1
   16f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16f6e:	2c00      	cmp	r4, #0
   16f70:	d007      	beq.n	16f82 <__aeabi_d2f+0x82>
   16f72:	431d      	orrs	r5, r3
   16f74:	d0f2      	beq.n	16f5c <__aeabi_d2f+0x5c>
   16f76:	2080      	movs	r0, #128	; 0x80
   16f78:	00db      	lsls	r3, r3, #3
   16f7a:	0480      	lsls	r0, r0, #18
   16f7c:	4303      	orrs	r3, r0
   16f7e:	26ff      	movs	r6, #255	; 0xff
   16f80:	e7da      	b.n	16f38 <__aeabi_d2f+0x38>
   16f82:	432b      	orrs	r3, r5
   16f84:	d003      	beq.n	16f8e <__aeabi_d2f+0x8e>
   16f86:	2305      	movs	r3, #5
   16f88:	08db      	lsrs	r3, r3, #3
   16f8a:	2cff      	cmp	r4, #255	; 0xff
   16f8c:	d003      	beq.n	16f96 <__aeabi_d2f+0x96>
   16f8e:	025b      	lsls	r3, r3, #9
   16f90:	0a5b      	lsrs	r3, r3, #9
   16f92:	b2e4      	uxtb	r4, r4
   16f94:	e7e4      	b.n	16f60 <__aeabi_d2f+0x60>
   16f96:	2b00      	cmp	r3, #0
   16f98:	d032      	beq.n	17000 <__aeabi_d2f+0x100>
   16f9a:	2080      	movs	r0, #128	; 0x80
   16f9c:	03c0      	lsls	r0, r0, #15
   16f9e:	4303      	orrs	r3, r0
   16fa0:	025b      	lsls	r3, r3, #9
   16fa2:	0a5b      	lsrs	r3, r3, #9
   16fa4:	e7dc      	b.n	16f60 <__aeabi_d2f+0x60>
   16fa6:	0032      	movs	r2, r6
   16fa8:	3217      	adds	r2, #23
   16faa:	db14      	blt.n	16fd6 <__aeabi_d2f+0xd6>
   16fac:	2280      	movs	r2, #128	; 0x80
   16fae:	271e      	movs	r7, #30
   16fb0:	0412      	lsls	r2, r2, #16
   16fb2:	4313      	orrs	r3, r2
   16fb4:	1bbf      	subs	r7, r7, r6
   16fb6:	2f1f      	cmp	r7, #31
   16fb8:	dc0f      	bgt.n	16fda <__aeabi_d2f+0xda>
   16fba:	4a14      	ldr	r2, [pc, #80]	; (1700c <__aeabi_d2f+0x10c>)
   16fbc:	4694      	mov	ip, r2
   16fbe:	4464      	add	r4, ip
   16fc0:	002a      	movs	r2, r5
   16fc2:	40a5      	lsls	r5, r4
   16fc4:	002e      	movs	r6, r5
   16fc6:	40a3      	lsls	r3, r4
   16fc8:	1e75      	subs	r5, r6, #1
   16fca:	41ae      	sbcs	r6, r5
   16fcc:	40fa      	lsrs	r2, r7
   16fce:	4333      	orrs	r3, r6
   16fd0:	4313      	orrs	r3, r2
   16fd2:	2600      	movs	r6, #0
   16fd4:	e7b0      	b.n	16f38 <__aeabi_d2f+0x38>
   16fd6:	2400      	movs	r4, #0
   16fd8:	e7d5      	b.n	16f86 <__aeabi_d2f+0x86>
   16fda:	2202      	movs	r2, #2
   16fdc:	4252      	negs	r2, r2
   16fde:	1b96      	subs	r6, r2, r6
   16fe0:	001a      	movs	r2, r3
   16fe2:	40f2      	lsrs	r2, r6
   16fe4:	2f20      	cmp	r7, #32
   16fe6:	d009      	beq.n	16ffc <__aeabi_d2f+0xfc>
   16fe8:	4809      	ldr	r0, [pc, #36]	; (17010 <__aeabi_d2f+0x110>)
   16fea:	4684      	mov	ip, r0
   16fec:	4464      	add	r4, ip
   16fee:	40a3      	lsls	r3, r4
   16ff0:	432b      	orrs	r3, r5
   16ff2:	1e5d      	subs	r5, r3, #1
   16ff4:	41ab      	sbcs	r3, r5
   16ff6:	2600      	movs	r6, #0
   16ff8:	4313      	orrs	r3, r2
   16ffa:	e79d      	b.n	16f38 <__aeabi_d2f+0x38>
   16ffc:	2300      	movs	r3, #0
   16ffe:	e7f7      	b.n	16ff0 <__aeabi_d2f+0xf0>
   17000:	2300      	movs	r3, #0
   17002:	e7ad      	b.n	16f60 <__aeabi_d2f+0x60>
   17004:	0034      	movs	r4, r6
   17006:	e7bf      	b.n	16f88 <__aeabi_d2f+0x88>
   17008:	fffffc80 	.word	0xfffffc80
   1700c:	fffffc82 	.word	0xfffffc82
   17010:	fffffca2 	.word	0xfffffca2

00017014 <__clzsi2>:
   17014:	211c      	movs	r1, #28
   17016:	2301      	movs	r3, #1
   17018:	041b      	lsls	r3, r3, #16
   1701a:	4298      	cmp	r0, r3
   1701c:	d301      	bcc.n	17022 <__clzsi2+0xe>
   1701e:	0c00      	lsrs	r0, r0, #16
   17020:	3910      	subs	r1, #16
   17022:	0a1b      	lsrs	r3, r3, #8
   17024:	4298      	cmp	r0, r3
   17026:	d301      	bcc.n	1702c <__clzsi2+0x18>
   17028:	0a00      	lsrs	r0, r0, #8
   1702a:	3908      	subs	r1, #8
   1702c:	091b      	lsrs	r3, r3, #4
   1702e:	4298      	cmp	r0, r3
   17030:	d301      	bcc.n	17036 <__clzsi2+0x22>
   17032:	0900      	lsrs	r0, r0, #4
   17034:	3904      	subs	r1, #4
   17036:	a202      	add	r2, pc, #8	; (adr r2, 17040 <__clzsi2+0x2c>)
   17038:	5c10      	ldrb	r0, [r2, r0]
   1703a:	1840      	adds	r0, r0, r1
   1703c:	4770      	bx	lr
   1703e:	46c0      	nop			; (mov r8, r8)
   17040:	02020304 	.word	0x02020304
   17044:	01010101 	.word	0x01010101
	...

00017050 <__errno>:
   17050:	4b01      	ldr	r3, [pc, #4]	; (17058 <__errno+0x8>)
   17052:	6818      	ldr	r0, [r3, #0]
   17054:	4770      	bx	lr
   17056:	46c0      	nop			; (mov r8, r8)
   17058:	200000e8 	.word	0x200000e8

0001705c <__libc_init_array>:
   1705c:	b570      	push	{r4, r5, r6, lr}
   1705e:	2600      	movs	r6, #0
   17060:	4d0c      	ldr	r5, [pc, #48]	; (17094 <__libc_init_array+0x38>)
   17062:	4c0d      	ldr	r4, [pc, #52]	; (17098 <__libc_init_array+0x3c>)
   17064:	1b64      	subs	r4, r4, r5
   17066:	10a4      	asrs	r4, r4, #2
   17068:	42a6      	cmp	r6, r4
   1706a:	d109      	bne.n	17080 <__libc_init_array+0x24>
   1706c:	2600      	movs	r6, #0
   1706e:	f000 fce7 	bl	17a40 <_init>
   17072:	4d0a      	ldr	r5, [pc, #40]	; (1709c <__libc_init_array+0x40>)
   17074:	4c0a      	ldr	r4, [pc, #40]	; (170a0 <__libc_init_array+0x44>)
   17076:	1b64      	subs	r4, r4, r5
   17078:	10a4      	asrs	r4, r4, #2
   1707a:	42a6      	cmp	r6, r4
   1707c:	d105      	bne.n	1708a <__libc_init_array+0x2e>
   1707e:	bd70      	pop	{r4, r5, r6, pc}
   17080:	00b3      	lsls	r3, r6, #2
   17082:	58eb      	ldr	r3, [r5, r3]
   17084:	4798      	blx	r3
   17086:	3601      	adds	r6, #1
   17088:	e7ee      	b.n	17068 <__libc_init_array+0xc>
   1708a:	00b3      	lsls	r3, r6, #2
   1708c:	58eb      	ldr	r3, [r5, r3]
   1708e:	4798      	blx	r3
   17090:	3601      	adds	r6, #1
   17092:	e7f2      	b.n	1707a <__libc_init_array+0x1e>
   17094:	00017a4c 	.word	0x00017a4c
   17098:	00017a4c 	.word	0x00017a4c
   1709c:	00017a4c 	.word	0x00017a4c
   170a0:	00017a50 	.word	0x00017a50

000170a4 <memcpy>:
   170a4:	2300      	movs	r3, #0
   170a6:	b510      	push	{r4, lr}
   170a8:	429a      	cmp	r2, r3
   170aa:	d100      	bne.n	170ae <memcpy+0xa>
   170ac:	bd10      	pop	{r4, pc}
   170ae:	5ccc      	ldrb	r4, [r1, r3]
   170b0:	54c4      	strb	r4, [r0, r3]
   170b2:	3301      	adds	r3, #1
   170b4:	e7f8      	b.n	170a8 <memcpy+0x4>

000170b6 <memset>:
   170b6:	0003      	movs	r3, r0
   170b8:	1882      	adds	r2, r0, r2
   170ba:	4293      	cmp	r3, r2
   170bc:	d100      	bne.n	170c0 <memset+0xa>
   170be:	4770      	bx	lr
   170c0:	7019      	strb	r1, [r3, #0]
   170c2:	3301      	adds	r3, #1
   170c4:	e7f9      	b.n	170ba <memset+0x4>
   170c6:	0000      	movs	r0, r0
   170c8:	00000002 	.word	0x00000002
   170cc:	00000003 	.word	0x00000003
   170d0:	00000028 	.word	0x00000028
   170d4:	00000029 	.word	0x00000029
   170d8:	00000004 	.word	0x00000004
   170dc:	00000005 	.word	0x00000005
   170e0:	00000006 	.word	0x00000006
   170e4:	00000007 	.word	0x00000007
   170e8:	0000ffff 	.word	0x0000ffff
   170ec:	0000ffff 	.word	0x0000ffff
   170f0:	00000022 	.word	0x00000022
   170f4:	00000023 	.word	0x00000023
   170f8:	0000ffff 	.word	0x0000ffff
   170fc:	0000ffff 	.word	0x0000ffff
   17100:	0000ffff 	.word	0x0000ffff
   17104:	0000ffff 	.word	0x0000ffff
   17108:	00000008 	.word	0x00000008
   1710c:	00000009 	.word	0x00000009
   17110:	0000000a 	.word	0x0000000a
   17114:	0000000b 	.word	0x0000000b
   17118:	000024da 	.word	0x000024da
   1711c:	000024e0 	.word	0x000024e0
   17120:	000024e0 	.word	0x000024e0
   17124:	000024e0 	.word	0x000024e0
   17128:	000024e0 	.word	0x000024e0
   1712c:	000024e0 	.word	0x000024e0
   17130:	000024e0 	.word	0x000024e0
   17134:	000024e0 	.word	0x000024e0
   17138:	000024e0 	.word	0x000024e0
   1713c:	000024e0 	.word	0x000024e0
   17140:	000024e0 	.word	0x000024e0
   17144:	000024e0 	.word	0x000024e0
   17148:	000024e0 	.word	0x000024e0
   1714c:	000024e0 	.word	0x000024e0
   17150:	000024e0 	.word	0x000024e0
   17154:	000024e0 	.word	0x000024e0
   17158:	000024b8 	.word	0x000024b8
   1715c:	000024e0 	.word	0x000024e0
   17160:	000024e0 	.word	0x000024e0
   17164:	000024e0 	.word	0x000024e0
   17168:	000024e0 	.word	0x000024e0
   1716c:	000024e0 	.word	0x000024e0
   17170:	000024e0 	.word	0x000024e0
   17174:	000024e0 	.word	0x000024e0
   17178:	000024e0 	.word	0x000024e0
   1717c:	000024e0 	.word	0x000024e0
   17180:	000024e0 	.word	0x000024e0
   17184:	000024e0 	.word	0x000024e0
   17188:	000024e0 	.word	0x000024e0
   1718c:	000024e0 	.word	0x000024e0
   17190:	000024e0 	.word	0x000024e0
   17194:	000024e0 	.word	0x000024e0
   17198:	000024d4 	.word	0x000024d4
   1719c:	000024e0 	.word	0x000024e0
   171a0:	000024e0 	.word	0x000024e0
   171a4:	000024e0 	.word	0x000024e0
   171a8:	000024e0 	.word	0x000024e0
   171ac:	000024e0 	.word	0x000024e0
   171b0:	000024e0 	.word	0x000024e0
   171b4:	000024e0 	.word	0x000024e0
   171b8:	000024e0 	.word	0x000024e0
   171bc:	000024e0 	.word	0x000024e0
   171c0:	000024e0 	.word	0x000024e0
   171c4:	000024e0 	.word	0x000024e0
   171c8:	000024e0 	.word	0x000024e0
   171cc:	000024e0 	.word	0x000024e0
   171d0:	000024e0 	.word	0x000024e0
   171d4:	000024e0 	.word	0x000024e0
   171d8:	000024ce 	.word	0x000024ce
   171dc:	00002476 	.word	0x00002476
   171e0:	0000248c 	.word	0x0000248c
   171e4:	000024a2 	.word	0x000024a2
   171e8:	0000245c 	.word	0x0000245c
   171ec:	00002c64 	.word	0x00002c64
   171f0:	00002c64 	.word	0x00002c64
   171f4:	00002c58 	.word	0x00002c58
   171f8:	00002c64 	.word	0x00002c64
   171fc:	00002c58 	.word	0x00002c58
   17200:	00002c32 	.word	0x00002c32
   17204:	00002c32 	.word	0x00002c32
   17208:	00002c64 	.word	0x00002c64
   1720c:	00002c64 	.word	0x00002c64
   17210:	00002c64 	.word	0x00002c64
   17214:	00002c64 	.word	0x00002c64
   17218:	00002c64 	.word	0x00002c64
   1721c:	00002c64 	.word	0x00002c64
   17220:	00002c64 	.word	0x00002c64
   17224:	00002c64 	.word	0x00002c64
   17228:	00002c64 	.word	0x00002c64
   1722c:	00002c64 	.word	0x00002c64
   17230:	00002c64 	.word	0x00002c64
   17234:	00002c64 	.word	0x00002c64
   17238:	00002c64 	.word	0x00002c64
   1723c:	00002c64 	.word	0x00002c64
   17240:	00002c64 	.word	0x00002c64
   17244:	00002c64 	.word	0x00002c64
   17248:	00002c64 	.word	0x00002c64
   1724c:	00002c64 	.word	0x00002c64
   17250:	00002c64 	.word	0x00002c64
   17254:	00002c64 	.word	0x00002c64
   17258:	00002c64 	.word	0x00002c64
   1725c:	00002c64 	.word	0x00002c64
   17260:	00002c64 	.word	0x00002c64
   17264:	00002c64 	.word	0x00002c64
   17268:	00002c64 	.word	0x00002c64
   1726c:	00002c64 	.word	0x00002c64
   17270:	00002c64 	.word	0x00002c64
   17274:	00002c64 	.word	0x00002c64
   17278:	00002c64 	.word	0x00002c64
   1727c:	00002c64 	.word	0x00002c64
   17280:	00002c64 	.word	0x00002c64
   17284:	00002c64 	.word	0x00002c64
   17288:	00002c64 	.word	0x00002c64
   1728c:	00002c64 	.word	0x00002c64
   17290:	00002c64 	.word	0x00002c64
   17294:	00002c64 	.word	0x00002c64
   17298:	00002c64 	.word	0x00002c64
   1729c:	00002c64 	.word	0x00002c64
   172a0:	00002c64 	.word	0x00002c64
   172a4:	00002c64 	.word	0x00002c64
   172a8:	00002c64 	.word	0x00002c64
   172ac:	00002c64 	.word	0x00002c64
   172b0:	00002c64 	.word	0x00002c64
   172b4:	00002c64 	.word	0x00002c64
   172b8:	00002c64 	.word	0x00002c64
   172bc:	00002c64 	.word	0x00002c64
   172c0:	00002c64 	.word	0x00002c64
   172c4:	00002c64 	.word	0x00002c64
   172c8:	00002c64 	.word	0x00002c64
   172cc:	00002c64 	.word	0x00002c64
   172d0:	00002c64 	.word	0x00002c64
   172d4:	00002c64 	.word	0x00002c64
   172d8:	00002c64 	.word	0x00002c64
   172dc:	00002c64 	.word	0x00002c64
   172e0:	00002c64 	.word	0x00002c64
   172e4:	00002c64 	.word	0x00002c64
   172e8:	00002c64 	.word	0x00002c64
   172ec:	00002c58 	.word	0x00002c58
   172f0:	00002c58 	.word	0x00002c58
   172f4:	00002c6e 	.word	0x00002c6e
   172f8:	00002c6e 	.word	0x00002c6e
   172fc:	00002c6e 	.word	0x00002c6e
   17300:	00002c6e 	.word	0x00002c6e

00017304 <_tcc_intflag>:
   17304:	00000001 00000002 00000004 00000008     ................
   17314:	00001000 00002000 00004000 00008000     ..... ...@......
   17324:	00010000 00020000 00040000 00080000     ................

00017334 <tcc_modules>:
   17334:	42002000 42002400 42002800              . .B.$.B.(.B

00017340 <_tcc_gclk_ids>:
   17340:	001b1a1a                                ....

00017344 <_tcc_apbcmasks>:
   17344:	00000100 00000200 00000400              ............

00017350 <_tcc_maxs>:
   17350:	00ffffff 00ffffff 0000ffff              ............

0001735c <_tcc_cc_nums>:
   1735c:	00020204                                ....

00017360 <_tcc_ow_nums>:
   17360:	00020408 42002c00 42003000 42003400     .....,.B.0.B.4.B
   17370:	001c1c1b 10000800 00002000 42000800     ......... .....B
   17380:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   17390:	42001c00 0c0b0a09 00000e0d 000074ae     ...B.........t..
   173a0:	00007526 00007526 000074cc 000074c6     &u..&u...t...t..
   173b0:	000074d2 000074b4 000074d8 0000750c     .t...t...t...u..
   173c0:	000076cc 0000771c 0000771c 00007718     .v...w...w...w..
   173d0:	000076be 000076de 000076ae 000076f0     .v...v...v...v..
   173e0:	00007702 41744545 50524f4d 456d752e     .w..EEtAMORP.umE

000173f0 <crc16_tab>:
   173f0:	10210000 30632042 50a54084 70e760c6     ..!.B c0.@.P.`.p
   17400:	91298108 b16ba14a d1adc18c f1efe1ce     ..).J.k.........
   17410:	02101231 22523273 429452b5 62d672f7     1...s2R".R.B.r.b
   17420:	83189339 a35ab37b c39cd3bd e3def3ff     9...{.Z.........
   17430:	34432462 14010420 74c764e6 548544a4     b$C4 ....d.t.D.T
   17440:	b54ba56a 95098528 f5cfe5ee d58dc5ac     j.K.(...........
   17450:	26723653 06301611 66f676d7 46b45695     S6r&..0..v.f.V.F
   17460:	a77ab75b 87389719 e7fef7df c7bcd79d     [.z...8.........
   17470:	58e548c4 78a76886 18610840 38232802     .H.X.h.x@.a..(#8
   17480:	d9edc9cc f9afe98e 99698948 b92ba90a     ........H.i...+.
   17490:	4ad45af5 6a967ab7 0a501a71 2a123a33     .Z.J.z.jq.P.3:.*
   174a0:	cbdcdbfd eb9efbbf 8b589b79 ab1abb3b     ........y.X.;...
   174b0:	7c876ca6 5cc54ce4 3c032c22 1c410c60     .l.|.L.\",.<`.A.
   174c0:	fd8fedae ddcdcdec bd0bad2a 9d498d68     ........*...h.I.
   174d0:	6eb67e97 4ef45ed5 2e323e13 0e701e51     .~.n.^.N.>2.Q.p.
   174e0:	efbeff9f cffcdfdd af3abf1b 8f789f59     ..........:.Y.x.
   174f0:	81a99188 a1ebb1ca c12dd10c e16ff14e     ..........-.N.o.
   17500:	00a11080 20e330c2 40255004 60677046     .....0. .P%@Fpg`
   17510:	939883b9 b3daa3fb d31cc33d f35ee37f     ........=.....^.
   17520:	129002b1 32d222f3 52144235 72566277     .....".25B.RwbVr
   17530:	a5cbb5ea 858995a8 e54ff56e c50dd52c     ........n.O.,...
   17540:	24c334e2 048114a0 64477466 44055424     .4.$....ftGd$T.D
   17550:	b7faa7db 97b88799 f77ee75f d73cc71d     ........_.~...<.
   17560:	36f226d3 16b00691 76766657 56344615     .&.6....Wfvv.F4V
   17570:	c96dd94c e92ff90e 89e999c8 a9abb98a     L.m.../.........
   17580:	48655844 68277806 08e118c0 28a33882     DXeH.x'h.....8.(
   17590:	db5ccb7d fb1eeb3f 9bd88bf9 bb9aabbb     }.\.?...........
   175a0:	5a544a75 7a166a37 1ad00af1 3a922ab3     uJTZ7j.z.....*.:
   175b0:	ed0ffd2e cd4ddd6c ad8bbdaa 8dc99de8     ....l.M.........
   175c0:	6c077c26 4c455c64 2c833ca2 0cc11ce0     &|.ld\EL.<.,....
   175d0:	ff3eef1f df7ccf5d bfbaaf9b 9ff88fd9     ..>.].|.........
   175e0:	7e366e17 5e744e55 3eb22e93 1ef00ed1     .n6~UNt^...>....
   175f0:	0000dc98 0000dc98 0000dd0e 0000dd0e     ................
   17600:	0000dd3e 0000ddde 0000dd52 0000dd52     >.......R...R...
   17610:	0000dd62 0000dd8e 0000dda0 0000ddb2     b...............
   17620:	0000ddc8 07020100 0a090701 00000001     ................
   17630:	000000ff 00000303 00000002 00ff00ff     ................
   17640:	0000ff00 00000003 00000000 3f400000     ..............@?
   17650:	00000000 3f000000 3f000000 00000000     .......?...?....
   17660:	3f000000 3f000000 3f000000 00000000     ...?...?...?....
   17670:	3e800000 3f000000 3f000000 3f000000     ...>...?...?...?
   17680:	3f000000 3f000000 3f000000 3f000000     ...?...?...?...?
   17690:	422b5441 34445541 00000000 00002580     AT+BAUD4.....%..
   176a0:	00004b00 00009600 0000e100 0001c200     .K..............
   176b0:	4e2b5441 54454d41 61546c65 00006c69     AT+NAMETelTail..
   176c0:	502b5441 3345574f 00000000 522b5441     AT+POWE3....AT+R
   176d0:	54455345 00000000 00000030 0000f8a2     ESET....0.......
   176e0:	0000f8ac 0000f800 0000f7ec 00010184     ................
   176f0:	00010184 00010184 0000ffe4 00010184     ................
   17700:	00010184 00010184 00010184 00010184     ................
   17710:	00010184 00010184 00010184 00010184     ................
   17720:	00010184 00010184 0000f8b6 00010184     ................
   17730:	00010184 00010184 00010184 0000fe78     ............x...
   17740:	0000fb1e 0000fb46 00010184 00010184     ....F...........
   17750:	00010184 00010184 00010184 00010184     ................
   17760:	00010184 00010184 0000f7dc 00010184     ................
   17770:	00010184 00010184 00010184 00010184     ................
   17780:	00010184 00010184 00010184 00010184     ................
   17790:	00010184 00010184 00010184 00010184     ................
   177a0:	00010184 00010184 0000f7cc 00010184     ................
   177b0:	00010184 00010184 0000f844 0000f828     ........D...(...
   177c0:	0000f810 00010184 00010184 0000fa90     ................
   177d0:	0000fa18 0000f8c8 0000f9a0 0000fca4     ................
   177e0:	0000f926 0000fc10 0000fd38 00010184     &.......8.......
   177f0:	00010184 00010184 00010184 00010184     ................
   17800:	00010184 00010184 00010184 00010184     ................
   17810:	00010184 00010184 00010184 0000f892     ................
   17820:	0000f882 0000f872 0000fb08 0000f862     ....r.......b...
   17830:	0001211e 0001212e 00012166 0001219e     .!...!..f!...!..
   17840:	000121c4 000121ee 00012226 0001225e     .!...!..&"..^"..
   17850:	000122d6 000123e8 00012428 00012468     ."...#..($..h$..
   17860:	000124a8 000124d4 00012520 00012560     .$...$.. %..`%..
   17870:	000125a0 00012668 00012694 00012848     .%..h&...&..H(..
   17880:	0001291a 00012b70 00012dc0 00012fae     .)..p+...-.../..
   17890:	0001308e 0001326c 000133f2 000135d8     .0..l2...3...5..
   178a0:	00014a14 000149e4 000149f6 00014938     .J...I...I..8I..
   178b0:	000149f6 000149da 000149f6 00014938     .I...I...I..8I..
   178c0:	000149e4 000149e4 000149da 00014938     .I...I...I..8I..
   178d0:	00014940 00014940 00014940 000149fc     @I..@I..@I...I..
   178e0:	000149e4 000149e4 000149b8 00014a9c     .I...I...I...J..
   178f0:	000149b8 000149da 000149b8 00014a9c     .I...I...I...J..
   17900:	000149e4 000149e4 000149da 00014a9c     .I...I...I...J..
   17910:	00014940 00014940 00014940 00014aa6     @I..@I..@I...J..
   17920:	00014d94 00014ce4 00014ce4 00014ce2     .M...L...L...L..
   17930:	00014d86 00014d86 00014d7c 00014ce2     .M...M..|M...L..
   17940:	00014d86 00014d7c 00014d86 00014ce2     .M..|M...M...L..
   17950:	00014d8c 00014d8c 00014d8c 00014e1c     .M...M...M...N..
   17960:	00015b64 00015b46 00015b00 00015a1e     d[..F[...[...Z..
   17970:	00015b00 00015b38 00015b00 00015a1e     .[..8[...[...Z..
   17980:	00015b46 00015b46 00015b38 00015a1e     F[..F[..8[...Z..
   17990:	00015a16 00015a16 00015a16 00015d7c     .Z...Z...Z..|]..
   179a0:	000163c4 00016284 00016284 00016280     .c...b...b...b..
   179b0:	0001639c 0001639c 0001638e 00016280     .c...c...c...b..
   179c0:	0001639c 0001638e 0001639c 00016280     .c...c...c...b..
   179d0:	000163a4 000163a4 000163a4 000165a8     .c...c...c...e..

000179e0 <__sf_fake_stderr>:
	...

00017a00 <__sf_fake_stdin>:
	...

00017a20 <__sf_fake_stdout>:
	...

00017a40 <_init>:
   17a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17a42:	46c0      	nop			; (mov r8, r8)
   17a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
   17a46:	bc08      	pop	{r3}
   17a48:	469e      	mov	lr, r3
   17a4a:	4770      	bx	lr

00017a4c <__init_array_start>:
   17a4c:	000020dd 	.word	0x000020dd

00017a50 <_fini>:
   17a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17a52:	46c0      	nop			; (mov r8, r8)
   17a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
   17a56:	bc08      	pop	{r3}
   17a58:	469e      	mov	lr, r3
   17a5a:	4770      	bx	lr

00017a5c <__fini_array_start>:
   17a5c:	000020b5 	.word	0x000020b5
