Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Mon Aug  4 19:03:54 2025
| Host              : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_top
| Device            : xczu7ev-fbvb900
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13312)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26624)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13312)
----------------------------
 There are 13312 register/latch pins with no clock driven by root clock pin: U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_MEM_FULL_CTRL/full_512_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26624)
----------------------------------------------------
 There are 26624 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.105        0.000                      0                82235        0.010        0.000                      0                82219        0.500        0.000                       0                 45824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_p                                                                                                {0.000 1.666}        3.333           300.030         
  clk_clk_wiz_0                                                                                      {0.000 4.999}        9.999           100.010         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                                                                                  0.500        0.000                       0                     1  
  clk_clk_wiz_0                                                                                            3.105        0.000                      0                80957        0.010        0.000                      0                80957        4.426        0.000                       0                 45332  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       10.331        0.000                      0                 1050        0.027        0.000                      0                 1050       24.427        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_clk_wiz_0                                                                                             49.466        0.000                      0                    8                                                                        
clk_clk_wiz_0                                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.583        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_clk_wiz_0                                                                                        clk_clk_wiz_0                                                                                              8.521        0.000                      0                  112        0.113        0.000                      0                  112  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.659        0.000                      0                  100        0.122        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         3.333       2.083      MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<12>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<17>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.016ns (44.301%)  route 3.792ns (55.699%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.185ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.170ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.455     2.872    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/clk
    SLICE_X84Y138        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.965 f  U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02/MUL_TWF_CTRL_02/addr_reg_reg[4]_rep/Q
                         net (fo=124, routed)         0.885     3.850    U_FFT_TOP/MODULE_0/U_MOD02/U_CU_02_n_23
    SLICE_X66Y145        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.914 f  U_FFT_TOP/MODULE_0/U_MOD02/g1_b6__42_rep/O
                         net (fo=91, routed)          1.985     5.899    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1_1
    SLICE_X61Y147        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     6.019 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10/O
                         net (fo=1, routed)           0.250     6.269    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_10_n_0
    SLICE_X61Y147        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.369 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/twf_gen[7].U_TWF_GEN/p_0_out__7_i_1/O
                         net (fo=20, routed)          0.656     7.025    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/B[8]
    DSP48E2_X6Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.195     7.220 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.220    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X6Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.092     7.312 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.312    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X6Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[38])
                                                      0.737     8.049 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     8.049    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_MULTIPLIER.U<38>
    DSP48E2_X6Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.059     8.108 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     8.108    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_M_DATA.U_DATA<38>
    DSP48E2_X6Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.699     8.807 f  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.807    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     8.966 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_0_out__7/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     8.982    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/PCIN[47]
    DSP48E2_X6Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     9.680 r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     9.680    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_ALU.ALU_OUT<18>
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.336    13.271    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/CLK
    DSP48E2_X6Y57        DSP_OUTPUT                                   r  U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.433    12.837    
                         clock uncertainty           -0.062    12.776    
    DSP48E2_X6Y57        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.010    12.786    U_FFT_TOP/MODULE_0/U_MOD02/MUL_FAC8_2_02/p_1_out__7/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  3.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[361][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[393][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.069ns (38.764%)  route 0.109ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.504ns (routing 0.170ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.185ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.504     3.440    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X31Y286        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[361][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y286        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.509 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[361][0]/Q
                         net (fo=2, routed)           0.109     3.618    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[361][12]_0[0]
    SLICE_X29Y286        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[393][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.727     3.144    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X29Y286        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[393][0]/C
                         clock pessimism              0.411     3.555    
    SLICE_X29Y286        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.053     3.608    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[393][0]
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[464][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[496][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.069ns (39.429%)  route 0.106ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.445ns (routing 0.170ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.185ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.445     3.381    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X49Y317        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[464][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y317        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.450 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[464][4]/Q
                         net (fo=2, routed)           0.106     3.556    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[464][12]_0[4]
    SLICE_X47Y317        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[496][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.649     3.066    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X47Y317        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[496][4]/C
                         clock pessimism              0.427     3.493    
    SLICE_X47Y317        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.053     3.546    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[496][4]
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[17][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[49][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.070ns (17.500%)  route 0.330ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      1.351ns (routing 0.170ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.185ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.351     3.287    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X56Y238        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y238        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.357 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[17][6]/Q
                         net (fo=2, routed)           0.330     3.687    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[17][12]_0[6]
    SLICE_X38Y245        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[49][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.701     3.118    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X38Y245        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[49][6]/C
                         clock pessimism              0.503     3.622    
    SLICE_X38Y245        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     3.677    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[49][6]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[465][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[497][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.070ns (43.478%)  route 0.091ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.403ns (routing 0.170ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.185ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.403     3.339    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X59Y332        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[465][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y332        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.409 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[465][6]/Q
                         net (fo=2, routed)           0.091     3.500    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[465][12]_0[6]
    SLICE_X58Y332        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[497][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.592     3.009    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X58Y332        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[497][6]/C
                         clock pessimism              0.426     3.436    
    SLICE_X58Y332        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.489    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[497][6]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[312][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[344][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.071ns (39.888%)  route 0.107ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.423ns (routing 0.170ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.185ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.423     3.359    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X56Y324        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[312][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y324        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     3.430 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[312][6]/Q
                         net (fo=2, routed)           0.107     3.537    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[312][12]_0[6]
    SLICE_X54Y324        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[344][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.626     3.043    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X54Y324        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[344][6]/C
                         clock pessimism              0.426     3.470    
    SLICE_X54Y324        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     3.525    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[344][6]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.537    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[230][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[262][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      1.421ns (routing 0.170ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.185ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.421     3.357    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X45Y255        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[230][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y255        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.427 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[230][4]/Q
                         net (fo=2, routed)           0.116     3.543    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[230][12]_0[4]
    SLICE_X43Y256        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[262][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.629     3.046    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X43Y256        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[262][4]/C
                         clock pessimism              0.429     3.475    
    SLICE_X43Y256        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.530    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_q_reg[262][4]
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[176][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[208][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.424ns (routing 0.170ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.185ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.424     3.360    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X59Y311        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[176][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y311        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     3.430 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[176][4]/Q
                         net (fo=2, routed)           0.114     3.544    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[176][12]_0[4]
    SLICE_X57Y311        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[208][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.633     3.050    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X57Y311        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[208][4]/C
                         clock pessimism              0.427     3.477    
    SLICE_X57Y311        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.053     3.530    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[208][4]
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[240][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[272][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.069ns (43.396%)  route 0.090ns (56.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.493ns (routing 0.170ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.185ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.493     3.429    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X37Y284        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[240][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y284        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.498 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[240][12]/Q
                         net (fo=2, routed)           0.090     3.588    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[240][12]_0[12]
    SLICE_X36Y284        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[272][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.693     3.110    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X36Y284        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[272][12]/C
                         clock pessimism              0.411     3.521    
    SLICE_X36Y284        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.574    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[272][12]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/shift_reg_i_reg[15][15][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/add_R_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.147ns (52.128%)  route 0.135ns (47.872%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      1.339ns (routing 0.170ns, distribution 1.169ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.185ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.339     3.275    U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/clk
    SLICE_X94Y121        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/shift_reg_i_reg[15][15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     3.344 r  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/shift_reg_i_reg[15][15][2]/Q
                         net (fo=3, routed)           0.103     3.447    U_FFT_TOP/MODULE_0/U_MOD01/w_R_sub00[15]_255[2]
    SLICE_X94Y119        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.043     3.490 r  U_FFT_TOP/MODULE_0/U_MOD01/i__carry_i_6__13/O
                         net (fo=1, routed)           0.020     3.510    U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/add_R_reg[0][7]_0[2]
    SLICE_X94Y119        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.035     3.545 r  U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/p_0_out_inferred__14/i__carry/O[2]
                         net (fo=1, routed)           0.012     3.557    U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/p_0_out_inferred__14/i__carry_n_13
    SLICE_X94Y119        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/add_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.578     2.995    U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/clk
    SLICE_X94Y119        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/add_R_reg[0][2]/C
                         clock pessimism              0.494     3.490    
    SLICE_X94Y119        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.053     3.543    U_FFT_TOP/MODULE_0/U_MOD01/U_BF2I_01/add_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[204][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[236][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.070ns (24.735%)  route 0.213ns (75.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      1.408ns (routing 0.170ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.185ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637     0.637 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.677    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.677 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363     1.040    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     1.684 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     1.912    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.936 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.408     3.344    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X55Y298        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[204][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y298        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.414 r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[204][9]/Q
                         net (fo=2, routed)           0.213     3.627    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[204][12]_0[9]
    SLICE_X55Y300        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[236][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.637     3.054    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/clk
    SLICE_X55Y300        FDCE                                         r  U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[236][9]/C
                         clock pessimism              0.503     3.558    
    SLICE_X55Y300        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     3.613    U_FFT_TOP/TOP_CBFP_REORDER/U_REORDER/U_REG_REORDER/shift_reg_i_reg[236][9]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_clk_wiz_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         9.999       8.500      BUFGCE_X1Y88   U_CLK_WIZARD/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         9.999       8.749      MMCM_X1Y3      U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][0]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][1]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][2]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][3]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y141  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][4]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y141  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][5]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][6]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         9.999       8.853      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][7]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][16]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][17]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][18]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][19]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][20]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][21]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y152  U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][1][22]_srl2_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][0]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][1]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][2]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][0]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][1]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][2]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][3]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][6]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][7]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y139  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][5][8]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y97   U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[10][5][0]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X67Y97   U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[10][5][1]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.999       4.426      SLICE_X63Y102  U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[10][5][4]_srl6_U_FFT_TOP_MODULE_0_U_MOD01_U_SHIFT_REG01_SUB_256_shift_reg_i_reg_c_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       10.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.431ns (8.587%)  route 4.588ns (91.413%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.943ns (routing 0.795ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.943     9.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y244        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     9.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.339     9.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X92Y246        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     9.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.496    11.441    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X65Y302        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176    11.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.604    13.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X95Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    13.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.149    14.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -14.434    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             19.036ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        10.042ns  (logic 5.453ns (54.302%)  route 4.589ns (45.698%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 54.286 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.726ns (routing 0.726ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.407    31.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X92Y246        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177    31.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.496    33.180    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X65Y302        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176    33.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.686    35.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X95Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.726    54.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    54.286    
                         clock uncertainty           -0.235    54.051    
    SLICE_X95Y244        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    54.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         54.078    
                         arrival time                         -35.042    
  -------------------------------------------------------------------
                         slack                                 19.036    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.872ns  (logic 5.354ns (60.347%)  route 3.518ns (39.653%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    33.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.156    33.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X43Y313        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    33.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.203    33.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X42Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X42Y313        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.872    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             20.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.873ns  (logic 5.425ns (61.141%)  route 3.448ns (38.859%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 54.114 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.554ns (routing 0.726ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.407    31.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X92Y246        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177    31.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.963    33.647    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X64Y303        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    33.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1/O
                         net (fo=1, routed)           0.078    33.873    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[23]
    SLICE_X64Y303        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.554    54.114    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X64Y303        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C
                         clock pessimism              0.000    54.114    
                         clock uncertainty           -0.235    53.879    
    SLICE_X64Y303        FDSE (Setup_FFF_SLICEM_C_D)
                                                      0.027    53.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         53.906    
                         arrival time                         -33.873    
  -------------------------------------------------------------------
                         slack                                 20.033    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.811ns  (logic 5.275ns (59.868%)  route 3.536ns (40.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 54.159 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.599ns (routing 0.726ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.277    31.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y246        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039    31.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.882    33.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y312        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136    33.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.377    33.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X43Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.599    54.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    54.159    
                         clock uncertainty           -0.235    53.924    
    SLICE_X43Y312        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    53.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         53.852    
                         arrival time                         -33.811    
  -------------------------------------------------------------------
                         slack                                 20.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.397ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    4.421ns
  Clock Net Delay (Source):      0.952ns (routing 0.402ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.444ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.952     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X40Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y313        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=3, routed)           0.030     3.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X40Y312        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     3.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.016     3.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.079     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -4.421     2.976    
    SLICE_X40Y312        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.071ns (29.218%)  route 0.172ns (70.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.406ns
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    5.035ns
  Clock Net Delay (Source):      1.692ns (routing 0.726ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.795ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.692     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y304        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.172     4.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.934     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X41Y302        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -5.035     4.371    
    SLICE_X41Y302        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X41Y302  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.466ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.561ns  (logic 0.096ns (17.112%)  route 0.465ns (82.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y309        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.465     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y309        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 49.466    

Slack (MET) :             49.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.454ns  (logic 0.098ns (21.586%)  route 0.356ns (78.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y302                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y302        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X38Y302        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                 49.573    

Slack (MET) :             49.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.452ns  (logic 0.093ns (20.575%)  route 0.359ns (79.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y303                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y303        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X39Y303        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                 49.575    

Slack (MET) :             49.597ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.430ns  (logic 0.096ns (22.326%)  route 0.334ns (77.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y302                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X38Y302        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.334     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X38Y302        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 49.597    

Slack (MET) :             49.597ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.430ns  (logic 0.096ns (22.326%)  route 0.334ns (77.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y303                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X38Y303        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.334     0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X38Y303        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                 49.597    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.425ns  (logic 0.098ns (23.059%)  route 0.327ns (76.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y309        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.327     0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X40Y309        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.348ns  (logic 0.094ns (27.011%)  route 0.254ns (72.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y309        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.254     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y309        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.093ns (33.096%)  route 0.188ns (66.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y309        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.188     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X44Y309        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.443ns  (logic 0.094ns (21.219%)  route 0.349ns (78.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y303                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X39Y303        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X39Y303        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.429ns  (logic 0.096ns (22.378%)  route 0.333ns (77.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y309        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.333     0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X46Y309        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.352ns  (logic 0.093ns (26.420%)  route 0.259ns (73.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y303                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X39Y303        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X39Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X39Y303        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.324ns  (logic 0.096ns (29.630%)  route 0.228ns (70.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y309        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.228     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y309        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.324ns  (logic 0.096ns (29.630%)  route 0.228ns (70.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y302                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X38Y302        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.228     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X38Y302        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.323ns  (logic 0.097ns (30.031%)  route 0.226ns (69.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X45Y309        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.226     0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y309        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.284ns  (logic 0.097ns (34.155%)  route 0.187ns (65.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y309                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y309        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.187     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y309        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X46Y309        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.274ns  (logic 0.095ns (34.672%)  route 0.179ns (65.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y303                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y303        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.179     0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X38Y303        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  9.752    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_clk_wiz_0
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.199ns (16.879%)  route 0.980ns (83.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.209 - 9.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.185ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.525     2.942    U_COS_IN_GEN/U_COS_CU/clk
    SLICE_X90Y132        FDCE                                         r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.041 r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/Q
                         net (fo=108, routed)         0.752     3.793    U_FFT_TOP/MODULE_0/U_MOD00/sub_R_reg[7][9]
    SLICE_X74Y129        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.893 f  U_FFT_TOP/MODULE_0/U_MOD00/i___1/O
                         net (fo=5, routed)           0.228     4.121    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]_1
    SLICE_X74Y129        FDCE                                         f  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.274    13.209    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/clk
    SLICE_X74Y129        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[1]/C
                         clock pessimism             -0.433    12.776    
                         clock uncertainty           -0.062    12.714    
    SLICE_X74Y129        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    12.642    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[2]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.199ns (16.879%)  route 0.980ns (83.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.209 - 9.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.185ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.525     2.942    U_COS_IN_GEN/U_COS_CU/clk
    SLICE_X90Y132        FDCE                                         r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.041 r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/Q
                         net (fo=108, routed)         0.752     3.793    U_FFT_TOP/MODULE_0/U_MOD00/sub_R_reg[7][9]
    SLICE_X74Y129        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.893 f  U_FFT_TOP/MODULE_0/U_MOD00/i___1/O
                         net (fo=5, routed)           0.228     4.121    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]_1
    SLICE_X74Y129        FDCE                                         f  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.274    13.209    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/clk
    SLICE_X74Y129        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[2]/C
                         clock pessimism             -0.433    12.776    
                         clock uncertainty           -0.062    12.714    
    SLICE_X74Y129        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.642    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[3]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.199ns (16.879%)  route 0.980ns (83.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.209 - 9.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.185ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.525     2.942    U_COS_IN_GEN/U_COS_CU/clk
    SLICE_X90Y132        FDCE                                         r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.041 r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/Q
                         net (fo=108, routed)         0.752     3.793    U_FFT_TOP/MODULE_0/U_MOD00/sub_R_reg[7][9]
    SLICE_X74Y129        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.893 f  U_FFT_TOP/MODULE_0/U_MOD00/i___1/O
                         net (fo=5, routed)           0.228     4.121    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]_1
    SLICE_X74Y129        FDCE                                         f  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.274    13.209    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/clk
    SLICE_X74Y129        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[3]/C
                         clock pessimism             -0.433    12.776    
                         clock uncertainty           -0.062    12.714    
    SLICE_X74Y129        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    12.642    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.523ns  (required time - arrival time)
  Source:                 U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.199ns (16.907%)  route 0.978ns (83.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.209 - 9.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.185ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.525     2.942    U_COS_IN_GEN/U_COS_CU/clk
    SLICE_X90Y132        FDCE                                         r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.041 r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/Q
                         net (fo=108, routed)         0.752     3.793    U_FFT_TOP/MODULE_0/U_MOD00/sub_R_reg[7][9]
    SLICE_X74Y129        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.893 f  U_FFT_TOP/MODULE_0/U_MOD00/i___1/O
                         net (fo=5, routed)           0.226     4.119    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]_1
    SLICE_X74Y129        FDCE                                         f  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.274    13.209    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/clk
    SLICE_X74Y129        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]/C
                         clock pessimism             -0.433    12.776    
                         clock uncertainty           -0.062    12.714    
    SLICE_X74Y129        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.642    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  8.523    

Slack (MET) :             8.523ns  (required time - arrival time)
  Source:                 U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[4]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.199ns (16.907%)  route 0.978ns (83.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.209 - 9.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.185ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.525     2.942    U_COS_IN_GEN/U_COS_CU/clk
    SLICE_X90Y132        FDCE                                         r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     3.041 r  U_COS_IN_GEN/U_COS_CU/valid_reg_rep__0/Q
                         net (fo=108, routed)         0.752     3.793    U_FFT_TOP/MODULE_0/U_MOD00/sub_R_reg[7][9]
    SLICE_X74Y129        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.893 f  U_FFT_TOP/MODULE_0/U_MOD00/i___1/O
                         net (fo=5, routed)           0.226     4.119    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[0]_1
    SLICE_X74Y129        FDCE                                         f  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.274    13.209    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/clk
    SLICE_X74Y129        FDCE                                         r  U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[4]/C
                         clock pessimism             -0.433    12.776    
                         clock uncertainty           -0.062    12.714    
    SLICE_X74Y129        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    12.642    U_FFT_TOP/MODULE_0/U_MOD00/U_CU_MOD00/U_CNT_5B/cnt_ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  8.523    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.096ns (10.084%)  route 0.856ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.471 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.185ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.170ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.716     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.856     4.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.536    13.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.346    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X39Y310        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    12.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.096ns (10.084%)  route 0.856ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.471 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.185ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.170ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.716     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.856     4.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.536    13.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.346    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X39Y310        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.096ns (10.084%)  route 0.856ns (89.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.471 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.185ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.170ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.716     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.856     4.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.536    13.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.346    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X39Y310        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    12.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.471 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.185ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.170ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.716     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.854     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.536    13.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.346    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X39Y310        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_clk_wiz_0 rise@9.999ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.471 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.185ns, distribution 1.531ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.170ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.772     0.772 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.822    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.822 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.239    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.133 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.389    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.417 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.716     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.229 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.854     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AC8                                               0.000     9.999 r  clk_p (IN)
                         net (fo=0)                   0.000     9.999    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.637    10.636 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.676    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.676 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    11.039    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    11.683 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    11.911    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.935 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.536    13.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.346    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X39Y310        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    12.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  8.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.886ns (routing 0.096ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.108ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.886     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y302        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y302        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y302        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.005     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.291     1.928    
    SLICE_X38Y302        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.886ns (routing 0.096ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.108ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.886     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y302        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y302        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y302        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.005     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.291     1.928    
    SLICE_X38Y302        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.886ns (routing 0.096ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.108ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.886     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y302        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y302        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y302        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.005     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.291     1.928    
    SLICE_X38Y302        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.886ns (routing 0.096ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.108ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.886     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y302        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y302        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y302        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.005     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.291     1.928    
    SLICE_X38Y302        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.886ns (routing 0.096ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.108ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.886     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y302        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y302        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y302        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.005     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y302        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.291     1.928    
    SLICE_X38Y302        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      0.875ns (routing 0.096ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.108ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.875     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.117     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y312        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       1.002     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y312        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.290     1.925    
    SLICE_X41Y312        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.843ns (routing 0.096ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.108ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.843     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y311        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y311        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y310        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.960     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y310        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.266     1.858    
    SLICE_X44Y310        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.843ns (routing 0.096ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.108ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.843     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y311        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y311        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.960     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.266     1.858    
    SLICE_X44Y310        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.843ns (routing 0.096ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.108ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.843     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y311        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y311        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.960     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.266     1.858    
    SLICE_X44Y310        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.843ns (routing 0.096ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.108ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.357     0.357 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.397    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.397 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.600    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.830 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.976    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.993 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.843     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y311        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y311        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X44Y310        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC8                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_WIZARD/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.462     0.462 r  U_CLK_WIZARD/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.512    U_CLK_WIZARD/inst/clkin1_ibufds/OUT
    AC8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  U_CLK_WIZARD/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.742    U_CLK_WIZARD/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.447 r  U_CLK_WIZARD/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.613    U_CLK_WIZARD/inst/clk_clk_wiz_0
    BUFGCE_X1Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.632 r  U_CLK_WIZARD/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=46510, routed)       0.960     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y310        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.266     1.858    
    SLICE_X44Y310        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 54.154 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.726ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.594    54.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.981    59.135    
                         clock uncertainty           -0.035    59.100    
    SLICE_X43Y313        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    59.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.028    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.659    

Slack (MET) :             46.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 54.154 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.726ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.594    54.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.981    59.135    
                         clock uncertainty           -0.035    59.100    
    SLICE_X43Y313        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    59.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.028    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.659    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    

Slack (MET) :             46.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.411ns (13.942%)  route 2.537ns (86.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 54.158 - 50.000 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    4.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.795ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.726ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.144     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.949     9.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y246        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     9.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.190     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X92Y246        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     9.888 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.053     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X92Y246        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.134    10.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.294    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y313        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071    52.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.598    54.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y313        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.981    59.139    
                         clock uncertainty           -0.035    59.104    
    SLICE_X43Y313        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    59.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.032    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 46.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.444ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y303        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.075     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.392     3.001    
    SLICE_X38Y303        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.444ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X38Y303        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.075     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.392     3.001    
    SLICE_X38Y303        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.444ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y303        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.075     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -4.392     3.001    
    SLICE_X38Y303        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.444ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y303        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.075     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.392     3.001    
    SLICE_X38Y303        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.393ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.444ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X38Y303        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.075     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X38Y303        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.392     3.001    
    SLICE_X38Y303        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.391ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    4.387ns
  Clock Net Delay (Source):      0.922ns (routing 0.402ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.444ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.922     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X42Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y312        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.959 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.160     3.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X40Y304        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.073     7.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X40Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -4.387     3.004    
    SLICE_X40Y304        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.040ns (22.727%)  route 0.136ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.410ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.444ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y304        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.092     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.392     3.018    
    SLICE_X38Y304        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.040ns (22.727%)  route 0.136ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.410ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.444ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y304        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.092     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.392     3.018    
    SLICE_X38Y304        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.040ns (22.727%)  route 0.136ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.410ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.444ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y304        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.092     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.392     3.018    
    SLICE_X38Y304        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.040ns (22.727%)  route 0.136ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.410ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    4.392ns
  Clock Net Delay (Source):      0.961ns (routing 0.402ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.444ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.516     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.961     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y303        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y303        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X38Y304        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.092     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y304        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.392     3.018    
    SLICE_X38Y304        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.137    





