

================================================================
== Vitis HLS Report for 'accelerator_360_Pipeline_2'
================================================================
* Date:           Sat Apr 12 12:19:20 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.940 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        6|  50.000 ns|  60.000 ns|    5|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          2|          1|     1|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    221|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    298|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln871_1_fu_143_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln871_fu_153_p2    |         +|   0|  0|  13|           6|           6|
    |icmp_ln43_1_fu_194_p2  |      icmp|   0|  0|  32|          25|          25|
    |icmp_ln43_fu_188_p2    |      icmp|   0|  0|  32|          25|          25|
    |icmp_ln880_fu_148_p2   |      icmp|   0|  0|  71|          64|          64|
    |xor_ln880_fu_200_p2    |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 221|         185|         186|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_reg_112                   |  14|          3|    2|          6|
    |ap_NS_fsm                               |  31|          6|    1|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_116_p6  |  14|          3|    2|          6|
    |ap_return                               |   9|          2|    2|          4|
    |idx62_reg_100                           |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  77|         16|    8|         24|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |UnifiedRetVal_reg_112  |  2|   0|    2|          0|
    |add_ln871_reg_225      |  6|   0|    6|          0|
    |ap_CS_fsm              |  5|   0|    5|          0|
    |ap_return_preg         |  2|   0|    2|          0|
    |icmp_ln43_reg_240      |  1|   0|    1|          0|
    |icmp_ln880_reg_221     |  1|   0|    1|          0|
    |idx62_reg_100          |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 18|   0|   18|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|ap_return              |  out|    2|  ap_ctrl_hs|  accelerator<360>_Pipeline_2|  return value|
|p_result_2             |   in|   64|     ap_none|                   p_result_2|        scalar|
|add_ln139              |   in|   64|     ap_none|                    add_ln139|        scalar|
|p_first_assign_3       |   in|    6|     ap_none|             p_first_assign_3|        scalar|
|result_l3125_address0  |  out|    4|   ap_memory|                 result_l3125|         array|
|result_l3125_ce0       |  out|    1|   ap_memory|                 result_l3125|         array|
|result_l3125_q0        |   in|   25|   ap_memory|                 result_l3125|         array|
|result_l3125_address1  |  out|    4|   ap_memory|                 result_l3125|         array|
|result_l3125_ce1       |  out|    1|   ap_memory|                 result_l3125|         array|
|result_l3125_q1        |   in|   25|   ap_memory|                 result_l3125|         array|
|add_ln871_out          |  out|    6|      ap_vld|                add_ln871_out|       pointer|
|add_ln871_out_ap_vld   |  out|    1|      ap_vld|                add_ln871_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

