<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VME64e_ISE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../IP_cores/CRAM.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="../IP_cores/CRAM.cgp"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../IP_cores/CRAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../IP_cores/CRAM.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../IP_cores/CRAM_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../IP_cores/CR_readme.txt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../IP_cores/FIFO.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="../IP_cores/FIFO.cgp"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../IP_cores/FIFO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../IP_cores/FIFO.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../IP_cores/FIFO_readme.txt"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="../IP_cores/coregen.cgp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../IP_cores/coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="../IP_cores/coregen.rsp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="VME64e_ISE.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VME64xCore_Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VME64xCore_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VME64xCore_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VME64xCore_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VME64xCore_Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VME64xCore_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VME64xCore_Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VME64xCore_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VME64xCore_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VME64xCore_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VME64xCore_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VME64xCore_Top_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VME64xCore_Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VME64xCore_Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VME64xCore_Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VME64xCore_Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VME64xCore_Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VME64xCore_Top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VME64xCore_Top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VME64xCore_Top_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VME_bus.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VME_bus.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VME_bus.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VME_bus.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VME_bus.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VME_bus.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VME_bus.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VME_bus.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VME_bus.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VME_bus.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VME_bus.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VME_bus_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VME_bus_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VME_bus_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VME_bus_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VME_bus_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VME_bus_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VME_bus_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VME_bus_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/VME64xCore_Top_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/VME64xCore_Top_translate.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1295367720" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1295367720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295367721" xil_pn:in_ck="3335243898272619856" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1295367720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1295367721" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3628963557787100221" xil_pn:start_ts="1295367721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295367721" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4971865864663798459" xil_pn:start_ts="1295367721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295367721" xil_pn:in_ck="7401202389017945550" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8868928773585513934" xil_pn:start_ts="1295367721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../IP_cores/CR.ngc"/>
      <outfile xil_pn:name="../IP_cores/CR.vhd"/>
      <outfile xil_pn:name="../IP_cores/CRAM.ngc"/>
      <outfile xil_pn:name="../IP_cores/CRAM.vhd"/>
      <outfile xil_pn:name="../IP_cores/FIFO.ngc"/>
      <outfile xil_pn:name="../IP_cores/FIFO.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1295367721" xil_pn:in_ck="-4674645310522607386" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1295367721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1295371417" xil_pn:in_ck="-4674645310522607386" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5185699754992992304" xil_pn:start_ts="1295371412">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1295367317" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1295367317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8696478015316174439" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:in_ck="7401202389017945550" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7573668139641932118" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../IP_cores/CR.ngc"/>
      <outfile xil_pn:name="../IP_cores/CR.vhd"/>
      <outfile xil_pn:name="../IP_cores/CRAM.ngc"/>
      <outfile xil_pn:name="../IP_cores/CRAM.vhd"/>
      <outfile xil_pn:name="../IP_cores/FIFO.ngc"/>
      <outfile xil_pn:name="../IP_cores/FIFO.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:in_ck="-7025930742561206053" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4037260063267160553" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:in_ck="-7025930742561206053" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514744" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1650535103570691188" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514791" xil_pn:in_ck="-4674645310522607386" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2694840156678732157" xil_pn:start_ts="1295514744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1295514791" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8243547570273578494" xil_pn:start_ts="1295514791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1295514795" xil_pn:in_ck="6567108972721658714" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6880190413230172939" xil_pn:start_ts="1295514791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1295514811" xil_pn:in_ck="-1963441995626135260" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4807565132092422995" xil_pn:start_ts="1295514795">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
