#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd546b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd26af0 .scope module, "tb" "tb" 3 73;
 .timescale -12 -12;
L_0xd2ca70 .functor NOT 1, L_0xd8dd00, C4<0>, C4<0>, C4<0>;
L_0xd2cd80 .functor XOR 25, L_0xd8d950, L_0xd8da80, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xd30640 .functor XOR 25, L_0xd2cd80, L_0xd8dbe0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xd7c030_0 .net *"_ivl_10", 24 0, L_0xd8dbe0;  1 drivers
v0xd7c130_0 .net *"_ivl_12", 24 0, L_0xd30640;  1 drivers
v0xd7c210_0 .net *"_ivl_2", 24 0, L_0xd8d820;  1 drivers
v0xd7c2d0_0 .net *"_ivl_4", 24 0, L_0xd8d950;  1 drivers
v0xd7c3b0_0 .net *"_ivl_6", 24 0, L_0xd8da80;  1 drivers
v0xd7c4e0_0 .net *"_ivl_8", 24 0, L_0xd2cd80;  1 drivers
v0xd7c5c0_0 .var "clk", 0 0;
v0xd7c660_0 .net "done_dut", 0 0, L_0xd8d5a0;  1 drivers
v0xd7c700_0 .net "done_ref", 0 0, L_0xd8d180;  1 drivers
v0xd7c830_0 .net "in", 7 0, v0xd7aa80_0;  1 drivers
v0xd7c8d0_0 .net "out_bytes_dut", 23 0, L_0xd8d730;  1 drivers
v0xd7c970_0 .net "out_bytes_ref", 23 0, L_0xd8d2c0;  1 drivers
v0xd7ca10_0 .net "reset", 0 0, v0xd7ab50_0;  1 drivers
v0xd7cab0_0 .var/2u "stats1", 223 0;
v0xd7cb70_0 .var/2u "strobe", 0 0;
v0xd7cc30_0 .net "tb_match", 0 0, L_0xd8dd00;  1 drivers
v0xd7ccf0_0 .net "tb_mismatch", 0 0, L_0xd2ca70;  1 drivers
E_0xd44bb0/0 .event negedge, v0xd30750_0;
E_0xd44bb0/1 .event posedge, v0xd30750_0;
E_0xd44bb0 .event/or E_0xd44bb0/0, E_0xd44bb0/1;
L_0xd8d820 .concat [ 1 24 0 0], L_0xd8d180, L_0xd8d2c0;
L_0xd8d950 .concat [ 1 24 0 0], L_0xd8d180, L_0xd8d2c0;
L_0xd8da80 .concat [ 1 24 0 0], L_0xd8d5a0, L_0xd8d730;
L_0xd8dbe0 .concat [ 1 24 0 0], L_0xd8d180, L_0xd8d2c0;
L_0xd8dd00 .cmp/eeq 25, L_0xd8d820, L_0xd30640;
S_0xd48b50 .scope module, "good1" "reference_module" 3 118, 3 4 0, S_0xd26af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0xd54f00 .param/l "BYTE1" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xd54f40 .param/l "BYTE2" 0 3 11, +C4<00000000000000000000000000000001>;
P_0xd54f80 .param/l "BYTE3" 0 3 11, +C4<00000000000000000000000000000010>;
P_0xd54fc0 .param/l "DONE" 0 3 11, +C4<00000000000000000000000000000011>;
L_0x7f766edc60a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xd2c110_0 .net *"_ivl_10", 23 0, L_0x7f766edc60a8;  1 drivers
v0xd2c850_0 .net *"_ivl_2", 31 0, L_0xd7d010;  1 drivers
L_0x7f766edc6018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd2cb40_0 .net *"_ivl_5", 29 0, L_0x7f766edc6018;  1 drivers
L_0x7f766edc6060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd2ce50_0 .net/2u *"_ivl_6", 31 0, L_0x7f766edc6060;  1 drivers
v0xd30750_0 .net "clk", 0 0, v0xd7c5c0_0;  1 drivers
v0xd31ea0_0 .net "done", 0 0, L_0xd8d180;  alias, 1 drivers
v0xd7a150_0 .net "in", 7 0, v0xd7aa80_0;  alias, 1 drivers
v0xd7a230_0 .net "in3", 0 0, L_0xd7cf40;  1 drivers
v0xd7a2f0_0 .var "next", 1 0;
v0xd7a3d0_0 .net "out_bytes", 23 0, L_0xd8d2c0;  alias, 1 drivers
v0xd7a4b0_0 .var "out_bytes_r", 23 0;
v0xd7a590_0 .net "reset", 0 0, v0xd7ab50_0;  alias, 1 drivers
v0xd7a650_0 .var "state", 1 0;
E_0xd41090 .event posedge, v0xd30750_0;
E_0xd420b0 .event anyedge, v0xd7a650_0, v0xd7a230_0;
L_0xd7cf40 .part v0xd7aa80_0, 3, 1;
L_0xd7d010 .concat [ 2 30 0 0], v0xd7a650_0, L_0x7f766edc6018;
L_0xd8d180 .cmp/eq 32, L_0xd7d010, L_0x7f766edc6060;
L_0xd8d2c0 .functor MUXZ 24, L_0x7f766edc60a8, v0xd7a4b0_0, L_0xd8d180, C4<>;
S_0xd7a7d0 .scope module, "stim1" "stimulus_gen" 3 113, 3 43 0, S_0xd26af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0xd7a9c0_0 .net "clk", 0 0, v0xd7c5c0_0;  alias, 1 drivers
v0xd7aa80_0 .var "in", 7 0;
v0xd7ab50_0 .var "reset", 0 0;
E_0xd239f0 .event negedge, v0xd30750_0;
S_0xd7ac70 .scope module, "top_module1" "top_module" 3 125, 4 1 0, S_0xd26af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
v0xd7af80_0 .net *"_ivl_0", 31 0, L_0xd8d430;  1 drivers
L_0x7f766edc60f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd7b060_0 .net *"_ivl_3", 27 0, L_0x7f766edc60f0;  1 drivers
L_0x7f766edc6138 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xd7b140_0 .net/2u *"_ivl_4", 31 0, L_0x7f766edc6138;  1 drivers
o0x7f766ee0f498 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xd7b230_0 name=_ivl_8
v0xd7b310_0 .net "clk", 0 0, v0xd7c5c0_0;  alias, 1 drivers
v0xd7b450_0 .var "counter", 1 0;
v0xd7b530_0 .net "done", 0 0, L_0xd8d5a0;  alias, 1 drivers
v0xd7b5f0_0 .net "in", 7 0, v0xd7aa80_0;  alias, 1 drivers
v0xd7b700_0 .var "message", 23 0;
v0xd7b870_0 .net "out_bytes", 23 0, L_0xd8d730;  alias, 1 drivers
v0xd7b950_0 .var "out_bytes_reg", 23 0;
v0xd7ba30_0 .var "prev_in", 7 0;
v0xd7bb10_0 .var "prev_prev_in", 7 0;
v0xd7bbf0_0 .net "reset", 0 0, v0xd7ab50_0;  alias, 1 drivers
v0xd7bc90_0 .var "state", 3 0;
E_0xd5c3d0 .event posedge, v0xd7a590_0, v0xd30750_0;
L_0xd8d430 .concat [ 4 28 0 0], v0xd7bc90_0, L_0x7f766edc60f0;
L_0xd8d5a0 .cmp/eq 32, L_0xd8d430, L_0x7f766edc6138;
L_0xd8d730 .functor MUXZ 24, o0x7f766ee0f498, v0xd7b950_0, L_0xd8d5a0, C4<>;
S_0xd7be10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_0xd26af0;
 .timescale -12 -12;
E_0xd5c6f0 .event anyedge, v0xd7cb70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7cb70_0;
    %nor/r;
    %assign/vec4 v0xd7cb70_0, 0;
    %wait E_0xd5c6f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd7a7d0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd239f0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xd7aa80_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd7ab50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd7ab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd7aa80_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd41090;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xd7aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xd7aa80_0, 4, 5;
    %wait E_0xd41090;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xd7aa80_0, 0;
    %wait E_0xd41090;
    %vpi_func 3 64 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xd7aa80_0, 0;
    %wait E_0xd41090;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd48b50;
T_2 ;
Ewait_0 .event/or E_0xd420b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd7a650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0xd7a230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0xd7a2f0_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd7a2f0_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xd7a2f0_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0xd7a230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0xd7a2f0_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xd48b50;
T_3 ;
    %wait E_0xd41090;
    %load/vec4 v0xd7a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd7a650_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xd7a2f0_0;
    %assign/vec4 v0xd7a650_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd48b50;
T_4 ;
    %wait E_0xd41090;
    %load/vec4 v0xd7a4b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0xd7a150_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd7a4b0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd7ac70;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd7ba30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xd7bb10_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xd7bc90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd7b450_0, 0, 2;
    %end;
    .thread T_5, $init;
    .scope S_0xd7ac70;
T_6 ;
    %wait E_0xd5c3d0;
    %load/vec4 v0xd7bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0xd7b700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd7ba30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd7bb10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd7b450_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0xd7b950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xd7ba30_0;
    %assign/vec4 v0xd7bb10_0, 0;
    %load/vec4 v0xd7b5f0_0;
    %assign/vec4 v0xd7ba30_0, 0;
    %load/vec4 v0xd7bc90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xd7b5f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd7b450_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0xd7b950_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xd7bc90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0xd7b5f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0xd7bc90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0xd7b5f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0xd7b450_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xd7b450_0, 0;
    %load/vec4 v0xd7b450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
    %load/vec4 v0xd7bb10_0;
    %load/vec4 v0xd7ba30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd7b5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd7b950_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0xd7bc90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0xd7b450_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xd7b450_0, 0;
    %load/vec4 v0xd7b450_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd7bc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd7b450_0, 0;
T_6.18 ;
T_6.16 ;
T_6.11 ;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd26af0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7c5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7cb70_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xd26af0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7c5c0_0;
    %inv;
    %store/vec4 v0xd7c5c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xd26af0;
T_9 ;
    %vpi_call/w 3 105 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd7a9c0_0, v0xd7ccf0_0, v0xd7c5c0_0, v0xd7c830_0, v0xd7ca10_0, v0xd7c970_0, v0xd7c8d0_0, v0xd7c700_0, v0xd7c660_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xd26af0;
T_10 ;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_10.1 ;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_10.3 ;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 149 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 150 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xd26af0;
T_11 ;
    %wait E_0xd44bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7cab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
    %load/vec4 v0xd7cc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7cab0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xd7c970_0;
    %load/vec4 v0xd7c970_0;
    %load/vec4 v0xd7c8d0_0;
    %xor;
    %load/vec4 v0xd7c970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0xd7c700_0;
    %load/vec4 v0xd7c700_0;
    %load/vec4 v0xd7c660_0;
    %xor;
    %load/vec4 v0xd7c700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0xd7cab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cab0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_ps2data/fsm_ps2data_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/fsm_ps2data/iter4/response0/top_module.sv";
