

================================================================
== Vitis HLS Report for 'PixelStream2AXIBursts_Pipeline_pixels2bytes'
================================================================
* Date:           Mon Nov  4 21:37:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.587 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    65540|  13.332 ns|  0.218 ms|    4|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- pixels2bytes  |        2|    65538|        34|         32|         32|  0 ~ 2048|       yes|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 32, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 37 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pixel_1 = alloca i32 1"   --->   Operation 38 'alloca' 'pixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmp17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_i"   --->   Operation 39 'read' 'cmp17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sext_ln86"   --->   Operation 40 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmp17_1_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_1_i"   --->   Operation 41 'read' 'cmp17_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmp17_2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_2_i"   --->   Operation 42 'read' 'cmp17_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmp17_3_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_3_i"   --->   Operation 43 'read' 'cmp17_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmp17_4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_4_i"   --->   Operation 44 'read' 'cmp17_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmp17_5_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_5_i"   --->   Operation 45 'read' 'cmp17_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmp17_6_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_6_i"   --->   Operation 46 'read' 'cmp17_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp17_7_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_7_i"   --->   Operation 47 'read' 'cmp17_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmp17_8_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_8_i"   --->   Operation 48 'read' 'cmp17_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmp17_9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_9_i"   --->   Operation 49 'read' 'cmp17_9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmp17_10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_10_i"   --->   Operation 50 'read' 'cmp17_10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmp17_11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_11_i"   --->   Operation 51 'read' 'cmp17_11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmp17_12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_12_i"   --->   Operation 52 'read' 'cmp17_12_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmp17_13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_13_i"   --->   Operation 53 'read' 'cmp17_13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmp17_14_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_14_i"   --->   Operation 54 'read' 'cmp17_14_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmp17_15_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_15_i"   --->   Operation 55 'read' 'cmp17_15_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmp17_16_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_16_i"   --->   Operation 56 'read' 'cmp17_16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmp17_17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_17_i"   --->   Operation 57 'read' 'cmp17_17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmp17_18_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_18_i"   --->   Operation 58 'read' 'cmp17_18_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmp17_19_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_19_i"   --->   Operation 59 'read' 'cmp17_19_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmp17_20_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_20_i"   --->   Operation 60 'read' 'cmp17_20_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmp17_21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_21_i"   --->   Operation 61 'read' 'cmp17_21_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmp17_22_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_22_i"   --->   Operation 62 'read' 'cmp17_22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmp17_23_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_23_i"   --->   Operation 63 'read' 'cmp17_23_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmp17_24_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_24_i"   --->   Operation 64 'read' 'cmp17_24_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmp17_25_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_25_i"   --->   Operation 65 'read' 'cmp17_25_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmp17_26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_26_i"   --->   Operation 66 'read' 'cmp17_26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmp17_27_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_27_i"   --->   Operation 67 'read' 'cmp17_27_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmp17_28_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_28_i"   --->   Operation 68 'read' 'cmp17_28_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cmp17_29_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_29_i"   --->   Operation 69 'read' 'cmp17_29_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cmp17_30_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_30_i"   --->   Operation 70 'read' 'cmp17_30_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%icmp_ln80_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln80"   --->   Operation 71 'read' 'icmp_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 72 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%pixel_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixel"   --->   Operation 73 'read' 'pixel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i12 %sext_ln86_read"   --->   Operation 74 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 %pixel_read, i8 %pixel_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 79 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.62ns)   --->   "%icmp_ln91 = icmp_eq  i12 %x_1, i12 %loopWidth_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 80 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body14.split.i, void %bytes2aximm.loopexit.i.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 81 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 82 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.62ns)   --->   "%cmp16_i = icmp_slt  i13 %zext_ln91_1, i13 %sext_ln86_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 83 'icmp' 'cmp16_i' <Predicate = (!icmp_ln91)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.12ns)   --->   "%or_ln96 = or i1 %cmp16_i, i1 %cmp17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 84 'or' 'or_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 85 [1/1] (1.21ns)   --->   "%pixel_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 85 'read' 'pixel_4' <Predicate = (!icmp_ln91 & or_ln96)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 86 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96)> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln96_1 = or i1 %cmp16_i, i1 %cmp17_1_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 87 'or' 'or_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%pixel_2 = load i8 %pixel_1"   --->   Operation 88 'load' 'pixel_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln91 = add i12 %x_1, i12 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 90 'add' 'add_ln91' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96, void %for.inc.i, void %if.then.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 91 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 92 [1/1] (1.21ns)   --->   "%pixel_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 92 'read' 'pixel_6' <Predicate = (!icmp_ln91 & or_ln96_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 93 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_1)> <Delay = 0.38>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln96_2 = or i1 %cmp16_i, i1 %cmp17_2_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 94 'or' 'or_ln96_2' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln91 = store i12 %add_ln91, i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 95 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixel_2, i8 %pixel_1_out"   --->   Operation 256 'store' 'store_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 257 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%pixel_3 = phi i8 %pixel_4, void %if.then.i, i8 %pixel_2, void %for.body14.split.i"   --->   Operation 96 'phi' 'pixel_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_1, void %for.inc.1.i, void %if.then.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 97 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_4 : Operation 98 [1/1] (1.21ns)   --->   "%pixel_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 98 'read' 'pixel_8' <Predicate = (!icmp_ln91 & or_ln96_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 99 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 99 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_2)> <Delay = 0.38>
ST_4 : Operation 100 [1/1] (0.12ns)   --->   "%or_ln96_3 = or i1 %cmp16_i, i1 %cmp17_3_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 100 'or' 'or_ln96_3' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%pixel_5 = phi i8 %pixel_6, void %if.then.1.i, i8 %pixel_3, void %for.inc.i"   --->   Operation 101 'phi' 'pixel_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_2, void %for.inc.2.i, void %if.then.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 102 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_5 : Operation 103 [1/1] (1.21ns)   --->   "%pixel_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 103 'read' 'pixel_10' <Predicate = (!icmp_ln91 & or_ln96_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_5 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 104 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_3)> <Delay = 0.38>
ST_5 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln96_4 = or i1 %cmp16_i, i1 %cmp17_4_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 105 'or' 'or_ln96_4' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%pixel_7 = phi i8 %pixel_8, void %if.then.2.i, i8 %pixel_5, void %for.inc.1.i"   --->   Operation 106 'phi' 'pixel_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_3, void %for.inc.3.i, void %if.then.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 107 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_6 : Operation 108 [1/1] (1.21ns)   --->   "%pixel_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 108 'read' 'pixel_12' <Predicate = (!icmp_ln91 & or_ln96_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_6 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 109 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_4)> <Delay = 0.38>
ST_6 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln96_5 = or i1 %cmp16_i, i1 %cmp17_5_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 110 'or' 'or_ln96_5' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%pixel_9 = phi i8 %pixel_10, void %if.then.3.i, i8 %pixel_7, void %for.inc.2.i"   --->   Operation 111 'phi' 'pixel_9' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_4, void %for.inc.4.i, void %if.then.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 112 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_7 : Operation 113 [1/1] (1.21ns)   --->   "%pixel_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 113 'read' 'pixel_14' <Predicate = (!icmp_ln91 & or_ln96_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_7 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 114 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_5)> <Delay = 0.38>
ST_7 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln96_6 = or i1 %cmp16_i, i1 %cmp17_6_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 115 'or' 'or_ln96_6' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%pixel_11 = phi i8 %pixel_12, void %if.then.4.i, i8 %pixel_9, void %for.inc.3.i"   --->   Operation 116 'phi' 'pixel_11' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_5, void %for.inc.5.i, void %if.then.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 117 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_8 : Operation 118 [1/1] (1.21ns)   --->   "%pixel_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 118 'read' 'pixel_16' <Predicate = (!icmp_ln91 & or_ln96_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_8 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 119 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_6)> <Delay = 0.38>
ST_8 : Operation 120 [1/1] (0.12ns)   --->   "%or_ln96_7 = or i1 %cmp16_i, i1 %cmp17_7_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 120 'or' 'or_ln96_7' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%pixel_13 = phi i8 %pixel_14, void %if.then.5.i, i8 %pixel_11, void %for.inc.4.i"   --->   Operation 121 'phi' 'pixel_13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_6, void %for.inc.6.i, void %if.then.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 122 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_9 : Operation 123 [1/1] (1.21ns)   --->   "%pixel_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 123 'read' 'pixel_18' <Predicate = (!icmp_ln91 & or_ln96_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_9 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 124 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_7)> <Delay = 0.38>
ST_9 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln96_8 = or i1 %cmp16_i, i1 %cmp17_8_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 125 'or' 'or_ln96_8' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%pixel_15 = phi i8 %pixel_16, void %if.then.6.i, i8 %pixel_13, void %for.inc.5.i"   --->   Operation 126 'phi' 'pixel_15' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_7, void %for.inc.7.i, void %if.then.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 127 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_10 : Operation 128 [1/1] (1.21ns)   --->   "%pixel_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 128 'read' 'pixel_20' <Predicate = (!icmp_ln91 & or_ln96_8)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_10 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 129 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_8)> <Delay = 0.38>
ST_10 : Operation 130 [1/1] (0.12ns)   --->   "%or_ln96_9 = or i1 %cmp16_i, i1 %cmp17_9_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 130 'or' 'or_ln96_9' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%pixel_17 = phi i8 %pixel_18, void %if.then.7.i, i8 %pixel_15, void %for.inc.6.i"   --->   Operation 131 'phi' 'pixel_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_8, void %for.inc.8.i, void %if.then.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 132 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_11 : Operation 133 [1/1] (1.21ns)   --->   "%pixel_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 133 'read' 'pixel_22' <Predicate = (!icmp_ln91 & or_ln96_9)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_11 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 134 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_9)> <Delay = 0.38>
ST_11 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln96_10 = or i1 %cmp16_i, i1 %cmp17_10_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 135 'or' 'or_ln96_10' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%pixel_19 = phi i8 %pixel_20, void %if.then.8.i, i8 %pixel_17, void %for.inc.7.i"   --->   Operation 136 'phi' 'pixel_19' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_9, void %for.inc.9.i, void %if.then.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 137 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_12 : Operation 138 [1/1] (1.21ns)   --->   "%pixel_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 138 'read' 'pixel_24' <Predicate = (!icmp_ln91 & or_ln96_10)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_12 : Operation 139 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 139 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_10)> <Delay = 0.38>
ST_12 : Operation 140 [1/1] (0.12ns)   --->   "%or_ln96_11 = or i1 %cmp16_i, i1 %cmp17_11_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 140 'or' 'or_ln96_11' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%pixel_21 = phi i8 %pixel_22, void %if.then.9.i, i8 %pixel_19, void %for.inc.8.i"   --->   Operation 141 'phi' 'pixel_21' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_10, void %for.inc.10.i, void %if.then.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 142 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_13 : Operation 143 [1/1] (1.21ns)   --->   "%pixel_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 143 'read' 'pixel_26' <Predicate = (!icmp_ln91 & or_ln96_11)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_13 : Operation 144 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 144 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_11)> <Delay = 0.38>
ST_13 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln96_12 = or i1 %cmp16_i, i1 %cmp17_12_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 145 'or' 'or_ln96_12' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%pixel_23 = phi i8 %pixel_24, void %if.then.10.i, i8 %pixel_21, void %for.inc.9.i"   --->   Operation 146 'phi' 'pixel_23' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_11, void %for.inc.11.i, void %if.then.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 147 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_14 : Operation 148 [1/1] (1.21ns)   --->   "%pixel_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 148 'read' 'pixel_28' <Predicate = (!icmp_ln91 & or_ln96_12)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_14 : Operation 149 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 149 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_12)> <Delay = 0.38>
ST_14 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln96_13 = or i1 %cmp16_i, i1 %cmp17_13_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 150 'or' 'or_ln96_13' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%pixel_25 = phi i8 %pixel_26, void %if.then.11.i, i8 %pixel_23, void %for.inc.10.i"   --->   Operation 151 'phi' 'pixel_25' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_12, void %for.inc.12.i, void %if.then.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 152 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_15 : Operation 153 [1/1] (1.21ns)   --->   "%pixel_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 153 'read' 'pixel_30' <Predicate = (!icmp_ln91 & or_ln96_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_15 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 154 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_13)> <Delay = 0.38>
ST_15 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln96_14 = or i1 %cmp16_i, i1 %cmp17_14_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 155 'or' 'or_ln96_14' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%pixel_27 = phi i8 %pixel_28, void %if.then.12.i, i8 %pixel_25, void %for.inc.11.i"   --->   Operation 156 'phi' 'pixel_27' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_13, void %for.inc.13.i, void %if.then.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 157 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_16 : Operation 158 [1/1] (1.21ns)   --->   "%pixel_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 158 'read' 'pixel_32' <Predicate = (!icmp_ln91 & or_ln96_14)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_16 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 159 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_14)> <Delay = 0.38>
ST_16 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln96_15 = or i1 %cmp16_i, i1 %cmp17_15_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 160 'or' 'or_ln96_15' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%pixel_29 = phi i8 %pixel_30, void %if.then.13.i, i8 %pixel_27, void %for.inc.12.i"   --->   Operation 161 'phi' 'pixel_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_14, void %for.inc.14.i, void %if.then.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 162 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_17 : Operation 163 [1/1] (1.21ns)   --->   "%pixel_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 163 'read' 'pixel_34' <Predicate = (!icmp_ln91 & or_ln96_15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_17 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 164 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_15)> <Delay = 0.38>
ST_17 : Operation 165 [1/1] (0.12ns)   --->   "%or_ln96_16 = or i1 %cmp16_i, i1 %cmp17_16_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 165 'or' 'or_ln96_16' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%pixel_31 = phi i8 %pixel_32, void %if.then.14.i, i8 %pixel_29, void %for.inc.13.i"   --->   Operation 166 'phi' 'pixel_31' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_15, void %for.inc.15.i, void %if.then.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 167 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_18 : Operation 168 [1/1] (1.21ns)   --->   "%pixel_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 168 'read' 'pixel_36' <Predicate = (!icmp_ln91 & or_ln96_16)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_18 : Operation 169 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 169 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_16)> <Delay = 0.38>
ST_18 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln96_17 = or i1 %cmp16_i, i1 %cmp17_17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 170 'or' 'or_ln96_17' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%pixel_33 = phi i8 %pixel_34, void %if.then.15.i, i8 %pixel_31, void %for.inc.14.i"   --->   Operation 171 'phi' 'pixel_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_16, void %for.inc.16.i, void %if.then.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 172 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_19 : Operation 173 [1/1] (1.21ns)   --->   "%pixel_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 173 'read' 'pixel_38' <Predicate = (!icmp_ln91 & or_ln96_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_19 : Operation 174 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 174 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_17)> <Delay = 0.38>
ST_19 : Operation 175 [1/1] (0.12ns)   --->   "%or_ln96_18 = or i1 %cmp16_i, i1 %cmp17_18_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 175 'or' 'or_ln96_18' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%pixel_35 = phi i8 %pixel_36, void %if.then.16.i, i8 %pixel_33, void %for.inc.15.i"   --->   Operation 176 'phi' 'pixel_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_17, void %for.inc.17.i, void %if.then.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 177 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_20 : Operation 178 [1/1] (1.21ns)   --->   "%pixel_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 178 'read' 'pixel_40' <Predicate = (!icmp_ln91 & or_ln96_18)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_20 : Operation 179 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 179 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_18)> <Delay = 0.38>
ST_20 : Operation 180 [1/1] (0.12ns)   --->   "%or_ln96_19 = or i1 %cmp16_i, i1 %cmp17_19_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 180 'or' 'or_ln96_19' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%pixel_37 = phi i8 %pixel_38, void %if.then.17.i, i8 %pixel_35, void %for.inc.16.i"   --->   Operation 181 'phi' 'pixel_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_18, void %for.inc.18.i, void %if.then.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 182 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_21 : Operation 183 [1/1] (1.21ns)   --->   "%pixel_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 183 'read' 'pixel_42' <Predicate = (!icmp_ln91 & or_ln96_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_21 : Operation 184 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 184 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_19)> <Delay = 0.38>
ST_21 : Operation 185 [1/1] (0.12ns)   --->   "%or_ln96_20 = or i1 %cmp16_i, i1 %cmp17_20_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 185 'or' 'or_ln96_20' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.12ns)   --->   "%or_ln96_21 = or i1 %cmp16_i, i1 %cmp17_21_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 186 'or' 'or_ln96_21' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.12ns)   --->   "%or_ln96_22 = or i1 %cmp16_i, i1 %cmp17_22_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 187 'or' 'or_ln96_22' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.12ns)   --->   "%or_ln96_23 = or i1 %cmp16_i, i1 %cmp17_23_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 188 'or' 'or_ln96_23' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.12ns)   --->   "%or_ln96_24 = or i1 %cmp16_i, i1 %cmp17_24_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 189 'or' 'or_ln96_24' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.12ns)   --->   "%or_ln96_25 = or i1 %cmp16_i, i1 %cmp17_25_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 190 'or' 'or_ln96_25' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.12ns)   --->   "%or_ln96_26 = or i1 %cmp16_i, i1 %cmp17_26_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 191 'or' 'or_ln96_26' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.12ns)   --->   "%or_ln96_27 = or i1 %cmp16_i, i1 %cmp17_27_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 192 'or' 'or_ln96_27' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.12ns)   --->   "%or_ln96_28 = or i1 %cmp16_i, i1 %cmp17_28_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 193 'or' 'or_ln96_28' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.12ns)   --->   "%or_ln96_29 = or i1 %cmp16_i, i1 %cmp17_29_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 194 'or' 'or_ln96_29' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.12ns)   --->   "%or_ln96_30 = or i1 %cmp16_i, i1 %cmp17_30_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 195 'or' 'or_ln96_30' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.12ns)   --->   "%or_ln96_31 = or i1 %cmp16_i, i1 %icmp_ln80_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 196 'or' 'or_ln96_31' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%pixel_39 = phi i8 %pixel_40, void %if.then.18.i, i8 %pixel_37, void %for.inc.17.i"   --->   Operation 197 'phi' 'pixel_39' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_19, void %for.inc.19.i, void %if.then.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 198 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_22 : Operation 199 [1/1] (1.21ns)   --->   "%pixel_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 199 'read' 'pixel_44' <Predicate = (!icmp_ln91 & or_ln96_20)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_22 : Operation 200 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 200 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_20)> <Delay = 0.38>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%pixel_41 = phi i8 %pixel_42, void %if.then.19.i, i8 %pixel_39, void %for.inc.18.i"   --->   Operation 201 'phi' 'pixel_41' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_20, void %for.inc.20.i, void %if.then.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 202 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_23 : Operation 203 [1/1] (1.21ns)   --->   "%pixel_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 203 'read' 'pixel_46' <Predicate = (!icmp_ln91 & or_ln96_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_23 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 204 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_21)> <Delay = 0.38>

State 24 <SV = 23> <Delay = 1.21>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%pixel_43 = phi i8 %pixel_44, void %if.then.20.i, i8 %pixel_41, void %for.inc.19.i"   --->   Operation 205 'phi' 'pixel_43' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_21, void %for.inc.21.i, void %if.then.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 206 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_24 : Operation 207 [1/1] (1.21ns)   --->   "%pixel_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 207 'read' 'pixel_48' <Predicate = (!icmp_ln91 & or_ln96_22)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_24 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 208 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_22)> <Delay = 0.38>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%pixel_45 = phi i8 %pixel_46, void %if.then.21.i, i8 %pixel_43, void %for.inc.20.i"   --->   Operation 209 'phi' 'pixel_45' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_22, void %for.inc.22.i, void %if.then.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 210 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_25 : Operation 211 [1/1] (1.21ns)   --->   "%pixel_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 211 'read' 'pixel_50' <Predicate = (!icmp_ln91 & or_ln96_23)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_25 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 212 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_23)> <Delay = 0.38>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%pixel_47 = phi i8 %pixel_48, void %if.then.22.i, i8 %pixel_45, void %for.inc.21.i"   --->   Operation 213 'phi' 'pixel_47' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_23, void %for.inc.23.i, void %if.then.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 214 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_26 : Operation 215 [1/1] (1.21ns)   --->   "%pixel_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 215 'read' 'pixel_52' <Predicate = (!icmp_ln91 & or_ln96_24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_26 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 216 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_24)> <Delay = 0.38>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%pixel_49 = phi i8 %pixel_50, void %if.then.23.i, i8 %pixel_47, void %for.inc.22.i"   --->   Operation 217 'phi' 'pixel_49' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_24, void %for.inc.24.i, void %if.then.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 218 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_27 : Operation 219 [1/1] (1.21ns)   --->   "%pixel_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 219 'read' 'pixel_54' <Predicate = (!icmp_ln91 & or_ln96_25)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_27 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 220 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_25)> <Delay = 0.38>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%pixel_51 = phi i8 %pixel_52, void %if.then.24.i, i8 %pixel_49, void %for.inc.23.i"   --->   Operation 221 'phi' 'pixel_51' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_25, void %for.inc.25.i, void %if.then.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 222 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_28 : Operation 223 [1/1] (1.21ns)   --->   "%pixel_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 223 'read' 'pixel_56' <Predicate = (!icmp_ln91 & or_ln96_26)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_28 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 224 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_26)> <Delay = 0.38>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%pixel_53 = phi i8 %pixel_54, void %if.then.25.i, i8 %pixel_51, void %for.inc.24.i"   --->   Operation 225 'phi' 'pixel_53' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_26, void %for.inc.26.i, void %if.then.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 226 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_29 : Operation 227 [1/1] (1.21ns)   --->   "%pixel_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 227 'read' 'pixel_58' <Predicate = (!icmp_ln91 & or_ln96_27)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_29 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 228 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_27)> <Delay = 0.38>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%pixel_55 = phi i8 %pixel_56, void %if.then.26.i, i8 %pixel_53, void %for.inc.25.i"   --->   Operation 229 'phi' 'pixel_55' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_27, void %for.inc.27.i, void %if.then.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 230 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_30 : Operation 231 [1/1] (1.21ns)   --->   "%pixel_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 231 'read' 'pixel_60' <Predicate = (!icmp_ln91 & or_ln96_28)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_30 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 232 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_28)> <Delay = 0.38>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%pixel_57 = phi i8 %pixel_58, void %if.then.27.i, i8 %pixel_55, void %for.inc.26.i"   --->   Operation 233 'phi' 'pixel_57' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_28, void %for.inc.28.i, void %if.then.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 234 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_31 : Operation 235 [1/1] (1.21ns)   --->   "%pixel_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 235 'read' 'pixel_62' <Predicate = (!icmp_ln91 & or_ln96_29)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_31 : Operation 236 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 236 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_29)> <Delay = 0.38>

State 32 <SV = 31> <Delay = 1.21>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%pixel_59 = phi i8 %pixel_60, void %if.then.28.i, i8 %pixel_57, void %for.inc.27.i"   --->   Operation 237 'phi' 'pixel_59' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_29, void %for.inc.29.i, void %if.then.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 238 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_32 : Operation 239 [1/1] (1.21ns)   --->   "%pixel_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 239 'read' 'pixel_64' <Predicate = (!icmp_ln91 & or_ln96_30)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_32 : Operation 240 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 240 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_30)> <Delay = 0.38>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%pixel_61 = phi i8 %pixel_62, void %if.then.29.i, i8 %pixel_59, void %for.inc.28.i"   --->   Operation 241 'phi' 'pixel_61' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_30, void %for.inc.30.i, void %if.then.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 242 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_33 : Operation 243 [1/1] (1.21ns)   --->   "%pixel_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 243 'read' 'pixel_66' <Predicate = (!icmp_ln91 & or_ln96_31)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_33 : Operation 244 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 244 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_31)> <Delay = 0.38>

State 34 <SV = 33> <Delay = 1.58>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 245 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:93->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 246 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:82->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 247 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%pixel_63 = phi i8 %pixel_64, void %if.then.30.i, i8 %pixel_61, void %for.inc.29.i"   --->   Operation 248 'phi' 'pixel_63' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_31, void %for.inc.31.i, void %if.then.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 249 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%pixel_65 = phi i8 %pixel_66, void %if.then.31.i, i8 %pixel_63, void %for.inc.30.i"   --->   Operation 250 'phi' 'pixel_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pixel_65, i8 %pixel_63, i8 %pixel_61, i8 %pixel_59, i8 %pixel_57, i8 %pixel_55, i8 %pixel_53, i8 %pixel_51, i8 %pixel_49, i8 %pixel_47, i8 %pixel_45, i8 %pixel_43, i8 %pixel_41, i8 %pixel_39, i8 %pixel_37, i8 %pixel_35, i8 %pixel_33, i8 %pixel_31, i8 %pixel_29, i8 %pixel_27, i8 %pixel_25, i8 %pixel_23, i8 %pixel_21, i8 %pixel_19, i8 %pixel_17, i8 %pixel_15, i8 %pixel_13, i8 %pixel_11, i8 %pixel_9, i8 %pixel_7, i8 %pixel_5, i8 %pixel_3"   --->   Operation 251 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:99->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 252 'getelementptr' 'buff_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (1.20ns)   --->   "%store_ln99 = store i256 %p_Result_s, i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:99->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 253 'store' 'store_ln99' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_34 : Operation 254 [1/1] (0.38ns)   --->   "%store_ln91 = store i8 %pixel_65, i8 %pixel_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 254 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 255 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ icmp_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_30_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_29_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_28_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_27_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_25_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_24_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_23_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_22_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_21_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_20_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_19_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_18_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_17_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_16_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_15_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_14_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_13_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_12_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_11_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_9_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_8_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_7_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_6_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_5_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_3_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_1_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp17_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_pixels]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pixel_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 01110000000000000000000000000000000]
pixel_1               (alloca           ) [ 01111111111111111111111111111111111]
cmp17_i_read          (read             ) [ 00000000000000000000000000000000000]
sext_ln86_read        (read             ) [ 00000000000000000000000000000000000]
cmp17_1_i_read        (read             ) [ 00100000000000000000000000000000000]
cmp17_2_i_read        (read             ) [ 00110000000000000000000000000000000]
cmp17_3_i_read        (read             ) [ 00111000000000000000000000000000000]
cmp17_4_i_read        (read             ) [ 00111100000000000000000000000000000]
cmp17_5_i_read        (read             ) [ 00111110000000000000000000000000000]
cmp17_6_i_read        (read             ) [ 00111111000000000000000000000000000]
cmp17_7_i_read        (read             ) [ 00111111100000000000000000000000000]
cmp17_8_i_read        (read             ) [ 00111111110000000000000000000000000]
cmp17_9_i_read        (read             ) [ 00111111111000000000000000000000000]
cmp17_10_i_read       (read             ) [ 00111111111100000000000000000000000]
cmp17_11_i_read       (read             ) [ 00111111111110000000000000000000000]
cmp17_12_i_read       (read             ) [ 00111111111111000000000000000000000]
cmp17_13_i_read       (read             ) [ 00111111111111100000000000000000000]
cmp17_14_i_read       (read             ) [ 00111111111111110000000000000000000]
cmp17_15_i_read       (read             ) [ 00111111111111111000000000000000000]
cmp17_16_i_read       (read             ) [ 00111111111111111100000000000000000]
cmp17_17_i_read       (read             ) [ 00111111111111111110000000000000000]
cmp17_18_i_read       (read             ) [ 00111111111111111111000000000000000]
cmp17_19_i_read       (read             ) [ 00111111111111111111100000000000000]
cmp17_20_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_21_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_22_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_23_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_24_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_25_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_26_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_27_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_28_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_29_i_read       (read             ) [ 00111111111111111111110000000000000]
cmp17_30_i_read       (read             ) [ 00111111111111111111110000000000000]
icmp_ln80_read        (read             ) [ 00111111111111111111110000000000000]
loopWidth_read        (read             ) [ 00000000000000000000000000000000000]
pixel_read            (read             ) [ 00000000000000000000000000000000000]
sext_ln86_cast        (sext             ) [ 00000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000]
x_1                   (load             ) [ 01111111111111111111111111111111111]
icmp_ln91             (icmp             ) [ 01111111111111111111111111111111111]
br_ln91               (br               ) [ 00000000000000000000000000000000000]
zext_ln91_1           (zext             ) [ 00000000000000000000000000000000000]
cmp16_i               (icmp             ) [ 00111111111111111111110000000000000]
or_ln96               (or               ) [ 01111111111111111111111111111111111]
pixel_4               (read             ) [ 00111000000000000000000000000000000]
br_ln96               (br               ) [ 00111000000000000000000000000000000]
or_ln96_1             (or               ) [ 01111111111111111111111111111111111]
pixel_2               (load             ) [ 00111000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
add_ln91              (add              ) [ 00000000000000000000000000000000000]
br_ln96               (br               ) [ 00111000000000000000000000000000000]
pixel_6               (read             ) [ 00011100000000000000000000000000000]
br_ln96               (br               ) [ 00011100000000000000000000000000000]
or_ln96_2             (or               ) [ 01101111111111111111111111111111111]
store_ln91            (store            ) [ 00000000000000000000000000000000000]
pixel_3               (phi              ) [ 01111111111111111111111111111111111]
br_ln96               (br               ) [ 00011100000000000000000000000000000]
pixel_8               (read             ) [ 00001110000000000000000000000000000]
br_ln96               (br               ) [ 00001110000000000000000000000000000]
or_ln96_3             (or               ) [ 01100111111111111111111111111111111]
pixel_5               (phi              ) [ 01101111111111111111111111111111111]
br_ln96               (br               ) [ 00001110000000000000000000000000000]
pixel_10              (read             ) [ 00000111000000000000000000000000000]
br_ln96               (br               ) [ 00000111000000000000000000000000000]
or_ln96_4             (or               ) [ 01100011111111111111111111111111111]
pixel_7               (phi              ) [ 01100111111111111111111111111111111]
br_ln96               (br               ) [ 00000111000000000000000000000000000]
pixel_12              (read             ) [ 00000011100000000000000000000000000]
br_ln96               (br               ) [ 00000011100000000000000000000000000]
or_ln96_5             (or               ) [ 01100001111111111111111111111111111]
pixel_9               (phi              ) [ 01100011111111111111111111111111111]
br_ln96               (br               ) [ 00000011100000000000000000000000000]
pixel_14              (read             ) [ 00000001110000000000000000000000000]
br_ln96               (br               ) [ 00000001110000000000000000000000000]
or_ln96_6             (or               ) [ 01100000111111111111111111111111111]
pixel_11              (phi              ) [ 01100001111111111111111111111111111]
br_ln96               (br               ) [ 00000001110000000000000000000000000]
pixel_16              (read             ) [ 00000000111000000000000000000000000]
br_ln96               (br               ) [ 00000000111000000000000000000000000]
or_ln96_7             (or               ) [ 01100000011111111111111111111111111]
pixel_13              (phi              ) [ 01100000111111111111111111111111111]
br_ln96               (br               ) [ 00000000111000000000000000000000000]
pixel_18              (read             ) [ 00000000011100000000000000000000000]
br_ln96               (br               ) [ 00000000011100000000000000000000000]
or_ln96_8             (or               ) [ 01100000001111111111111111111111111]
pixel_15              (phi              ) [ 01100000011111111111111111111111111]
br_ln96               (br               ) [ 00000000011100000000000000000000000]
pixel_20              (read             ) [ 00000000001110000000000000000000000]
br_ln96               (br               ) [ 00000000001110000000000000000000000]
or_ln96_9             (or               ) [ 01100000000111111111111111111111111]
pixel_17              (phi              ) [ 01100000001111111111111111111111111]
br_ln96               (br               ) [ 00000000001110000000000000000000000]
pixel_22              (read             ) [ 00000000000111000000000000000000000]
br_ln96               (br               ) [ 00000000000111000000000000000000000]
or_ln96_10            (or               ) [ 01100000000011111111111111111111111]
pixel_19              (phi              ) [ 01100000000111111111111111111111111]
br_ln96               (br               ) [ 00000000000111000000000000000000000]
pixel_24              (read             ) [ 00000000000011100000000000000000000]
br_ln96               (br               ) [ 00000000000011100000000000000000000]
or_ln96_11            (or               ) [ 01100000000001111111111111111111111]
pixel_21              (phi              ) [ 01100000000011111111111111111111111]
br_ln96               (br               ) [ 00000000000011100000000000000000000]
pixel_26              (read             ) [ 00000000000001110000000000000000000]
br_ln96               (br               ) [ 00000000000001110000000000000000000]
or_ln96_12            (or               ) [ 01100000000000111111111111111111111]
pixel_23              (phi              ) [ 01100000000001111111111111111111111]
br_ln96               (br               ) [ 00000000000001110000000000000000000]
pixel_28              (read             ) [ 00000000000000111000000000000000000]
br_ln96               (br               ) [ 00000000000000111000000000000000000]
or_ln96_13            (or               ) [ 01100000000000011111111111111111111]
pixel_25              (phi              ) [ 01100000000000111111111111111111111]
br_ln96               (br               ) [ 00000000000000111000000000000000000]
pixel_30              (read             ) [ 00000000000000011100000000000000000]
br_ln96               (br               ) [ 00000000000000011100000000000000000]
or_ln96_14            (or               ) [ 01100000000000001111111111111111111]
pixel_27              (phi              ) [ 01100000000000011111111111111111111]
br_ln96               (br               ) [ 00000000000000011100000000000000000]
pixel_32              (read             ) [ 00000000000000001110000000000000000]
br_ln96               (br               ) [ 00000000000000001110000000000000000]
or_ln96_15            (or               ) [ 01100000000000000111111111111111111]
pixel_29              (phi              ) [ 01100000000000001111111111111111111]
br_ln96               (br               ) [ 00000000000000001110000000000000000]
pixel_34              (read             ) [ 00000000000000000111000000000000000]
br_ln96               (br               ) [ 00000000000000000111000000000000000]
or_ln96_16            (or               ) [ 01100000000000000011111111111111111]
pixel_31              (phi              ) [ 01100000000000000111111111111111111]
br_ln96               (br               ) [ 00000000000000000111000000000000000]
pixel_36              (read             ) [ 00000000000000000011100000000000000]
br_ln96               (br               ) [ 00000000000000000011100000000000000]
or_ln96_17            (or               ) [ 01100000000000000001111111111111111]
pixel_33              (phi              ) [ 01100000000000000011111111111111111]
br_ln96               (br               ) [ 00000000000000000011100000000000000]
pixel_38              (read             ) [ 00000000000000000001110000000000000]
br_ln96               (br               ) [ 00000000000000000001110000000000000]
or_ln96_18            (or               ) [ 01100000000000000000111111111111111]
pixel_35              (phi              ) [ 01100000000000000001111111111111111]
br_ln96               (br               ) [ 00000000000000000001110000000000000]
pixel_40              (read             ) [ 00000000000000000000111000000000000]
br_ln96               (br               ) [ 00000000000000000000111000000000000]
or_ln96_19            (or               ) [ 01100000000000000000011111111111111]
pixel_37              (phi              ) [ 01100000000000000000111111111111111]
br_ln96               (br               ) [ 00000000000000000000111000000000000]
pixel_42              (read             ) [ 00000000000000000000011100000000000]
br_ln96               (br               ) [ 00000000000000000000011100000000000]
or_ln96_20            (or               ) [ 01100000000000000000001111111111111]
or_ln96_21            (or               ) [ 01100000000000000000001111111111111]
or_ln96_22            (or               ) [ 01100000000000000000001111111111111]
or_ln96_23            (or               ) [ 01100000000000000000001111111111111]
or_ln96_24            (or               ) [ 01100000000000000000001111111111111]
or_ln96_25            (or               ) [ 01100000000000000000001111111111111]
or_ln96_26            (or               ) [ 01100000000000000000001111111111111]
or_ln96_27            (or               ) [ 01100000000000000000001111111111111]
or_ln96_28            (or               ) [ 01100000000000000000001111111111111]
or_ln96_29            (or               ) [ 01100000000000000000001111111111111]
or_ln96_30            (or               ) [ 01100000000000000000001111111111111]
or_ln96_31            (or               ) [ 01100000000000000000001111111111111]
pixel_39              (phi              ) [ 01100000000000000000011111111111111]
br_ln96               (br               ) [ 00000000000000000000011100000000000]
pixel_44              (read             ) [ 00000000000000000000001110000000000]
br_ln96               (br               ) [ 00000000000000000000001110000000000]
pixel_41              (phi              ) [ 01100000000000000000001111111111111]
br_ln96               (br               ) [ 00000000000000000000001110000000000]
pixel_46              (read             ) [ 00000000000000000000000111000000000]
br_ln96               (br               ) [ 00000000000000000000000111000000000]
pixel_43              (phi              ) [ 01100000000000000000000111111111111]
br_ln96               (br               ) [ 00000000000000000000000111000000000]
pixel_48              (read             ) [ 00000000000000000000000011100000000]
br_ln96               (br               ) [ 00000000000000000000000011100000000]
pixel_45              (phi              ) [ 01100000000000000000000011111111111]
br_ln96               (br               ) [ 00000000000000000000000011100000000]
pixel_50              (read             ) [ 00000000000000000000000001110000000]
br_ln96               (br               ) [ 00000000000000000000000001110000000]
pixel_47              (phi              ) [ 01100000000000000000000001111111111]
br_ln96               (br               ) [ 00000000000000000000000001110000000]
pixel_52              (read             ) [ 00000000000000000000000000111000000]
br_ln96               (br               ) [ 00000000000000000000000000111000000]
pixel_49              (phi              ) [ 01100000000000000000000000111111111]
br_ln96               (br               ) [ 00000000000000000000000000111000000]
pixel_54              (read             ) [ 00000000000000000000000000011100000]
br_ln96               (br               ) [ 00000000000000000000000000011100000]
pixel_51              (phi              ) [ 01100000000000000000000000011111111]
br_ln96               (br               ) [ 00000000000000000000000000011100000]
pixel_56              (read             ) [ 00000000000000000000000000001110000]
br_ln96               (br               ) [ 00000000000000000000000000001110000]
pixel_53              (phi              ) [ 01100000000000000000000000001111111]
br_ln96               (br               ) [ 00000000000000000000000000001110000]
pixel_58              (read             ) [ 00000000000000000000000000000111000]
br_ln96               (br               ) [ 00000000000000000000000000000111000]
pixel_55              (phi              ) [ 01100000000000000000000000000111111]
br_ln96               (br               ) [ 00000000000000000000000000000111000]
pixel_60              (read             ) [ 00000000000000000000000000000011100]
br_ln96               (br               ) [ 00000000000000000000000000000011100]
pixel_57              (phi              ) [ 01100000000000000000000000000011111]
br_ln96               (br               ) [ 00000000000000000000000000000011100]
pixel_62              (read             ) [ 01000000000000000000000000000001110]
br_ln96               (br               ) [ 01000000000000000000000000000001110]
pixel_59              (phi              ) [ 01100000000000000000000000000001111]
br_ln96               (br               ) [ 01000000000000000000000000000001110]
pixel_64              (read             ) [ 01100000000000000000000000000000111]
br_ln96               (br               ) [ 01100000000000000000000000000000111]
pixel_61              (phi              ) [ 01100000000000000000000000000000111]
br_ln96               (br               ) [ 01100000000000000000000000000000111]
pixel_66              (read             ) [ 01100000000000000000000000000000011]
br_ln96               (br               ) [ 01100000000000000000000000000000011]
zext_ln91             (zext             ) [ 00000000000000000000000000000000000]
specpipeline_ln93     (specpipeline     ) [ 00000000000000000000000000000000000]
specloopname_ln82     (specloopname     ) [ 00000000000000000000000000000000000]
pixel_63              (phi              ) [ 00100000000000000000000000000000001]
br_ln96               (br               ) [ 00000000000000000000000000000000000]
pixel_65              (phi              ) [ 00100000000000000000000000000000001]
p_Result_s            (bitconcatenate   ) [ 00000000000000000000000000000000000]
buff_V_addr           (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln99            (store            ) [ 00000000000000000000000000000000000]
store_ln91            (store            ) [ 00000000000000000000000000000000000]
br_ln91               (br               ) [ 00000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="loopWidth">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="icmp_ln80">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp17_30_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_30_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp17_29_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_29_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp17_28_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_28_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp17_27_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_27_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp17_26_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_26_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp17_25_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_25_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp17_24_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_24_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cmp17_23_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_23_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cmp17_22_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_22_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cmp17_21_i">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_21_i"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cmp17_20_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_20_i"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cmp17_19_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_19_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cmp17_18_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_18_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cmp17_17_i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_17_i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cmp17_16_i">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_16_i"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp17_15_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_15_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cmp17_14_i">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_14_i"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cmp17_13_i">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_13_i"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp17_12_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_12_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cmp17_11_i">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_11_i"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cmp17_10_i">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_10_i"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="cmp17_9_i">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_9_i"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cmp17_8_i">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_8_i"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="cmp17_7_i">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_7_i"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cmp17_6_i">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_6_i"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cmp17_5_i">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_5_i"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cmp17_4_i">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_4_i"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="cmp17_3_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_3_i"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="cmp17_2_i">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_2_i"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="cmp17_1_i">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_1_i"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="sext_ln86">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="cmp17_i">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp17_i"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dst_pixels">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_pixels"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pixel_1_out">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_1_out"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="x_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pixel_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cmp17_i_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_i_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln86_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cmp17_1_i_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_1_i_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="cmp17_2_i_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_2_i_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cmp17_3_i_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_3_i_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cmp17_4_i_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_4_i_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cmp17_5_i_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_5_i_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="cmp17_6_i_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_6_i_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cmp17_7_i_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_7_i_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="cmp17_8_i_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_8_i_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cmp17_9_i_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_9_i_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="cmp17_10_i_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_10_i_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="cmp17_11_i_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_11_i_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cmp17_12_i_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_12_i_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="cmp17_13_i_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_13_i_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cmp17_14_i_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_14_i_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cmp17_15_i_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_15_i_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cmp17_16_i_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_16_i_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="cmp17_17_i_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_17_i_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="cmp17_18_i_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_18_i_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cmp17_19_i_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_19_i_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cmp17_20_i_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_20_i_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="cmp17_21_i_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_21_i_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cmp17_22_i_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_22_i_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cmp17_23_i_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_23_i_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="cmp17_24_i_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_24_i_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="cmp17_25_i_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_25_i_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cmp17_26_i_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_26_i_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cmp17_27_i_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_27_i_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="cmp17_28_i_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_28_i_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="cmp17_29_i_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_29_i_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="cmp17_30_i_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp17_30_i_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln80_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln80_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="loopWidth_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="12" slack="0"/>
<pin id="325" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="pixel_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_4/2 pixel_6/3 pixel_8/4 pixel_10/5 pixel_12/6 pixel_14/7 pixel_16/8 pixel_18/9 pixel_20/10 pixel_22/11 pixel_24/12 pixel_26/13 pixel_28/14 pixel_30/15 pixel_32/16 pixel_34/17 pixel_36/18 pixel_38/19 pixel_40/20 pixel_42/21 pixel_44/22 pixel_46/23 pixel_48/24 pixel_50/25 pixel_52/26 pixel_54/27 pixel_56/28 pixel_58/29 pixel_60/30 pixel_62/31 pixel_64/32 pixel_66/33 "/>
</bind>
</comp>

<comp id="340" class="1004" name="buff_V_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="256" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="12" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_V_addr/34 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln99_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="256" slack="0"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/34 "/>
</bind>
</comp>

<comp id="353" class="1005" name="pixel_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_3 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="pixel_3_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="8" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_3/4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="pixel_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_5 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="pixel_5_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="8" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_5/5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="pixel_7_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_7 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="pixel_7_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="8" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_7/6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="pixel_9_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_9 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="pixel_9_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_9/7 "/>
</bind>
</comp>

<comp id="396" class="1005" name="pixel_11_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_11 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="pixel_11_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="8" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_11/8 "/>
</bind>
</comp>

<comp id="407" class="1005" name="pixel_13_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_13 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="pixel_13_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_13/9 "/>
</bind>
</comp>

<comp id="418" class="1005" name="pixel_15_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_15 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="pixel_15_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="8" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_15/10 "/>
</bind>
</comp>

<comp id="429" class="1005" name="pixel_17_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_17 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="pixel_17_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="2"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="8" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_17/11 "/>
</bind>
</comp>

<comp id="440" class="1005" name="pixel_19_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="1"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_19 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="pixel_19_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="8" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_19/12 "/>
</bind>
</comp>

<comp id="451" class="1005" name="pixel_21_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_21 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="pixel_21_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="8" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_21/13 "/>
</bind>
</comp>

<comp id="462" class="1005" name="pixel_23_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_23 (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="pixel_23_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="2"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="8" slack="1"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_23/14 "/>
</bind>
</comp>

<comp id="473" class="1005" name="pixel_25_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_25 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="pixel_25_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="8" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_25/15 "/>
</bind>
</comp>

<comp id="484" class="1005" name="pixel_27_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_27 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="pixel_27_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="8" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_27/16 "/>
</bind>
</comp>

<comp id="495" class="1005" name="pixel_29_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_29 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="pixel_29_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="2"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="8" slack="1"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_29/17 "/>
</bind>
</comp>

<comp id="506" class="1005" name="pixel_31_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_31 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="pixel_31_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="2"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="8" slack="1"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_31/18 "/>
</bind>
</comp>

<comp id="517" class="1005" name="pixel_33_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_33 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="pixel_33_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="8" slack="1"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_33/19 "/>
</bind>
</comp>

<comp id="528" class="1005" name="pixel_35_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_35 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="pixel_35_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="2"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="8" slack="1"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_35/20 "/>
</bind>
</comp>

<comp id="539" class="1005" name="pixel_37_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_37 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="pixel_37_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="2"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="8" slack="1"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_37/21 "/>
</bind>
</comp>

<comp id="550" class="1005" name="pixel_39_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_39 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="pixel_39_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="2"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="8" slack="1"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_39/22 "/>
</bind>
</comp>

<comp id="561" class="1005" name="pixel_41_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_41 (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="pixel_41_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="2"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="8" slack="1"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_41/23 "/>
</bind>
</comp>

<comp id="572" class="1005" name="pixel_43_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_43 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="pixel_43_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="2"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="8" slack="1"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_43/24 "/>
</bind>
</comp>

<comp id="583" class="1005" name="pixel_45_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="1"/>
<pin id="585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_45 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="pixel_45_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="2"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="8" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_45/25 "/>
</bind>
</comp>

<comp id="594" class="1005" name="pixel_47_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_47 (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="pixel_47_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="8" slack="1"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_47/26 "/>
</bind>
</comp>

<comp id="605" class="1005" name="pixel_49_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_49 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="pixel_49_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="2"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="8" slack="1"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_49/27 "/>
</bind>
</comp>

<comp id="616" class="1005" name="pixel_51_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_51 (phireg) "/>
</bind>
</comp>

<comp id="619" class="1004" name="pixel_51_phi_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="2"/>
<pin id="621" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="2" bw="8" slack="1"/>
<pin id="623" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_51/28 "/>
</bind>
</comp>

<comp id="627" class="1005" name="pixel_53_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_53 (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="pixel_53_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="8" slack="1"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_53/29 "/>
</bind>
</comp>

<comp id="638" class="1005" name="pixel_55_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_55 (phireg) "/>
</bind>
</comp>

<comp id="641" class="1004" name="pixel_55_phi_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="2"/>
<pin id="643" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="8" slack="1"/>
<pin id="645" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_55/30 "/>
</bind>
</comp>

<comp id="649" class="1005" name="pixel_57_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_57 (phireg) "/>
</bind>
</comp>

<comp id="652" class="1004" name="pixel_57_phi_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="2"/>
<pin id="654" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="8" slack="1"/>
<pin id="656" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_57/31 "/>
</bind>
</comp>

<comp id="660" class="1005" name="pixel_59_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_59 (phireg) "/>
</bind>
</comp>

<comp id="663" class="1004" name="pixel_59_phi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="2"/>
<pin id="665" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="2" bw="8" slack="1"/>
<pin id="667" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_59/32 "/>
</bind>
</comp>

<comp id="671" class="1005" name="pixel_61_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_61 (phireg) "/>
</bind>
</comp>

<comp id="674" class="1004" name="pixel_61_phi_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="2"/>
<pin id="676" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="677" dir="0" index="2" bw="8" slack="1"/>
<pin id="678" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_61/33 "/>
</bind>
</comp>

<comp id="682" class="1005" name="pixel_63_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="684" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pixel_63 (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="pixel_63_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="2"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="8" slack="1"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_63/34 "/>
</bind>
</comp>

<comp id="692" class="1005" name="pixel_65_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="694" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pixel_65 (phireg) "/>
</bind>
</comp>

<comp id="695" class="1004" name="pixel_65_phi_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="2" bw="8" slack="0"/>
<pin id="699" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_65/34 "/>
</bind>
</comp>

<comp id="702" class="1005" name="reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="2"/>
<pin id="704" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_4 pixel_10 pixel_16 pixel_22 pixel_28 pixel_34 pixel_40 pixel_46 pixel_52 pixel_58 "/>
</bind>
</comp>

<comp id="716" class="1005" name="reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_6 pixel_12 pixel_18 pixel_24 pixel_30 pixel_36 pixel_42 pixel_48 pixel_54 pixel_60 pixel_66 "/>
</bind>
</comp>

<comp id="731" class="1005" name="reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="2"/>
<pin id="733" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_8 pixel_14 pixel_20 pixel_26 pixel_32 pixel_38 pixel_44 pixel_50 pixel_56 pixel_62 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln86_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln0_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln0_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="12" slack="0"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="x_1_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln91_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="0" index="1" bw="12" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln91_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="cmp16_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="0" index="1" bw="12" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp16_i/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln96_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln96_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="0" index="1" bw="1" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_1/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="pixel_2_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="2"/>
<pin id="790" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_2/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln91_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="2"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln96_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="2"/>
<pin id="798" dir="0" index="1" bw="1" slack="2"/>
<pin id="799" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_2/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln91_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="12" slack="0"/>
<pin id="802" dir="0" index="1" bw="12" slack="2"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln96_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="3"/>
<pin id="807" dir="0" index="1" bw="1" slack="3"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_3/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="or_ln96_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="4"/>
<pin id="811" dir="0" index="1" bw="1" slack="4"/>
<pin id="812" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_4/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="or_ln96_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="5"/>
<pin id="815" dir="0" index="1" bw="1" slack="5"/>
<pin id="816" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_5/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_ln96_6_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="6"/>
<pin id="819" dir="0" index="1" bw="1" slack="6"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_6/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="or_ln96_7_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="7"/>
<pin id="823" dir="0" index="1" bw="1" slack="7"/>
<pin id="824" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_7/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln96_8_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="8"/>
<pin id="827" dir="0" index="1" bw="1" slack="8"/>
<pin id="828" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_8/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln96_9_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="9"/>
<pin id="831" dir="0" index="1" bw="1" slack="9"/>
<pin id="832" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_9/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="or_ln96_10_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="10"/>
<pin id="835" dir="0" index="1" bw="1" slack="10"/>
<pin id="836" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_10/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="or_ln96_11_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="11"/>
<pin id="839" dir="0" index="1" bw="1" slack="11"/>
<pin id="840" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_11/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="or_ln96_12_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="12"/>
<pin id="843" dir="0" index="1" bw="1" slack="12"/>
<pin id="844" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_12/13 "/>
</bind>
</comp>

<comp id="845" class="1004" name="or_ln96_13_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="13"/>
<pin id="847" dir="0" index="1" bw="1" slack="13"/>
<pin id="848" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_13/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="or_ln96_14_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="14"/>
<pin id="851" dir="0" index="1" bw="1" slack="14"/>
<pin id="852" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_14/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="or_ln96_15_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="15"/>
<pin id="855" dir="0" index="1" bw="1" slack="15"/>
<pin id="856" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_15/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="or_ln96_16_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="16"/>
<pin id="859" dir="0" index="1" bw="1" slack="16"/>
<pin id="860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_16/17 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln96_17_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="17"/>
<pin id="863" dir="0" index="1" bw="1" slack="17"/>
<pin id="864" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_17/18 "/>
</bind>
</comp>

<comp id="865" class="1004" name="or_ln96_18_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="18"/>
<pin id="867" dir="0" index="1" bw="1" slack="18"/>
<pin id="868" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_18/19 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln96_19_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="19"/>
<pin id="871" dir="0" index="1" bw="1" slack="19"/>
<pin id="872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_19/20 "/>
</bind>
</comp>

<comp id="873" class="1004" name="or_ln96_20_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="20"/>
<pin id="875" dir="0" index="1" bw="1" slack="20"/>
<pin id="876" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_20/21 "/>
</bind>
</comp>

<comp id="877" class="1004" name="or_ln96_21_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="20"/>
<pin id="879" dir="0" index="1" bw="1" slack="20"/>
<pin id="880" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_21/21 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln96_22_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="20"/>
<pin id="883" dir="0" index="1" bw="1" slack="20"/>
<pin id="884" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_22/21 "/>
</bind>
</comp>

<comp id="885" class="1004" name="or_ln96_23_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="20"/>
<pin id="887" dir="0" index="1" bw="1" slack="20"/>
<pin id="888" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_23/21 "/>
</bind>
</comp>

<comp id="889" class="1004" name="or_ln96_24_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="20"/>
<pin id="891" dir="0" index="1" bw="1" slack="20"/>
<pin id="892" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_24/21 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_ln96_25_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="20"/>
<pin id="895" dir="0" index="1" bw="1" slack="20"/>
<pin id="896" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_25/21 "/>
</bind>
</comp>

<comp id="897" class="1004" name="or_ln96_26_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="20"/>
<pin id="899" dir="0" index="1" bw="1" slack="20"/>
<pin id="900" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_26/21 "/>
</bind>
</comp>

<comp id="901" class="1004" name="or_ln96_27_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="20"/>
<pin id="903" dir="0" index="1" bw="1" slack="20"/>
<pin id="904" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_27/21 "/>
</bind>
</comp>

<comp id="905" class="1004" name="or_ln96_28_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="20"/>
<pin id="907" dir="0" index="1" bw="1" slack="20"/>
<pin id="908" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_28/21 "/>
</bind>
</comp>

<comp id="909" class="1004" name="or_ln96_29_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="20"/>
<pin id="911" dir="0" index="1" bw="1" slack="20"/>
<pin id="912" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_29/21 "/>
</bind>
</comp>

<comp id="913" class="1004" name="or_ln96_30_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="20"/>
<pin id="915" dir="0" index="1" bw="1" slack="20"/>
<pin id="916" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_30/21 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_ln96_31_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="20"/>
<pin id="919" dir="0" index="1" bw="1" slack="20"/>
<pin id="920" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96_31/21 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln91_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="12" slack="33"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/34 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_Result_s_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="256" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="0" index="3" bw="8" slack="1"/>
<pin id="930" dir="0" index="4" bw="8" slack="2"/>
<pin id="931" dir="0" index="5" bw="8" slack="3"/>
<pin id="932" dir="0" index="6" bw="8" slack="4"/>
<pin id="933" dir="0" index="7" bw="8" slack="5"/>
<pin id="934" dir="0" index="8" bw="8" slack="6"/>
<pin id="935" dir="0" index="9" bw="8" slack="7"/>
<pin id="936" dir="0" index="10" bw="8" slack="8"/>
<pin id="937" dir="0" index="11" bw="8" slack="9"/>
<pin id="938" dir="0" index="12" bw="8" slack="10"/>
<pin id="939" dir="0" index="13" bw="8" slack="11"/>
<pin id="940" dir="0" index="14" bw="8" slack="12"/>
<pin id="941" dir="0" index="15" bw="8" slack="13"/>
<pin id="942" dir="0" index="16" bw="8" slack="14"/>
<pin id="943" dir="0" index="17" bw="8" slack="15"/>
<pin id="944" dir="0" index="18" bw="8" slack="16"/>
<pin id="945" dir="0" index="19" bw="8" slack="17"/>
<pin id="946" dir="0" index="20" bw="8" slack="18"/>
<pin id="947" dir="0" index="21" bw="8" slack="19"/>
<pin id="948" dir="0" index="22" bw="8" slack="20"/>
<pin id="949" dir="0" index="23" bw="8" slack="21"/>
<pin id="950" dir="0" index="24" bw="8" slack="22"/>
<pin id="951" dir="0" index="25" bw="8" slack="23"/>
<pin id="952" dir="0" index="26" bw="8" slack="24"/>
<pin id="953" dir="0" index="27" bw="8" slack="25"/>
<pin id="954" dir="0" index="28" bw="8" slack="26"/>
<pin id="955" dir="0" index="29" bw="8" slack="27"/>
<pin id="956" dir="0" index="30" bw="8" slack="28"/>
<pin id="957" dir="0" index="31" bw="8" slack="29"/>
<pin id="958" dir="0" index="32" bw="8" slack="30"/>
<pin id="959" dir="1" index="33" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/34 "/>
</bind>
</comp>

<comp id="994" class="1004" name="store_ln91_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="8" slack="33"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/34 "/>
</bind>
</comp>

<comp id="999" class="1004" name="store_ln0_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="8" slack="0"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="x_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="12" slack="0"/>
<pin id="1007" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1012" class="1005" name="pixel_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixel_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="cmp17_1_i_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp17_1_i_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="cmp17_2_i_read_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="2"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp17_2_i_read "/>
</bind>
</comp>

<comp id="1029" class="1005" name="cmp17_3_i_read_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="3"/>
<pin id="1031" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp17_3_i_read "/>
</bind>
</comp>

<comp id="1034" class="1005" name="cmp17_4_i_read_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="4"/>
<pin id="1036" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp17_4_i_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="cmp17_5_i_read_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="5"/>
<pin id="1041" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="cmp17_5_i_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="cmp17_6_i_read_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="6"/>
<pin id="1046" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="cmp17_6_i_read "/>
</bind>
</comp>

<comp id="1049" class="1005" name="cmp17_7_i_read_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="7"/>
<pin id="1051" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="cmp17_7_i_read "/>
</bind>
</comp>

<comp id="1054" class="1005" name="cmp17_8_i_read_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="8"/>
<pin id="1056" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="cmp17_8_i_read "/>
</bind>
</comp>

<comp id="1059" class="1005" name="cmp17_9_i_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="9"/>
<pin id="1061" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="cmp17_9_i_read "/>
</bind>
</comp>

<comp id="1064" class="1005" name="cmp17_10_i_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="10"/>
<pin id="1066" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="cmp17_10_i_read "/>
</bind>
</comp>

<comp id="1069" class="1005" name="cmp17_11_i_read_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="11"/>
<pin id="1071" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="cmp17_11_i_read "/>
</bind>
</comp>

<comp id="1074" class="1005" name="cmp17_12_i_read_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="12"/>
<pin id="1076" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="cmp17_12_i_read "/>
</bind>
</comp>

<comp id="1079" class="1005" name="cmp17_13_i_read_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="13"/>
<pin id="1081" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="cmp17_13_i_read "/>
</bind>
</comp>

<comp id="1084" class="1005" name="cmp17_14_i_read_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="14"/>
<pin id="1086" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="cmp17_14_i_read "/>
</bind>
</comp>

<comp id="1089" class="1005" name="cmp17_15_i_read_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="15"/>
<pin id="1091" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="cmp17_15_i_read "/>
</bind>
</comp>

<comp id="1094" class="1005" name="cmp17_16_i_read_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="16"/>
<pin id="1096" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="cmp17_16_i_read "/>
</bind>
</comp>

<comp id="1099" class="1005" name="cmp17_17_i_read_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="17"/>
<pin id="1101" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="cmp17_17_i_read "/>
</bind>
</comp>

<comp id="1104" class="1005" name="cmp17_18_i_read_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="18"/>
<pin id="1106" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="cmp17_18_i_read "/>
</bind>
</comp>

<comp id="1109" class="1005" name="cmp17_19_i_read_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="19"/>
<pin id="1111" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="cmp17_19_i_read "/>
</bind>
</comp>

<comp id="1114" class="1005" name="cmp17_20_i_read_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="20"/>
<pin id="1116" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_20_i_read "/>
</bind>
</comp>

<comp id="1119" class="1005" name="cmp17_21_i_read_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="20"/>
<pin id="1121" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_21_i_read "/>
</bind>
</comp>

<comp id="1124" class="1005" name="cmp17_22_i_read_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="20"/>
<pin id="1126" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_22_i_read "/>
</bind>
</comp>

<comp id="1129" class="1005" name="cmp17_23_i_read_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="20"/>
<pin id="1131" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_23_i_read "/>
</bind>
</comp>

<comp id="1134" class="1005" name="cmp17_24_i_read_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="20"/>
<pin id="1136" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_24_i_read "/>
</bind>
</comp>

<comp id="1139" class="1005" name="cmp17_25_i_read_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="20"/>
<pin id="1141" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_25_i_read "/>
</bind>
</comp>

<comp id="1144" class="1005" name="cmp17_26_i_read_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="20"/>
<pin id="1146" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_26_i_read "/>
</bind>
</comp>

<comp id="1149" class="1005" name="cmp17_27_i_read_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="20"/>
<pin id="1151" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_27_i_read "/>
</bind>
</comp>

<comp id="1154" class="1005" name="cmp17_28_i_read_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="20"/>
<pin id="1156" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_28_i_read "/>
</bind>
</comp>

<comp id="1159" class="1005" name="cmp17_29_i_read_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="20"/>
<pin id="1161" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_29_i_read "/>
</bind>
</comp>

<comp id="1164" class="1005" name="cmp17_30_i_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="20"/>
<pin id="1166" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="cmp17_30_i_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln80_read_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="20"/>
<pin id="1171" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln80_read "/>
</bind>
</comp>

<comp id="1174" class="1005" name="x_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="12" slack="2"/>
<pin id="1176" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln91_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="cmp16_i_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp16_i "/>
</bind>
</comp>

<comp id="1219" class="1005" name="or_ln96_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="or_ln96_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="pixel_2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_2 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="or_ln96_2_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="1"/>
<pin id="1234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_2 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="or_ln96_3_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_3 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="or_ln96_4_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_4 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="or_ln96_5_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="1"/>
<pin id="1246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_5 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="or_ln96_6_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_6 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="or_ln96_7_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_7 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="or_ln96_8_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_8 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="or_ln96_9_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_9 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="or_ln96_10_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="1"/>
<pin id="1266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_10 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="or_ln96_11_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_11 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="or_ln96_12_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_12 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="or_ln96_13_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_13 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="or_ln96_14_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_14 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="or_ln96_15_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_15 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="or_ln96_16_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_16 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="or_ln96_17_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_17 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="or_ln96_18_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_18 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="or_ln96_19_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_19 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="or_ln96_20_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_20 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="or_ln96_21_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="2"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_21 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="or_ln96_22_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="3"/>
<pin id="1314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_22 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="or_ln96_23_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="4"/>
<pin id="1318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_23 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="or_ln96_24_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="5"/>
<pin id="1322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_24 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="or_ln96_25_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="6"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_25 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="or_ln96_26_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="7"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_26 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="or_ln96_27_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="8"/>
<pin id="1334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_27 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="or_ln96_28_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="9"/>
<pin id="1338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_28 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="or_ln96_29_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="10"/>
<pin id="1342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_29 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="or_ln96_30_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="11"/>
<pin id="1346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_30 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="or_ln96_31_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="12"/>
<pin id="1350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln96_31 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="pixel_64_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="2"/>
<pin id="1354" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="62" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="2" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="82" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="100" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="356" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="372"><net_src comp="353" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="405"><net_src comp="385" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="416"><net_src comp="396" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="427"><net_src comp="407" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="460"><net_src comp="440" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="471"><net_src comp="451" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="472"><net_src comp="465" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="493"><net_src comp="473" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="515"><net_src comp="495" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="516"><net_src comp="509" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="526"><net_src comp="506" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="527"><net_src comp="520" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="537"><net_src comp="517" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="548"><net_src comp="528" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="549"><net_src comp="542" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="559"><net_src comp="539" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="570"><net_src comp="550" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="571"><net_src comp="564" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="581"><net_src comp="561" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="582"><net_src comp="575" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="592"><net_src comp="572" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="593"><net_src comp="586" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="603"><net_src comp="583" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="604"><net_src comp="597" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="614"><net_src comp="594" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="625"><net_src comp="605" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="626"><net_src comp="619" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="636"><net_src comp="616" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="647"><net_src comp="627" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="648"><net_src comp="641" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="658"><net_src comp="638" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="659"><net_src comp="652" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="669"><net_src comp="649" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="670"><net_src comp="663" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="680"><net_src comp="660" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="681"><net_src comp="674" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="691"><net_src comp="671" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="701"><net_src comp="685" pin="4"/><net_sink comp="695" pin=2"/></net>

<net id="705"><net_src comp="334" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="713"><net_src comp="702" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="714"><net_src comp="702" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="715"><net_src comp="702" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="719"><net_src comp="334" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="728"><net_src comp="716" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="729"><net_src comp="716" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="730"><net_src comp="716" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="734"><net_src comp="334" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="741"><net_src comp="731" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="742"><net_src comp="731" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="743"><net_src comp="731" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="744"><net_src comp="731" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="748"><net_src comp="130" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="328" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="94" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="322" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="759" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="745" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="124" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="795"><net_src comp="104" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="924"><net_src comp="921" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="960"><net_src comp="114" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="961"><net_src comp="695" pin="4"/><net_sink comp="925" pin=1"/></net>

<net id="962"><net_src comp="685" pin="4"/><net_sink comp="925" pin=2"/></net>

<net id="963"><net_src comp="671" pin="1"/><net_sink comp="925" pin=3"/></net>

<net id="964"><net_src comp="660" pin="1"/><net_sink comp="925" pin=4"/></net>

<net id="965"><net_src comp="649" pin="1"/><net_sink comp="925" pin=5"/></net>

<net id="966"><net_src comp="638" pin="1"/><net_sink comp="925" pin=6"/></net>

<net id="967"><net_src comp="627" pin="1"/><net_sink comp="925" pin=7"/></net>

<net id="968"><net_src comp="616" pin="1"/><net_sink comp="925" pin=8"/></net>

<net id="969"><net_src comp="605" pin="1"/><net_sink comp="925" pin=9"/></net>

<net id="970"><net_src comp="594" pin="1"/><net_sink comp="925" pin=10"/></net>

<net id="971"><net_src comp="583" pin="1"/><net_sink comp="925" pin=11"/></net>

<net id="972"><net_src comp="572" pin="1"/><net_sink comp="925" pin=12"/></net>

<net id="973"><net_src comp="561" pin="1"/><net_sink comp="925" pin=13"/></net>

<net id="974"><net_src comp="550" pin="1"/><net_sink comp="925" pin=14"/></net>

<net id="975"><net_src comp="539" pin="1"/><net_sink comp="925" pin=15"/></net>

<net id="976"><net_src comp="528" pin="1"/><net_sink comp="925" pin=16"/></net>

<net id="977"><net_src comp="517" pin="1"/><net_sink comp="925" pin=17"/></net>

<net id="978"><net_src comp="506" pin="1"/><net_sink comp="925" pin=18"/></net>

<net id="979"><net_src comp="495" pin="1"/><net_sink comp="925" pin=19"/></net>

<net id="980"><net_src comp="484" pin="1"/><net_sink comp="925" pin=20"/></net>

<net id="981"><net_src comp="473" pin="1"/><net_sink comp="925" pin=21"/></net>

<net id="982"><net_src comp="462" pin="1"/><net_sink comp="925" pin=22"/></net>

<net id="983"><net_src comp="451" pin="1"/><net_sink comp="925" pin=23"/></net>

<net id="984"><net_src comp="440" pin="1"/><net_sink comp="925" pin=24"/></net>

<net id="985"><net_src comp="429" pin="1"/><net_sink comp="925" pin=25"/></net>

<net id="986"><net_src comp="418" pin="1"/><net_sink comp="925" pin=26"/></net>

<net id="987"><net_src comp="407" pin="1"/><net_sink comp="925" pin=27"/></net>

<net id="988"><net_src comp="396" pin="1"/><net_sink comp="925" pin=28"/></net>

<net id="989"><net_src comp="385" pin="1"/><net_sink comp="925" pin=29"/></net>

<net id="990"><net_src comp="374" pin="1"/><net_sink comp="925" pin=30"/></net>

<net id="991"><net_src comp="363" pin="1"/><net_sink comp="925" pin=31"/></net>

<net id="992"><net_src comp="353" pin="1"/><net_sink comp="925" pin=32"/></net>

<net id="993"><net_src comp="925" pin="33"/><net_sink comp="347" pin=1"/></net>

<net id="998"><net_src comp="695" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="1003"><net_src comp="788" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="74" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="116" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1015"><net_src comp="120" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1022"><net_src comp="136" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1027"><net_src comp="142" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1032"><net_src comp="148" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1037"><net_src comp="154" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1042"><net_src comp="160" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1047"><net_src comp="166" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1052"><net_src comp="172" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1057"><net_src comp="178" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1062"><net_src comp="184" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1067"><net_src comp="190" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1072"><net_src comp="196" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1077"><net_src comp="202" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1082"><net_src comp="208" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1087"><net_src comp="214" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1092"><net_src comp="220" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1097"><net_src comp="226" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1102"><net_src comp="232" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1107"><net_src comp="238" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1112"><net_src comp="244" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1117"><net_src comp="250" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1122"><net_src comp="256" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1127"><net_src comp="262" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1132"><net_src comp="268" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1137"><net_src comp="274" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1142"><net_src comp="280" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1147"><net_src comp="286" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1152"><net_src comp="292" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1157"><net_src comp="298" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1162"><net_src comp="304" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1167"><net_src comp="310" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1172"><net_src comp="316" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1177"><net_src comp="759" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1183"><net_src comp="762" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="772" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1192"><net_src comp="1184" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1194"><net_src comp="1184" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1195"><net_src comp="1184" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1196"><net_src comp="1184" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1197"><net_src comp="1184" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1198"><net_src comp="1184" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1199"><net_src comp="1184" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1200"><net_src comp="1184" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1201"><net_src comp="1184" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1202"><net_src comp="1184" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1203"><net_src comp="1184" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1204"><net_src comp="1184" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1205"><net_src comp="1184" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1206"><net_src comp="1184" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1207"><net_src comp="1184" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1208"><net_src comp="1184" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1209"><net_src comp="1184" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1210"><net_src comp="1184" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1211"><net_src comp="1184" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1212"><net_src comp="1184" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1213"><net_src comp="1184" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1214"><net_src comp="1184" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1215"><net_src comp="1184" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1216"><net_src comp="1184" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1217"><net_src comp="1184" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1218"><net_src comp="1184" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1222"><net_src comp="778" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="784" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="788" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1235"><net_src comp="796" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="805" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1243"><net_src comp="809" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="813" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="817" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="821" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="825" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="829" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="833" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="837" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="841" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="845" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="849" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1287"><net_src comp="853" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="857" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1295"><net_src comp="861" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="865" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="869" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="873" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="877" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="881" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="885" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="889" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="893" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="897" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="901" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="905" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="909" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="913" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="917" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="334" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="685" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_V | {34 }
	Port: pixel_1_out | {3 }
 - Input state : 
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : pixel | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : loopWidth | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : icmp_ln80 | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_30_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_29_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_28_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_27_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_26_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_25_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_24_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_23_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_22_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_21_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_20_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_19_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_18_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_17_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_16_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_15_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_14_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_13_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_12_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_11_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_10_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_9_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_8_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_7_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_6_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_5_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_4_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_3_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_2_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_1_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : sext_ln86 | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : cmp17_i | {1 }
	Port: PixelStream2AXIBursts_Pipeline_pixels2bytes : dst_pixels | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln91 : 2
		br_ln91 : 3
		zext_ln91_1 : 2
		cmp16_i : 3
		or_ln96 : 4
	State 2
	State 3
		store_ln91 : 1
		store_ln0 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		pixel_65 : 1
		p_Result_s : 2
		buff_V_addr : 1
		store_ln99 : 3
		store_ln91 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        or_ln96_fu_778       |    0    |    2    |
|          |       or_ln96_1_fu_784      |    0    |    2    |
|          |       or_ln96_2_fu_796      |    0    |    2    |
|          |       or_ln96_3_fu_805      |    0    |    2    |
|          |       or_ln96_4_fu_809      |    0    |    2    |
|          |       or_ln96_5_fu_813      |    0    |    2    |
|          |       or_ln96_6_fu_817      |    0    |    2    |
|          |       or_ln96_7_fu_821      |    0    |    2    |
|          |       or_ln96_8_fu_825      |    0    |    2    |
|          |       or_ln96_9_fu_829      |    0    |    2    |
|          |      or_ln96_10_fu_833      |    0    |    2    |
|          |      or_ln96_11_fu_837      |    0    |    2    |
|          |      or_ln96_12_fu_841      |    0    |    2    |
|          |      or_ln96_13_fu_845      |    0    |    2    |
|          |      or_ln96_14_fu_849      |    0    |    2    |
|    or    |      or_ln96_15_fu_853      |    0    |    2    |
|          |      or_ln96_16_fu_857      |    0    |    2    |
|          |      or_ln96_17_fu_861      |    0    |    2    |
|          |      or_ln96_18_fu_865      |    0    |    2    |
|          |      or_ln96_19_fu_869      |    0    |    2    |
|          |      or_ln96_20_fu_873      |    0    |    2    |
|          |      or_ln96_21_fu_877      |    0    |    2    |
|          |      or_ln96_22_fu_881      |    0    |    2    |
|          |      or_ln96_23_fu_885      |    0    |    2    |
|          |      or_ln96_24_fu_889      |    0    |    2    |
|          |      or_ln96_25_fu_893      |    0    |    2    |
|          |      or_ln96_26_fu_897      |    0    |    2    |
|          |      or_ln96_27_fu_901      |    0    |    2    |
|          |      or_ln96_28_fu_905      |    0    |    2    |
|          |      or_ln96_29_fu_909      |    0    |    2    |
|          |      or_ln96_30_fu_913      |    0    |    2    |
|          |      or_ln96_31_fu_917      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln91_fu_762      |    0    |    12   |
|          |        cmp16_i_fu_772       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln91_fu_791       |    0    |    19   |
|----------|-----------------------------|---------|---------|
|          |   cmp17_i_read_read_fu_124  |    0    |    0    |
|          |  sext_ln86_read_read_fu_130 |    0    |    0    |
|          |  cmp17_1_i_read_read_fu_136 |    0    |    0    |
|          |  cmp17_2_i_read_read_fu_142 |    0    |    0    |
|          |  cmp17_3_i_read_read_fu_148 |    0    |    0    |
|          |  cmp17_4_i_read_read_fu_154 |    0    |    0    |
|          |  cmp17_5_i_read_read_fu_160 |    0    |    0    |
|          |  cmp17_6_i_read_read_fu_166 |    0    |    0    |
|          |  cmp17_7_i_read_read_fu_172 |    0    |    0    |
|          |  cmp17_8_i_read_read_fu_178 |    0    |    0    |
|          |  cmp17_9_i_read_read_fu_184 |    0    |    0    |
|          | cmp17_10_i_read_read_fu_190 |    0    |    0    |
|          | cmp17_11_i_read_read_fu_196 |    0    |    0    |
|          | cmp17_12_i_read_read_fu_202 |    0    |    0    |
|          | cmp17_13_i_read_read_fu_208 |    0    |    0    |
|          | cmp17_14_i_read_read_fu_214 |    0    |    0    |
|          | cmp17_15_i_read_read_fu_220 |    0    |    0    |
|   read   | cmp17_16_i_read_read_fu_226 |    0    |    0    |
|          | cmp17_17_i_read_read_fu_232 |    0    |    0    |
|          | cmp17_18_i_read_read_fu_238 |    0    |    0    |
|          | cmp17_19_i_read_read_fu_244 |    0    |    0    |
|          | cmp17_20_i_read_read_fu_250 |    0    |    0    |
|          | cmp17_21_i_read_read_fu_256 |    0    |    0    |
|          | cmp17_22_i_read_read_fu_262 |    0    |    0    |
|          | cmp17_23_i_read_read_fu_268 |    0    |    0    |
|          | cmp17_24_i_read_read_fu_274 |    0    |    0    |
|          | cmp17_25_i_read_read_fu_280 |    0    |    0    |
|          | cmp17_26_i_read_read_fu_286 |    0    |    0    |
|          | cmp17_27_i_read_read_fu_292 |    0    |    0    |
|          | cmp17_28_i_read_read_fu_298 |    0    |    0    |
|          | cmp17_29_i_read_read_fu_304 |    0    |    0    |
|          | cmp17_30_i_read_read_fu_310 |    0    |    0    |
|          |  icmp_ln80_read_read_fu_316 |    0    |    0    |
|          |  loopWidth_read_read_fu_322 |    0    |    0    |
|          |    pixel_read_read_fu_328   |    0    |    0    |
|          |       grp_read_fu_334       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln86_cast_fu_745    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln91_1_fu_768     |    0    |    0    |
|          |       zext_ln91_fu_921      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      p_Result_s_fu_925      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   107   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    cmp16_i_reg_1184    |    1   |
|cmp17_10_i_read_reg_1064|    1   |
|cmp17_11_i_read_reg_1069|    1   |
|cmp17_12_i_read_reg_1074|    1   |
|cmp17_13_i_read_reg_1079|    1   |
|cmp17_14_i_read_reg_1084|    1   |
|cmp17_15_i_read_reg_1089|    1   |
|cmp17_16_i_read_reg_1094|    1   |
|cmp17_17_i_read_reg_1099|    1   |
|cmp17_18_i_read_reg_1104|    1   |
|cmp17_19_i_read_reg_1109|    1   |
| cmp17_1_i_read_reg_1019|    1   |
|cmp17_20_i_read_reg_1114|    1   |
|cmp17_21_i_read_reg_1119|    1   |
|cmp17_22_i_read_reg_1124|    1   |
|cmp17_23_i_read_reg_1129|    1   |
|cmp17_24_i_read_reg_1134|    1   |
|cmp17_25_i_read_reg_1139|    1   |
|cmp17_26_i_read_reg_1144|    1   |
|cmp17_27_i_read_reg_1149|    1   |
|cmp17_28_i_read_reg_1154|    1   |
|cmp17_29_i_read_reg_1159|    1   |
| cmp17_2_i_read_reg_1024|    1   |
|cmp17_30_i_read_reg_1164|    1   |
| cmp17_3_i_read_reg_1029|    1   |
| cmp17_4_i_read_reg_1034|    1   |
| cmp17_5_i_read_reg_1039|    1   |
| cmp17_6_i_read_reg_1044|    1   |
| cmp17_7_i_read_reg_1049|    1   |
| cmp17_8_i_read_reg_1054|    1   |
| cmp17_9_i_read_reg_1059|    1   |
| icmp_ln80_read_reg_1169|    1   |
|   icmp_ln91_reg_1180   |    1   |
|   or_ln96_10_reg_1264  |    1   |
|   or_ln96_11_reg_1268  |    1   |
|   or_ln96_12_reg_1272  |    1   |
|   or_ln96_13_reg_1276  |    1   |
|   or_ln96_14_reg_1280  |    1   |
|   or_ln96_15_reg_1284  |    1   |
|   or_ln96_16_reg_1288  |    1   |
|   or_ln96_17_reg_1292  |    1   |
|   or_ln96_18_reg_1296  |    1   |
|   or_ln96_19_reg_1300  |    1   |
|   or_ln96_1_reg_1223   |    1   |
|   or_ln96_20_reg_1304  |    1   |
|   or_ln96_21_reg_1308  |    1   |
|   or_ln96_22_reg_1312  |    1   |
|   or_ln96_23_reg_1316  |    1   |
|   or_ln96_24_reg_1320  |    1   |
|   or_ln96_25_reg_1324  |    1   |
|   or_ln96_26_reg_1328  |    1   |
|   or_ln96_27_reg_1332  |    1   |
|   or_ln96_28_reg_1336  |    1   |
|   or_ln96_29_reg_1340  |    1   |
|   or_ln96_2_reg_1232   |    1   |
|   or_ln96_30_reg_1344  |    1   |
|   or_ln96_31_reg_1348  |    1   |
|   or_ln96_3_reg_1236   |    1   |
|   or_ln96_4_reg_1240   |    1   |
|   or_ln96_5_reg_1244   |    1   |
|   or_ln96_6_reg_1248   |    1   |
|   or_ln96_7_reg_1252   |    1   |
|   or_ln96_8_reg_1256   |    1   |
|   or_ln96_9_reg_1260   |    1   |
|    or_ln96_reg_1219    |    1   |
|    pixel_11_reg_396    |    8   |
|    pixel_13_reg_407    |    8   |
|    pixel_15_reg_418    |    8   |
|    pixel_17_reg_429    |    8   |
|    pixel_19_reg_440    |    8   |
|    pixel_1_reg_1012    |    8   |
|    pixel_21_reg_451    |    8   |
|    pixel_23_reg_462    |    8   |
|    pixel_25_reg_473    |    8   |
|    pixel_27_reg_484    |    8   |
|    pixel_29_reg_495    |    8   |
|    pixel_2_reg_1227    |    8   |
|    pixel_31_reg_506    |    8   |
|    pixel_33_reg_517    |    8   |
|    pixel_35_reg_528    |    8   |
|    pixel_37_reg_539    |    8   |
|    pixel_39_reg_550    |    8   |
|     pixel_3_reg_353    |    8   |
|    pixel_41_reg_561    |    8   |
|    pixel_43_reg_572    |    8   |
|    pixel_45_reg_583    |    8   |
|    pixel_47_reg_594    |    8   |
|    pixel_49_reg_605    |    8   |
|    pixel_51_reg_616    |    8   |
|    pixel_53_reg_627    |    8   |
|    pixel_55_reg_638    |    8   |
|    pixel_57_reg_649    |    8   |
|    pixel_59_reg_660    |    8   |
|     pixel_5_reg_363    |    8   |
|    pixel_61_reg_671    |    8   |
|    pixel_63_reg_682    |    8   |
|    pixel_64_reg_1352   |    8   |
|    pixel_65_reg_692    |    8   |
|     pixel_7_reg_374    |    8   |
|     pixel_9_reg_385    |    8   |
|         reg_702        |    8   |
|         reg_716        |    8   |
|         reg_731        |    8   |
|      x_1_reg_1174      |   12   |
|       x_reg_1005       |   12   |
+------------------------+--------+
|          Total         |   393  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   107  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   393  |    -   |
+-----------+--------+--------+
|   Total   |   393  |   107  |
+-----------+--------+--------+
