Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:07:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1/post_route_timing.rpt
| Design       : shiftRegFIFO_5_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mem_3_reg[0]/C                 mem_4_reg[0]/D                 9.193         
mem_1_reg[0]/C                 mem_2_reg[0]/D                 9.197         
mem_2_reg[0]/C                 mem_3_reg[0]/D                 9.216         
mem_0_reg[0]/C                 mem_1_reg[0]/D                 9.304         



