// Seed: 734279146
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input tri id_3,
    output tri id_4,
    output wor id_5,
    input uwire id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output tri id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wor id_16,
    input wor id_17
);
  assign id_15 = id_17;
  wire id_19;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1
    , id_6,
    input supply1 id_2,
    output wire id_3,
    input wor id_4
);
  xor (id_3, id_2, id_6, id_0);
  module_0(
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_3,
      id_4,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4
  );
endmodule
