var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[133.389, 87.4776, 54.3022, 140.078, 112.5], "total":[95851, 119000, 720, 126], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[2396, 7875, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 16 global loads and 7 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"batchnorm", "compute_units":1, "type":"function", "total_percent":[13.7746, 9.07987, 5.57214, 18.0934, 8.92857], "total_kernel_resources":[9949, 12211, 93, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"batchnorm.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[613, 897, 2, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[613, 897, 2, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[213, 151, 2, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[306, 272, 0, 1], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:93", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:96", "type":"resource", "data":[6649, 7249, 73, 7], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "children":[{"name":"\'sqrtf\' Function Call", "type":"resource", "count":1, "data":[567, 418, 3, 2.5]}, {"name":"And", "type":"resource", "count":1, "data":[11, 0, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":2, "data":[1990, 1434, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":1, "data":[1014, 1065, 5, 3.5]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Floating-point Subtract", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}, {"name":"Load", "type":"resource", "count":5, "data":[1742, 3342, 65, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Streaming LSU"}]}, {"name":"Select", "type":"resource", "count":2, "data":[45, 32, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:98", "type":"resource", "data":[11, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":98}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:99", "type":"resource", "data":[301, 1072, 8, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":99}]], "children":[{"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[13, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[183, 1064, 8, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:101", "type":"resource", "data":[183, 1064, 8, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":101}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[183, 1064, 8, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"conv", "compute_units":1, "type":"function", "total_percent":[38.6963, 27.5326, 14.1035, 28.5992, 50], "total_kernel_resources":[30168, 30907, 147, 56], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1740, 1597, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"darknet.cl:20 (weight)", "type":"resource", "data":[0, 0, 7, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":20}]], "details":[{"type":"table", "Local memory":"Optimal", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"darknet.cl:21 (input)", "type":"resource", "data":[0, 0, 7, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":21}]], "details":[{"type":"table", "Local memory":"Optimal", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"conv.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2425, 4012, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2425, 4012, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[54, 140, 5, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"darknet.cl:31", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":31}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:33", "type":"resource", "data":[1243, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":33}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":28, "data":[924, 0, 0, 0]}, {"name":"And", "type":"resource", "count":29, "data":[319, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:34", "type":"resource", "data":[66, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":34}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:38", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":38}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:40", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:49", "type":"resource", "data":[712, 171, 4, 8], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":49}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[712, 171, 4, 8]}], "replace_name":"true"}, {"name":"darknet.cl:50", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":50}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:51", "type":"resource", "data":[165, 0, 0, 4], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":51}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:55", "type":"resource", "data":[167, 1, 0, 4], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":55}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3620, 4982, 7, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3620, 4982, 7, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[17, 203, 7, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[35, 67, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Or", "type":"resource", "count":3, "data":[1, 1, 0, 0]}, {"name":"Work-group limiter exit", "type":"resource", "count":2, "data":[34, 66, 0, 0]}]}, {"name":"darknet.cl:38", "type":"resource", "data":[102, 2, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":38}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[1, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:40", "type":"resource", "data":[3081, 4323, 43, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3014, 4299, 43, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on darknet.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"darknet.cl:42", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":42}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:44", "type":"resource", "data":[713, 172, 4, 8], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":44}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[713, 172, 4, 8]}], "replace_name":"true"}, {"name":"darknet.cl:45", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":45}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:46", "type":"resource", "data":[712, 171, 4, 8], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":46}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[712, 171, 4, 8]}], "replace_name":"true"}, {"name":"darknet.cl:47", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":47}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:48", "type":"resource", "data":[132, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":48}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:50", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":50}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:51", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":51}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:52", "type":"resource", "data":[198, 0, 0, 4], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":52}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"darknet.cl:55", "type":"resource", "data":[107, 5, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":55}]], "children":[{"name":"Integer Compare", "type":"resource", "count":5, "data":[105, 3, 0, 0]}, {"name":"Or", "type":"resource", "count":4, "data":[2, 2, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:59", "type":"resource", "data":[3040, 4299, 43, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":59}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3014, 4299, 43, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:61", "type":"resource", "data":[34, 24, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":61}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on darknet.cl:21."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"darknet.cl:68", "type":"resource", "data":[2468, 2450, 0, 8], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":68}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":8, "data":[2192, 1920, 0, 8]}, {"name":"Load", "type":"resource", "count":2, "data":[276, 530, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on darknet.cl:20."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}, {"type":"text", "text":"Stall-free read from memory declared on darknet.cl:21."}]}], "replace_name":"true"}, {"name":"darknet.cl:69", "type":"resource", "data":[7960, 5736, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":69}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":8, "data":[7960, 5736, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[206, 328, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[206, 328, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[145, 63, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:75", "type":"resource", "data":[497, 2128, 16, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":75}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"conv1x1", "compute_units":1, "type":"function", "total_percent":[61.0432, 39.1806, 25.5029, 80.5447, 32.1429], "total_kernel_resources":[42931, 55888, 414, 36], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"conv1x1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[379, 669, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[379, 669, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[478, 222, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"darknet.cl:157", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":157}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:158", "type":"resource", "data":[132, 0, 0, 4], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":158}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"darknet.cl:169", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":169}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:172", "type":"resource", "data":[70, 2, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":172}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:179", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1319, 2170, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1319, 2170, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 66, 2, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[70, 2, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}]}, {"name":"darknet.cl:170", "type":"resource", "data":[1320, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":170}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":29, "data":[957, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":30, "data":[330, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:172", "type":"resource", "data":[71, 3, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":172}]], "children":[{"name":"And", "type":"resource", "count":2, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[418, 558, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[418, 558, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[231, 114, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1027, 749, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:167", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:174", "type":"resource", "data":[6565, 8838, 86, 5], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Load", "type":"resource", "count":2, "data":[6028, 8598, 86, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[250, 310, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[250, 310, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[205, 79, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}]}, {"name":"darknet.cl:163", "type":"resource", "data":[18.3333, 0.666667, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:167", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:170", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":170}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:172", "type":"resource", "data":[71, 3, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":172}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:179", "type":"resource", "data":[481, 2208, 17, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[383, 2208, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:182", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":182}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[418, 558, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[418, 558, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[231, 114, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1027, 749, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:167", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:174", "type":"resource", "data":[6565, 8838, 86, 5], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Load", "type":"resource", "count":2, "data":[6028, 8598, 86, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[205, 317, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[205, 317, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[165, 71, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}]}, {"name":"darknet.cl:163", "type":"resource", "data":[18.3333, 0.666667, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:170", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":170}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:172", "type":"resource", "data":[71, 3, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":172}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:179", "type":"resource", "data":[481, 2208, 17, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[383, 2208, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:182", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":182}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[418, 558, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[418, 558, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[231, 114, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1027, 749, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:167", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:174", "type":"resource", "data":[6565, 8838, 86, 5], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Load", "type":"resource", "count":2, "data":[6028, 8598, 86, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[205, 317, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[205, 317, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[165, 71, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}]}, {"name":"darknet.cl:163", "type":"resource", "data":[18.3333, 0.666667, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:170", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":170}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:172", "type":"resource", "data":[71, 3, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":172}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:179", "type":"resource", "data":[481, 2208, 17, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[383, 2208, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:182", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":182}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[418, 558, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[418, 558, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[231, 114, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1027, 749, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:167", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:174", "type":"resource", "data":[6565, 8838, 86, 5], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[274, 240, 0, 1]}, {"name":"Load", "type":"resource", "count":2, "data":[6028, 8598, 86, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}]}]}, {"name":"conv1x1.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[53, 101, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[53, 101, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[144, 60, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 36, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"And", "type":"resource", "count":7, "data":[2, 2, 0, 0]}, {"name":"Or", "type":"resource", "count":4, "data":[2, 2, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"darknet.cl:163", "type":"resource", "data":[75.3333, 1.66667, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[42.3333, 1.66667, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:179", "type":"resource", "data":[481, 2208, 17, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[383, 2208, 17, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced write-ack LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:182", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":182}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"pool", "compute_units":1, "type":"function", "total_percent":[11.4628, 7.52656, 4.65949, 7.00389, 21.4286], "total_kernel_resources":[8247, 10211, 36, 24], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"pool.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[186, 369, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[186, 369, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[273, 143, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"darknet.cl:115", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":115}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:121", "type":"resource", "data":[37, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":121}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:125", "type":"resource", "data":[101, 1, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":125}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:130", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":130}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:140", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":140}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"pool.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[244, 401, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[244, 401, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[252, 132, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"darknet.cl:130", "type":"resource", "data":[165, 0, 0, 4], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":130}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"darknet.cl:140", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"pool.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1609, 2304, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1609, 2304, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[113, 125, 3, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}]}, {"name":"darknet.cl:125", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":125}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:127", "type":"resource", "data":[712, 171, 4, 8], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":127}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[712, 171, 4, 8]}], "replace_name":"true"}, {"name":"darknet.cl:128", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":128}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"darknet.cl:130", "type":"resource", "data":[635, 2018, 13, 2], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":130}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:133", "type":"resource", "data":[1191, 836, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":133}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":1, "data":[183, 119, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[13, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:136", "type":"resource", "data":[150, 40, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":136}]], "children":[{"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[45, 32, 0, 0]}], "replace_name":"true"}]}]}, {"name":"pool.B3", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[48, 32, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":2, "data":[48, 32, 0, 0]}]}, {"name":"darknet.cl:115", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":115}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:117", "type":"resource", "data":[40.3333, 0.666667, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":117}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:121", "type":"resource", "data":[26, 0, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":121}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}], "replace_name":"true"}, {"name":"darknet.cl:140", "type":"resource", "data":[399, 2128, 16, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"darknet.cl:141", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":141}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[2396,7875,10,0],"details":[{"text":"Global interconnect for 16 global loads and 7 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"batchnorm","total_kernel_resources":[9949,12211,93,10],"type":"function","total_percent":[13.7746,9.07987,5.57214,18.0934,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[213,151,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[613,897,2,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Floating-point Multiply","data":[274,240,0,1],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"type":"resource","data":[919,1169,2,1]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":93}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:93","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":96}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:96","children":[{"count":1,"name":"\'sqrtf\' Function Call","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[567,418,3,2.5]},{"count":1,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,0,0,0]},{"count":2,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1990,1434,0,0]},{"count":1,"name":"Floating-point Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1014,1065,5,3.5]},{"count":1,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[274,240,0,1]},{"count":1,"name":"Floating-point Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":5,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1742,3342,65,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[45,32,0,0]}],"data":[6649,7249,73,7],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":98}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:98","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":99}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:99","children":[{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[13,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,1064,8,0]}],"data":[301,1072,8,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":101}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:101","children":[{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,1064,8,0]}],"data":[183,1064,8,0],"type":"resource"}],"data":[9949,12211,93,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv","total_kernel_resources":[30168,30907,147,56],"debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":20}]],"type":"function","total_percent":[38.6963,27.5326,14.1035,28.5992,50],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[216,406,12,0]},{"name":"Function overhead","type":"resource","data":[1740,1597,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"darknet.cl:20 (weight)","type":"resource","data":[0,0,7,0],"details":[{"Total replication":3,"Number of banks":1,"Bank depth":"8 words","Additional information":[{"text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"768 bytes","Bank width":"256 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"256 bytes"}]},{"name":"darknet.cl:21 (input)","type":"resource","data":[0,0,7,0],"details":[{"Total replication":3,"Number of banks":1,"Bank depth":"8 words","Additional information":[{"text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"768 bytes","Bank width":"256 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"256 bytes"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[6251,9322,7,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Work-group limiter exit","debug":[[{"filename":"","line":0}]],"type":"resource","data":[34,66,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[32,32,0,0]}],"type":"resource","data":[6318,9421,7,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":31}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:31","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":33}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:33","children":[{"count":28,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[924,0,0,0]},{"count":29,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[319,0,0,0]}],"data":[1243,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":34}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:34","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":38}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:38","children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[70,2,0,0]},{"count":2,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Or","data":[1,1,0,0],"type":"resource"}],"data":[137,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":40}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:40","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Load","data":[3014,4299,43,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[34,24,0,0],"type":"resource"}],"data":[3180,4323,43,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":49}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:49","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":50}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:50","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":51}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:51","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[198,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":55}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:55","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":6,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[140,4,0,0]},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Or","data":[2,2,0,0],"type":"resource"}],"data":[274,6,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":42}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:42","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":44}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:44","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[713,172,4,8]}],"data":[713,172,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":45}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:45","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":46}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:46","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":47}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:47","children":[{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":48}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:48","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":2,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]}],"data":[132,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":52}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:52","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[198,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":59}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:59","children":[{"count":1,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[3014,4299,43,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[26,0,0,0]}],"data":[3040,4299,43,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":61}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:61","children":[{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[34,24,0,0]}],"data":[34,24,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":68}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:68","children":[{"count":8,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[2192,1920,0,8]},{"count":2,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[276,530,0,0]}],"data":[2468,2450,0,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":69}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:69","children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[7960,5736,0,0]}],"data":[7960,5736,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":75}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:75","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"64-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[497,2128,16,2],"type":"resource"}],"data":[30168,30907,147,56],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv1x1","total_kernel_resources":[42931,55888,414,36],"type":"function","total_percent":[61.0432,39.1806,25.5029,80.5447,32.1429],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2108,1025,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":10,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4083,6116,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":4,"name":"Floating-point Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[3980,2868,0,0]},{"count":8,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[238,160,0,0]},{"count":7,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,2,0,0]},{"count":4,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,2,0,0]}],"type":"resource","data":[8375,9150,0,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":157}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:157","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":158}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:158","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":169}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:169","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":172}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:172","children":[{"count":10,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[350,10,0,0]},{"count":11,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"And","data":[4,4,0,0],"type":"resource"}],"data":[354,14,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":179}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:179","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[132,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"64-bit Integer Add","data":[260,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[1532,8832,68,0],"type":"resource"}],"data":[1990,8832,68,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":170}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:170","children":[{"count":29,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[957,0,0,0]},{"count":4,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":30,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[330,0,0,0]},{"count":3,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Multiply","data":[198,0,0,6],"type":"resource"}],"data":[1617,0,0,6],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":167}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:167","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":9,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[79,5,0,0]}],"data":[211,5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":174}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:174","children":[{"count":8,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[264,0,0,0]},{"count":8,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[528,0,0,16]},{"count":4,"name":"64-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[260,0,0,0]},{"count":4,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1096,960,0,4]},{"count":8,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[24112,34392,344,0]}],"data":[26260,35352,344,20],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":163}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:163","children":[{"count":9,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[64.33329,3.666671,0,0]},{"count":9,"name":"Or","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[130.33326,3.666671,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":182}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:182","children":[{"count":4,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[14.66668,1.333332,0,0]}],"data":[14.66668,1.333332,0,0],"type":"resource"}],"data":[42930.99994,55888.000003,414,36],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"pool","total_kernel_resources":[8247,10211,36,24],"type":"function","total_percent":[11.4628,7.52656,4.65949,7.00389,21.4286],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[638,400,3,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2039,3074,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[48,32,0,0],"type":"resource"}],"type":"resource","data":[2122,3107,0,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":115}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:115","children":[{"count":3,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[79,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":121}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:121","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[52,0,0,0]}],"data":[63,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":125}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:125","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[145,2,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":130}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:130","children":[{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":3,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[99,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Subtract","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Load","data":[470,2018,13,0],"type":"resource"}],"data":[866,2018,13,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":140}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:140","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":2,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[564,2128,16,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":127}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:127","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":128}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:128","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":133}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:133","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,119,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[13,0,0,0]}],"data":[1191,836,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":136}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:136","children":[{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[45,32,0,0]}],"data":[150,40,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":117}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:117","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[7.33333,0.666667,0,0]}],"data":[40.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":141}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:141","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"}],"data":[8246.99997,10211,36,24],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[95850.99991,119000.000003,720,126],"total_percent":[133.389,87.4776,54.3022,140.078,112.5],"total":[95851,119000,720,126],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"conv", "children":[{"type":"bb", "id":3, "name":"conv.B0", "details":[{"type":"table", "Latency":"46"}]}, {"type":"bb", "id":4, "name":"conv.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":59}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"68", "Latency":"151", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"input", "Start Cycle":"220", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"68", "Latency":"151", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"weight", "Start Cycle":"220", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":68}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"weight", "Start Cycle":"287", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":68}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"input", "Start Cycle":"287", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"14"}]}, {"type":"inst", "id":14, "name":"loop end", "details":[{"type":"table", "Start Cycle":"487", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"487", "II":"1511165403", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 1511165403. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"conv.B2", "children":[{"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":75}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"9", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":16, "name":"end", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11"}]}, {"type":"memtype", "id":17, "name":"Local Memory", "children":[{"type":"memsys", "id":18, "name":"weight", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":20}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":22, "name":"input", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":21}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":27, "name":"batchnorm", "children":[{"type":"bb", "id":28, "name":"batchnorm.B0", "children":[{"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"199", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"208", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"208", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"208", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"208", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":99}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"302", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":36, "name":"end", "details":[{"type":"table", "Start Cycle":"304", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"304"}]}]}, {"type":"kernel", "id":37, "name":"pool", "children":[{"type":"bb", "id":38, "name":"pool.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":39, "name":"pool.B1", "details":[{"type":"table", "Latency":"8", "II":"795766633", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"48"}]}, {"type":"bb", "id":40, "name":"pool.B2", "children":[{"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":130}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"46", "Latency":"135", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"46"}]}, {"type":"inst", "id":46, "name":"loop end", "details":[{"type":"table", "Start Cycle":"204", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"204", "II":"226304032", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 226304032. See Loops Analysis for more information."}]}, {"type":"bb", "id":41, "name":"pool.B3", "children":[{"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":140}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":48, "name":"end", "details":[{"type":"table", "Start Cycle":"5", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"5", "II":"795766633", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":42, "name":"pool.B4", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":49, "name":"conv1x1", "children":[{"type":"bb", "id":50, "name":"conv1x1.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":51, "name":"conv1x1.B1", "details":[{"type":"table", "Latency":"37", "II":"15797440", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"88"}]}, {"type":"bb", "id":52, "name":"conv1x1.B2", "children":[{"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"74"}]}, {"type":"inst", "id":74, "name":"loop end", "details":[{"type":"table", "Start Cycle":"169", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"169", "II":"577528622", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."}]}, {"type":"bb", "id":53, "name":"conv1x1.B3", "children":[{"type":"inst", "id":63, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"44", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":76, "name":"end", "details":[{"type":"table", "Start Cycle":"54", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"54"}]}, {"type":"bb", "id":54, "name":"conv1x1.B4", "children":[{"type":"inst", "id":64, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"78"}]}, {"type":"inst", "id":78, "name":"loop end", "details":[{"type":"table", "Start Cycle":"169", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"169", "II":"577528622", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."}]}, {"type":"bb", "id":55, "name":"conv1x1.B5", "children":[{"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"4", "Latency":"44", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":80, "name":"end", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48"}]}, {"type":"bb", "id":56, "name":"conv1x1.B6", "children":[{"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"82"}]}, {"type":"inst", "id":82, "name":"loop end", "details":[{"type":"table", "Start Cycle":"169", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"169", "II":"577528622", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."}]}, {"type":"bb", "id":57, "name":"conv1x1.B7", "children":[{"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"4", "Latency":"44", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":84, "name":"end", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48"}]}, {"type":"bb", "id":58, "name":"conv1x1.B8", "children":[{"type":"inst", "id":70, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"15", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"86"}]}, {"type":"inst", "id":86, "name":"loop end", "details":[{"type":"table", "Start Cycle":"169", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"169", "II":"577528622", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 577528622. See Loops Analysis for more information."}]}, {"type":"bb", "id":59, "name":"conv1x1.B9", "children":[{"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":179}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"44", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":88, "name":"end", "details":[{"type":"table", "Start Cycle":"49", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"49", "II":"15797440", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":60, "name":"conv1x1.B10", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":26, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":18, "to":10}, {"from":9, "to":18}, {"from":22, "to":11}, {"from":7, "to":22}, {"from":14, "to":13}, {"from":3, "to":13}, {"from":6, "to":14}, {"from":7, "to":14}, {"from":8, "to":14}, {"from":9, "to":14}, {"from":10, "to":14}, {"from":11, "to":14}, {"from":14, "to":15}, {"from":12, "to":16}, {"from":13, "to":6}, {"from":6, "to":7}, {"from":13, "to":8}, {"from":8, "to":9}, {"from":13, "to":10}, {"from":13, "to":11}, {"from":15, "to":12}, {"from":26, "to":8}, {"from":12, "to":26}, {"from":26, "to":6}, {"from":29, "to":36}, {"from":30, "to":36}, {"from":31, "to":36}, {"from":32, "to":36}, {"from":33, "to":36}, {"from":34, "to":36}, {"from":35, "to":29}, {"from":35, "to":30}, {"from":35, "to":31}, {"from":35, "to":32}, {"from":35, "to":33}, {"from":29, "to":34}, {"from":30, "to":34}, {"from":31, "to":34}, {"from":32, "to":34}, {"from":33, "to":34}, {"from":26, "to":30}, {"from":26, "to":31}, {"from":26, "to":33}, {"from":26, "to":29}, {"from":34, "to":26}, {"from":26, "to":32}, {"from":48, "to":39}, {"from":38, "to":39}, {"from":46, "to":45}, {"from":39, "to":45}, {"from":43, "to":46}, {"from":46, "to":47}, {"from":44, "to":48}, {"from":48, "to":42}, {"from":45, "to":43}, {"from":47, "to":44}, {"from":26, "to":43}, {"from":44, "to":26}, {"from":88, "to":51}, {"from":50, "to":51}, {"from":74, "to":73}, {"from":51, "to":73}, {"from":61, "to":74}, {"from":62, "to":74}, {"from":74, "to":75}, {"from":63, "to":76}, {"from":78, "to":77}, {"from":76, "to":77}, {"from":64, "to":78}, {"from":65, "to":78}, {"from":78, "to":79}, {"from":66, "to":80}, {"from":82, "to":81}, {"from":80, "to":81}, {"from":67, "to":82}, {"from":68, "to":82}, {"from":82, "to":83}, {"from":69, "to":84}, {"from":86, "to":85}, {"from":84, "to":85}, {"from":70, "to":86}, {"from":71, "to":86}, {"from":86, "to":87}, {"from":72, "to":88}, {"from":88, "to":60}, {"from":73, "to":61}, {"from":73, "to":62}, {"from":75, "to":63}, {"from":77, "to":64}, {"from":77, "to":65}, {"from":79, "to":66}, {"from":81, "to":67}, {"from":81, "to":68}, {"from":83, "to":69}, {"from":85, "to":70}, {"from":85, "to":71}, {"from":87, "to":72}, {"from":26, "to":64}, {"from":26, "to":67}, {"from":26, "to":71}, {"from":63, "to":26}, {"from":26, "to":62}, {"from":26, "to":61}, {"from":66, "to":26}, {"from":69, "to":26}, {"from":26, "to":68}, {"from":26, "to":65}, {"from":26, "to":70}, {"from":72, "to":26}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"conv", "children":[{"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"input", "Start Cycle":"220", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"weight", "Start Cycle":"220", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":68}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"weight", "Start Cycle":"287", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":68}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"input", "Start Cycle":"287", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":17, "name":"Local Memory", "children":[{"type":"memsys", "id":18, "name":"weight", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":20}]], "children":[{"type":"bank", "id":19, "name":"Bank 0", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":20}]], "children":[{"type":"port", "id":20, "name":"R"}, {"type":"port", "id":21, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":22, "name":"input", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":21}]], "children":[{"type":"bank", "id":23, "name":"Bank 0", "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":21}]], "children":[{"type":"port", "id":24, "name":"R"}, {"type":"port", "id":25, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"3"}]}], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"768 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}], "links":[{"from":20, "to":10}, {"from":9, "to":21}, {"from":24, "to":11}, {"from":7, "to":25}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: conv", "data":["", "", ""], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":19}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"conv.B1", "data":["Yes", "1511165403", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":38}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":38}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":66}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":74}]], "details":[{"type":"brief", "text":"Thread capacity = 512"}, {"type":"text", "text":"Thread capacity = 512"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":66}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: batchnorm", "data":["", "", ""], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":90}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}, {"name":"Kernel: pool", "data":["", "", ""], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":112}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"pool.B1", "data":["Yes", "795766633", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":115}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":115}]], "details":[{"type":"brief", "text":"Thread capacity = 219"}, {"type":"text", "text":"Thread capacity = 219"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":117}]], "details":[{"type":"text", "text":"Auto-coalesced"}], "children":[]}, {"name":"pool.B2", "data":["Yes", "226304032", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":125}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":125}]], "details":[{"type":"brief", "text":"Thread capacity = 205"}, {"type":"text", "text":"Thread capacity = 205"}], "children":[]}]}]}, {"name":"Kernel: conv1x1", "data":["", "", ""], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":153}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"4X Partially unrolled conv1x1.B1", "data":["Yes", "15797440", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":163}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":182}]], "details":[{"type":"brief", "text":"Thread capacity = 917"}, {"type":"text", "text":"Thread capacity = 917"}], "children":[{"name":"conv1x1.B8", "data":["Yes", "577528622", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "details":[{"type":"brief", "text":"Thread capacity = 170"}, {"type":"text", "text":"Thread capacity = 170"}], "children":[]}, {"name":"conv1x1.B6", "data":["Yes", "577528622", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "details":[{"type":"brief", "text":"Thread capacity = 170"}, {"type":"text", "text":"Thread capacity = 170"}], "children":[]}, {"name":"conv1x1.B4", "data":["Yes", "577528622", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "details":[{"type":"brief", "text":"Thread capacity = 170"}, {"type":"text", "text":"Thread capacity = 170"}], "children":[]}, {"name":"conv1x1.B2", "data":["Yes", "577528622", "n/a"], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}], [{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":167}]], "details":[{"type":"brief", "text":"Thread capacity = 170"}, {"type":"text", "text":"Thread capacity = 170"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"batchnorm", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":90}]]}, {"name":"conv", "data":["NDRange", "No", [8, 8, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (8, 8, 1)"}, {"type":"text", "text":"Maximum workgroup size: 64"}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":19}]]}, {"name":"conv1x1", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":153}]]}, {"name":"pool", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":112}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"batchnorm", "data":[9949, 12211, 93, 10], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":90}]]}, {"name":"conv", "data":[30168, 30907, 147, 56], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":19}]]}, {"name":"conv1x1", "data":[42931, 55888, 414, 36], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":153}]]}, {"name":"pool", "data":[8247, 10211, 36, 24], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":112}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[91295, 109217, 690, 126]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2396, 7875, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[95851, 119000, 720, 126], "data_percent":[87.4776, 54.3022, 140.078, 112.5]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":59}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":40}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "line":174}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["darknet"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc darknet.cl -report"]},{"name":"Reports Generated At", "data":["Wed Nov 29 11:50:06 2023"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "name":"darknet.cl", "has_active_debug_locs":true, "absName":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl", "content":"#define CONV_BLOCK_SIZE 8\012#define CONV_SIMD_ITEMS 2\012#define POOL_SIMD_ITEMS 1\012\012__kernel\012__attribute((reqd_work_group_size(CONV_BLOCK_SIZE,CONV_BLOCK_SIZE,1)))\012void conv(__global float *restrict in_data,\012		__global float *restrict conv_wt,\012		__global float *restrict out_data,\012		const int N_elem,\012		const int K_conv,\012		const int S_conv,\012		const int P_conv,\012		const int N_Fin,\012		const int N_Fin_dim,\012		const int N_Fin_sq_pad,\012		const int N_Fout_dim\012		)\012{\012	__local float weight[CONV_BLOCK_SIZE][CONV_BLOCK_SIZE];\012    __local float input[CONV_BLOCK_SIZE][CONV_BLOCK_SIZE];\012\012    int block_y = get_group_id(1);\012\012    int local_x = get_local_id(0);\012    int local_y = get_local_id(1);\012\012	int global_y = get_global_id(1);\012	int global_x = get_global_id(0);\012\012	int K_conv_sq = K_conv*K_conv;\012\012    int a_start = N_elem * CONV_BLOCK_SIZE * block_y;\012    int a_end   = a_start + N_elem - 1;\012\012    float conv_out=0.0;\012\012    for (int a = a_start, b = 0; a <= a_end; a += CONV_BLOCK_SIZE, b += CONV_BLOCK_SIZE)\012    {\012        weight[local_y][local_x] = conv_wt[a + N_elem * local_y + local_x];\012\012   		int gx = b+local_y;\012		int gy = global_x;\012		int ch_no = gx/K_conv_sq;\012		int i_k = gx-(ch_no*K_conv_sq);\012		int k_row_no = i_k/K_conv;\012		int k_row = k_row_no - P_conv;\012		int k_col = i_k - (k_row_no*K_conv) - P_conv;\012		int out_feat_row = gy/N_Fout_dim;\012		int row = (out_feat_row)*S_conv + k_row;\012		int col = (gy-(out_feat_row*N_Fout_dim))*S_conv + k_col;\012		int location =  ch_no*N_Fin_sq_pad + row*N_Fin_dim + col;\012\012		float data ;\012		if(gx > N_Fin*K_conv_sq || gy > N_Fout_dim*N_Fout_dim ||\012			row<0 || col<0 || row >= N_Fin_dim || col >= N_Fin_dim)\012			data=0.0;\012		else\012			data = in_data[location];\012\012		input[local_x][local_y] = data;\012\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012        #pragma unroll\012        for (int k = 0; k < CONV_BLOCK_SIZE; ++k)\012        {\012			float product = (weight[local_y][k] * input[local_x][k]);\012            conv_out += product;\012        }\012\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012    }\012    out_data[get_global_id(1) * get_global_size(0) + get_global_id(0)] = conv_out;\012}\012\012\012\012__kernel void batchnorm(__global float *restrict in_data,\012						__global float *restrict bn_weights,\012						__global float *restrict bn_biases,\012						__global float *restrict bn_running_mean,\012						__global float *restrict bn_running_var,\012						__global float *restrict out_data,\012						const int in_size,\012						const float eps,\012						const int relu_type\012						)\012{\012    int filter_index = get_global_id(0);\012    int pixel_index = get_global_id(1);\012    int index = filter_index*in_size + pixel_index;\012    float out;\012\012    out = (bn_weights[filter_index] * ((in_data[index] - bn_running_mean[filter_index])/sqrt(bn_running_var[filter_index] + eps))) + bn_biases[filter_index] ;\012\012    if(relu_type == 1)\012        out_data[index] = (out > 0.0f) ? out : (out * 0.1f); // leaky relu\012    else\012        out_data[index] = out;\012}\012\012__kernel void pool(__global float *restrict in_data,\012				   __global float *restrict out_data,\012				   const int in_size,\012				   const int kernel_size,\012				   const int stride,\012				   const int out_size,\012                   const int pool_type\012				   )\012{\012	int filter_index = get_global_id(0);\012\012	for(int row=0;row<out_size;row++)\012	{\012		for(int col=0;col<out_size;col++)\012		{\012            float tmp = -100.0;\012\012			if(pool_type==1)\012                tmp = 0.0;\012\012\012			for(int i=0; i<(kernel_size*kernel_size); i++)\012			{\012				int k_row = i/kernel_size;\012				int k_col = i - (k_row * kernel_size);\012\012				float data = in_data[filter_index*in_size*in_size+(row*stride+k_row)*in_size+(col*stride+k_col)];\012\012        if(pool_type==1)\012          tmp += data/16;\012        else\012        {\012          if(tmp < data)\012            tmp = data;\012        }\012			}\012			out_data[filter_index*out_size*out_size+row*out_size+col]=tmp;\012		}\012	}\012}\012        \012__kernel void conv1x1(\012	__global float *restrict input_im,\012	__global const float *restrict filter_weight,\012	__global float *restrict output_im,\012	const int input_channels, const int input_size,\012	const int pad, const int stride,\012	const int output_size\012	)\012{\012	int filter_index = get_global_id(0);\012	int i =  get_global_id(1);\012\012	filter_weight += filter_index * input_channels;\012	output_im += filter_index * output_size * output_size;\012\012	//for(int i = 0; i < output_size; i++)\012	{\012		#pragma unroll 4\012        for(int j = 0; j < output_size; j++)\012		{\012			float tmp = 0;\012            \012			for(int k = 0; k < input_channels; k++)\012			{\012				int h = i * stride - pad;\012                int w = j * stride - pad;\012\012				if((h >= 0) && (h < input_size) && (w >= 0) && (w < input_size))\012				{\012                    tmp += input_im[k * input_size * input_size + h * input_size + w] \\\012                            * filter_weight[k];\012				}\012			}\012\012			output_im[i * output_size + j] = tmp;\012\012\012		}\012	}\012}\012"}];