

================================================================
== Vitis HLS Report for 'write_p3'
================================================================
* Date:           Thu Dec 29 02:46:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+------+-----------+
    |      Name     | LUT| Input Size| Bits | Total Bits|
    +---------------+----+-----------+------+-----------+
    |this_pMem_we0  |   9|          2|  1024|       2048|
    +---------------+----+-----------+------+-----------+
    |Total          |   9|          2|  1024|       2048|
    +---------------+----+-----------+------+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+------+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits |  Protocol  | Source Object|    C Type    |
+--------------------+-----+------+------------+--------------+--------------+
|ap_start            |   in|     1|  ap_ctrl_hs|      write_p3|  return value|
|ap_ready            |  out|     1|  ap_ctrl_hs|      write_p3|  return value|
|this_pMem_address0  |  out|     8|   ap_memory|     this_pMem|         array|
|this_pMem_ce0       |  out|     1|   ap_memory|     this_pMem|         array|
|this_pMem_we0       |  out|  1024|   ap_memory|     this_pMem|         array|
|this_pMem_d0        |  out|  8192|   ap_memory|     this_pMem|         array|
|p_read              |   in|  8192|     ap_none|        p_read|        scalar|
|addr                |   in|     8|     ap_none|          addr|        scalar|
+--------------------+-----+------+------------+--------------+--------------+

