
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000336    0.552873 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015406    0.202541    0.760269    1.313141 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.202542    0.000300    1.313441 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004854    0.290373    0.216232    1.529673 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.290373    0.000052    1.529726 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003521    0.166217    0.139671    1.669397 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.166217    0.000035    1.669432 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.669432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000336    0.552873 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652873   clock uncertainty
                                  0.000000    0.652873   clock reconvergence pessimism
                                  0.122196    0.775069   library hold time
                                              0.775069   data required time
---------------------------------------------------------------------------------------------
                                              0.775069   data required time
                                             -1.669432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894364   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000428    0.551125 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019347    0.236072    0.786246    1.337371 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.236072    0.000521    1.337892 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007167    0.302083    0.244165    1.582057 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.302083    0.000156    1.582212 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003779    0.222797    0.187253    1.769465 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.222797    0.000039    1.769504 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.769504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000428    0.551125 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.651125   clock uncertainty
                                  0.000000    0.651125   clock reconvergence pessimism
                                  0.110082    0.761207   library hold time
                                              0.761207   data required time
---------------------------------------------------------------------------------------------
                                              0.761207   data required time
                                             -1.769504   data arrival time
---------------------------------------------------------------------------------------------
                                              1.008297   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000157    0.552694 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025385    0.288977    0.823710    1.376404 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.288977    0.000166    1.376570 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007204    0.313725    0.324894    1.701464 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.313725    0.000158    1.701623 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005152    0.190946    0.160815    1.862438 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.190946    0.000108    1.862545 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.862545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000157    0.552694 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652694   clock uncertainty
                                  0.000000    0.652694   clock reconvergence pessimism
                                  0.117101    0.769794   library hold time
                                              0.769794   data required time
---------------------------------------------------------------------------------------------
                                              0.769794   data required time
                                             -1.862545   data arrival time
---------------------------------------------------------------------------------------------
                                              1.092751   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000345    0.552882 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.035411    0.629047    1.173120    1.726002 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.629047    0.000468    1.726470 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007730    0.262078    0.181897    1.908367 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.262078    0.000192    1.908559 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.908559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000345    0.552882 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652882   clock uncertainty
                                  0.000000    0.652882   clock reconvergence pessimism
                                  0.102445    0.755327   library hold time
                                              0.755327   data required time
---------------------------------------------------------------------------------------------
                                              0.755327   data required time
                                             -1.908559   data arrival time
---------------------------------------------------------------------------------------------
                                              1.153232   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000388    0.551085 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019979    0.241531    0.790049    1.341134 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.241531    0.000377    1.341511 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003186    0.148075    0.397106    1.738617 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.148075    0.000031    1.738648 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003381    0.116205    0.340915    2.079563 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.116205    0.000033    2.079596 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.079596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000388    0.551085 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.651085   clock uncertainty
                                  0.000000    0.651085   clock reconvergence pessimism
                                  0.132115    0.783199   library hold time
                                              0.783199   data required time
---------------------------------------------------------------------------------------------
                                              0.783199   data required time
                                             -2.079596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.296397   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000420    0.552956 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004604    0.168950    0.873787    1.426743 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.168950    0.000045    1.426789 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.009226    0.210756    0.180586    1.607375 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.210756    0.000251    1.607625 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015433    0.423573    0.314459    1.922085 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.423573    0.000138    1.922223 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003990    0.173582    0.120274    2.042497 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.173582    0.000044    2.042541 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004206    0.110967    0.275773    2.318314 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.110967    0.000048    2.318362 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.318362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000172    0.550869 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650869   clock uncertainty
                                  0.000000    0.650869   clock reconvergence pessimism
                                  0.133199    0.784069   library hold time
                                              0.784069   data required time
---------------------------------------------------------------------------------------------
                                              0.784069   data required time
                                             -2.318362   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534293   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563461    0.005116    4.732444 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.081348    0.367416    0.511559    5.244003 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.367425    0.002270    5.246274 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.246274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000446    0.552983 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652983   clock uncertainty
                                  0.000000    0.652983   clock reconvergence pessimism
                                  0.364986    1.017969   library removal time
                                              1.017969   data required time
---------------------------------------------------------------------------------------------
                                              1.017969   data required time
                                             -5.246274   data arrival time
---------------------------------------------------------------------------------------------
                                              4.228304   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412078    0.004304    5.268807 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.268807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000345    0.552882 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652882   clock uncertainty
                                  0.000000    0.652882   clock reconvergence pessimism
                                  0.368641    1.021523   library removal time
                                              1.021523   data required time
---------------------------------------------------------------------------------------------
                                              1.021523   data required time
                                             -5.268807   data arrival time
---------------------------------------------------------------------------------------------
                                              4.247284   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412105    0.004779    5.269282 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000157    0.552694 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652694   clock uncertainty
                                  0.000000    0.652694   clock reconvergence pessimism
                                  0.368643    1.021337   library removal time
                                              1.021337   data required time
---------------------------------------------------------------------------------------------
                                              1.021337   data required time
                                             -5.269282   data arrival time
---------------------------------------------------------------------------------------------
                                              4.247946   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412130    0.005212    5.269715 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000420    0.552956 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652956   clock uncertainty
                                  0.000000    0.652956   clock reconvergence pessimism
                                  0.368645    1.021602   library removal time
                                              1.021602   data required time
---------------------------------------------------------------------------------------------
                                              1.021602   data required time
                                             -5.269715   data arrival time
---------------------------------------------------------------------------------------------
                                              4.248113   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412132    0.005242    5.269745 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269745   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000444    0.552981 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652981   clock uncertainty
                                  0.000000    0.652981   clock reconvergence pessimism
                                  0.368646    1.021626   library removal time
                                              1.021626   data required time
---------------------------------------------------------------------------------------------
                                              1.021626   data required time
                                             -5.269745   data arrival time
---------------------------------------------------------------------------------------------
                                              4.248119   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563405    0.004030    4.731358 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093326    0.411929    0.533146    5.264503 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.412126    0.005140    5.269643 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.269643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000761    0.319123 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029467    0.097353    0.233414    0.552537 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097353    0.000336    0.552873 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652873   clock uncertainty
                                  0.000000    0.652873   clock reconvergence pessimism
                                  0.368645    1.021518   library removal time
                                              1.021518   data required time
---------------------------------------------------------------------------------------------
                                              1.021518   data required time
                                             -5.269643   data arrival time
---------------------------------------------------------------------------------------------
                                              4.248125   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392588    0.003448    5.877668 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000388    0.551085 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.651085   clock uncertainty
                                  0.000000    0.651085   clock reconvergence pessimism
                                  0.366685    1.017770   library removal time
                                              1.017770   data required time
---------------------------------------------------------------------------------------------
                                              1.017770   data required time
                                             -5.877668   data arrival time
---------------------------------------------------------------------------------------------
                                              4.859898   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392591    0.003550    5.877769 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000428    0.551125 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.651125   clock uncertainty
                                  0.000000    0.651125   clock reconvergence pessimism
                                  0.366685    1.017811   library removal time
                                              1.017811   data required time
---------------------------------------------------------------------------------------------
                                              1.017811   data required time
                                             -5.877769   data arrival time
---------------------------------------------------------------------------------------------
                                              4.859959   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004281    0.118208    0.042500    4.042500 ^ rst_n (in)
                                                         rst_n (net)
                      0.118208    0.000000    4.042500 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006329    0.154241    0.223400    4.265899 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.154241    0.000131    4.266031 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.066034    0.563312    0.461297    4.727328 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.563312    0.000317    4.727645 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.041521    0.715583    0.600495    5.328140 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.715594    0.001557    5.329697 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087671    0.392529    0.544522    5.874219 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.392591    0.003523    5.877743 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.877743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026801    0.142790    0.067006    0.067006 ^ clk (in)
                                                         clk (net)
                      0.142791    0.000000    0.067006 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047603    0.112977    0.251355    0.318362 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112978    0.000698    0.319060 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026938    0.094997    0.231637    0.550697 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094997    0.000172    0.550869 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650869   clock uncertainty
                                  0.000000    0.650869   clock reconvergence pessimism
                                  0.366685    1.017554   library removal time
                                              1.017554   data required time
---------------------------------------------------------------------------------------------
                                              1.017554   data required time
                                             -5.877743   data arrival time
---------------------------------------------------------------------------------------------
                                              4.860188   slack (MET)



