Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jun  9 15:46:31 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   292 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           43 |
|      8 |           14 |
|     10 |            4 |
|     14 |            2 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             158 |           26 |
| Yes          | No                    | No                     |              78 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             334 |           85 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                    Enable Signal                                    |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[31]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[4]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[6]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[7]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[21]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG                      |                                                                                     |                                                                                  |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[2]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           |                                                                                     |                                                                                  |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[29]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[28]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[22]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[23]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[25]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[26]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[5]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[27]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[13]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[7]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[11]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[12]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[20]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[19]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[1]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[4]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[5]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[3]_i_1_n_0     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[6]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[24]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[10]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[9]_i_1_n_0     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[3]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[8]_i_1_n_0     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[30]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[14]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[15]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[18]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[0]_i_1__0_n_0  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[16]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[0]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  SPI_SCLK_I_IBUF_BUFG                                           | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/nxt_data[17]_i_1_n_0    | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG                      |                                                                                     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[1]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/p_0_in[2]                                                  | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              2 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          |                                                                                     | FPGA1_inst/QLINK1/DECODE/subcnt[3]_i_1__0_n_0                                    |                2 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[2]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                3 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/nxt_bitcnt[3]_i_2__0_n_0                                   | FPGA1_inst/QLINK1/DECODE/nxt_bitcnt[3]_i_1__0_n_0                                |                2 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[0]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[1]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                3 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[3]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                2 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[4]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[5]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[6]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                2 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/E[7]                                                       | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                3 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/adr_reg[7]_0[0]                                            | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/adr_reg[7]_0[1]                                            | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/ENCODE/sel                                                        | FPGA1_inst/QLINK1/ENCODE/subcnt[3]_i_1_n_0                                       |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/ENCODE/nxt_bitcnt                                                 | FPGA1_inst/QLINK1/ENCODE/nxt_bitcnt[3]_i_1_n_0                                   |                1 |              8 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/ENCODE/nxt_char_cnt_reg[0][0]                                     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                1 |             10 |
|  SPI_SCLK_I_IBUF_BUFG                                           |                                                                                     | FPGA2_inst/SpiRx/spi_rx_pure_vhdl_gen.spi_rx_pure_vhdl_inst/bitcnt[4]_i_1_n_0    |                2 |             10 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          |                                                                                     |                                                                                  |                3 |             10 |
|  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG                      |                                                                                     | FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0 |                2 |             10 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/enc_wr                                                            | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                2 |             14 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/ENCODE/E[0]                                                       |                                                                                  |                3 |             14 |
|  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/O_buff_clkpixel | FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp                                       | FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]                             |                3 |             24 |
|  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/O_buff_clkpixel |                                                                                     | FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp                                    |                3 |             24 |
|  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/O_buff_clkpixel |                                                                                     | FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/p_1_in[0]                               |                4 |             32 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state_reg[0][0]                              | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                8 |             38 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          | FPGA1_inst/QLINK1/nxt_timestamp                                                     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |                9 |             64 |
|  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG                      | FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0 |                                                                                  |                7 |             64 |
|  FPGA1_inst/clocking_1_inst/clk_A_BUFG                          |                                                                                     | FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/RESET_I                           |               12 |             72 |
|  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/O_buff_clkpixel |                                                                                     |                                                                                  |               16 |            146 |
+-----------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


