{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745586097579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745586097579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 20:01:37 2025 " "Processing started: Fri Apr 25 20:01:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745586097579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745586097579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_control -c IP_LCD_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_control -c IP_LCD_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745586097579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745586097726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745586097726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP_LCD_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP_LCD_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_control " "Found entity 1: IP_LCD_control" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745586104837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745586104837 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_control IP_LCD_control.sv(23) " "Verilog HDL Parameter Declaration warning at IP_LCD_control.sv(23): Parameter Declaration in module \"IP_LCD_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1745586104837 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_control IP_LCD_control.sv(37) " "Verilog HDL Parameter Declaration warning at IP_LCD_control.sv(37): Parameter Declaration in module \"IP_LCD_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1745586104837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_control " "Elaborating entity \"IP_LCD_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745586104868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(202) " "Verilog HDL assignment warning at IP_LCD_control.sv(202): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104870 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(209) " "Verilog HDL assignment warning at IP_LCD_control.sv(209): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(216) " "Verilog HDL assignment warning at IP_LCD_control.sv(216): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(223) " "Verilog HDL assignment warning at IP_LCD_control.sv(223): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(230) " "Verilog HDL assignment warning at IP_LCD_control.sv(230): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(237) " "Verilog HDL assignment warning at IP_LCD_control.sv(237): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IP_LCD_control.sv(244) " "Verilog HDL assignment warning at IP_LCD_control.sv(244): truncated value with size 32 to match size of target (4)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745586104871 "|IP_LCD_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_LCD_ON IP_LCD_control.sv(150) " "Verilog HDL Always Construct warning at IP_LCD_control.sv(150): inferring latch(es) for variable \"o_LCD_ON\", which holds its previous value in one or more paths through the always construct" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745586104872 "|IP_LCD_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_LCD_ON IP_LCD_control.sv(150) " "Inferred latch for \"o_LCD_ON\" at IP_LCD_control.sv(150)" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745586104874 "|IP_LCD_control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LCD_RW GND " "Pin \"o_LCD_RW\" is stuck at GND" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745586105389 "|IP_LCD_control|o_LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LCD_ON VCC " "Pin \"o_LCD_ON\" is stuck at VCC" {  } { { "IP_LCD_control.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/VD_312/Viterbi_decoding/VD_flowOpenLane/04_synth/IP_LCD/03_synth/IP_LCD_control.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745586105389 "|IP_LCD_control|o_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745586105389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745586105472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745586106024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745586106108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745586106108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745586106167 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745586106167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745586106167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745586106167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745586106174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 20:01:46 2025 " "Processing ended: Fri Apr 25 20:01:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745586106174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745586106174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745586106174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745586106174 ""}
