Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" into library work
Parsing module <rom_3>.
Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_4.v" into library work
Parsing module <mux_2_4>.
Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_2.v" into library work
Parsing module <board_2>.
Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <board_2>.

Elaborating module <rom_3>.
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 29: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 32: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 35: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 38: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 41: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 44: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 47: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 50: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 56: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 59: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 62: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 65: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 68: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 71: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 74: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 77: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 80: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 83: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 89: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 92: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 95: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 98: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 101: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 104: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 107: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 110: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 113: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 116: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 119: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 122: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 125: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 128: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 131: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 134: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 137: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 140: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 143: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 146: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 149: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 152: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 155: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 158: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 161: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 164: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 167: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 170: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 173: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 176: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 179: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 182: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 185: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 188: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 191: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 194: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 197: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 200: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 203: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_3.v" Line 206: case condition never applies
WARNING:HDLCompiler:1127 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 99: Assignment to M_myRom_out ignored, since the identifier is never used

Elaborating module <mux_2_4>.
WARNING:HDLCompiler:413 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 148: Result of 50-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 117: Assignment to rst ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 97. All outputs of instance <myRom> of block <rom_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_level_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_level_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 97: Output port <out> of the instance <myRom> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 117
    Found 1-bit tristate buffer for signal <avr_rx> created at line 117
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <board_2>.
    Related source file is "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/board_2.v".
    Summary:
	no macro.
Unit <board_2> synthesized.

Synthesizing Unit <mux_2_4>.
    Related source file is "C:/Users/Asus/Documents/GitHub/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_4.v".
    Summary:
	no macro.
Unit <mux_2_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      GND                         : 1
#      INV                         : 8
#      VCC                         : 1
# IO Buffers                       : 83
#      IBUF                        : 17
#      OBUF                        : 60
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                    8  out of   5720     0%  
    Number used as Logic:                 8  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      8
   Number with an unused Flip Flop:       8  out of      8   100%  
   Number with an unused LUT:             0  out of      8     0%  
   Number of fully used LUT-FF pairs:     0  out of      8     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                  83  out of    102    81%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 5.857ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               5.857ns (Levels of Logic = 4)
  Source:            io_dip<8> (PAD)
  Destination:       p8 (PAD)

  Data Path: io_dip<8> to p8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  io_dip_8_IBUF (io_dip_8_IBUF)
     begin scope: 'myBoard:b<8>'
     INV:I->O              1   0.255   0.681  p81_INV_0 (p8)
     end scope: 'myBoard:p8'
     OBUF:I->O                 2.912          p8_OBUF (p8)
    ----------------------------------------
    Total                      5.857ns (4.495ns logic, 1.362ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.00 secs
 
--> 

Total memory usage is 262364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    2 (   0 filtered)

