

================================================================
== Vivado HLS Report for 'aesl_mux_load_12i32P'
================================================================
* Date:           Mon May  5 16:52:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Assignment_5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.038 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       56|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|       56|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_UnifiedRetVal_phi_fu_141_p24  |  56|         13|   32|        416|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  56|         13|   32|        416|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | aesl_mux_load_12i32P | return value |
|ap_return  | out |   32| ap_ctrl_hs | aesl_mux_load_12i32P | return value |
|empty_2    |  in |   32|   ap_none  |        empty_2       |    pointer   |
|empty_3    |  in |   32|   ap_none  |        empty_3       |    pointer   |
|empty_4    |  in |   32|   ap_none  |        empty_4       |    pointer   |
|empty_5    |  in |   32|   ap_none  |        empty_5       |    pointer   |
|empty_6    |  in |   32|   ap_none  |        empty_6       |    pointer   |
|empty_7    |  in |   32|   ap_none  |        empty_7       |    pointer   |
|empty_8    |  in |   32|   ap_none  |        empty_8       |    pointer   |
|empty_9    |  in |   32|   ap_none  |        empty_9       |    pointer   |
|empty_10   |  in |   32|   ap_none  |       empty_10       |    pointer   |
|empty_11   |  in |   32|   ap_none  |       empty_11       |    pointer   |
|empty_12   |  in |   32|   ap_none  |       empty_12       |    pointer   |
|empty_13   |  in |   32|   ap_none  |       empty_13       |    pointer   |
|empty      |  in |    4|   ap_none  |         empty        |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.03>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_13, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_12, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_11, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_10, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_9, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_8, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_7, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_6, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_5, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_4, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_3, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_2, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %empty)"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "switch i4 %tmp, label %case11 [
    i4 0, label %case0
    i4 1, label %case1
    i4 2, label %case2
    i4 3, label %case3
    i4 4, label %case4
    i4 5, label %case5
    i4 6, label %case6
    i4 7, label %case7
    i4 -8, label %case8
    i4 -7, label %case9
    i4 -6, label %case10
  ]" [aesl_mux_load.12i32P.i4:25]   --->   Operation 15 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_12)" [aesl_mux_load.12i32P.i4:21]   --->   Operation 16 'read' 'tmp_12' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 17 'br' <Predicate = (tmp == 10)> <Delay = 1.03>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_11)" [aesl_mux_load.12i32P.i4:19]   --->   Operation 18 'read' 'tmp_11' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 19 'br' <Predicate = (tmp == 9)> <Delay = 1.03>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_10)" [aesl_mux_load.12i32P.i4:17]   --->   Operation 20 'read' 'tmp_10' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 21 'br' <Predicate = (tmp == 8)> <Delay = 1.03>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_9)" [aesl_mux_load.12i32P.i4:15]   --->   Operation 22 'read' 'tmp_9' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 23 'br' <Predicate = (tmp == 7)> <Delay = 1.03>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_8)" [aesl_mux_load.12i32P.i4:13]   --->   Operation 24 'read' 'tmp_8' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 25 'br' <Predicate = (tmp == 6)> <Delay = 1.03>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_7)" [aesl_mux_load.12i32P.i4:11]   --->   Operation 26 'read' 'tmp_7' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 27 'br' <Predicate = (tmp == 5)> <Delay = 1.03>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_6)" [aesl_mux_load.12i32P.i4:9]   --->   Operation 28 'read' 'tmp_6' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 29 'br' <Predicate = (tmp == 4)> <Delay = 1.03>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_5)" [aesl_mux_load.12i32P.i4:7]   --->   Operation 30 'read' 'tmp_5' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 31 'br' <Predicate = (tmp == 3)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_4)" [aesl_mux_load.12i32P.i4:5]   --->   Operation 32 'read' 'tmp_4' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 33 'br' <Predicate = (tmp == 2)> <Delay = 1.03>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_3)" [aesl_mux_load.12i32P.i4:3]   --->   Operation 34 'read' 'tmp_3' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 35 'br' <Predicate = (tmp == 1)> <Delay = 1.03>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_2)" [aesl_mux_load.12i32P.i4:1]   --->   Operation 36 'read' 'tmp_2' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 37 'br' <Predicate = (tmp == 0)> <Delay = 1.03>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_13)" [aesl_mux_load.12i32P.i4:23]   --->   Operation 38 'read' 'tmp_1' <Predicate = (tmp == 15) | (tmp == 14) | (tmp == 13) | (tmp == 12) | (tmp == 11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 39 'br' <Predicate = (tmp == 15) | (tmp == 14) | (tmp == 13) | (tmp == 12) | (tmp == 11)> <Delay = 1.03>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i32 [ %tmp_2, %case0 ], [ %tmp_3, %case1 ], [ %tmp_4, %case2 ], [ %tmp_5, %case3 ], [ %tmp_6, %case4 ], [ %tmp_7, %case5 ], [ %tmp_8, %case6 ], [ %tmp_9, %case7 ], [ %tmp_10, %case8 ], [ %tmp_11, %case9 ], [ %tmp_12, %case10 ], [ %tmp_1, %case11 ]" [aesl_mux_load.12i32P.i4:1]   --->   Operation 40 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "ret i32 %UnifiedRetVal" [aesl_mux_load.12i32P.i4:24]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
tmp               (read         ) [ 01]
switch_ln25       (switch       ) [ 00]
tmp_12            (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_11            (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_10            (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_9             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_8             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_7             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_6             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_5             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_4             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_3             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_2             (read         ) [ 00]
br_ln24           (br           ) [ 00]
tmp_1             (read         ) [ 00]
br_ln24           (br           ) [ 00]
UnifiedRetVal     (phi          ) [ 00]
ret_ln24          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="empty_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="empty">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.bram.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_12_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_11_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_10_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_9_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_8_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_7_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_6_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_5_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_4_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_3_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="UnifiedRetVal_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="UnifiedRetVal_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="32" slack="0"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="32" slack="0"/>
<pin id="149" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="8" bw="32" slack="0"/>
<pin id="151" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="10" bw="32" slack="0"/>
<pin id="153" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="12" bw="32" slack="0"/>
<pin id="155" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="14" bw="32" slack="0"/>
<pin id="157" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="16" bw="32" slack="0"/>
<pin id="159" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="18" bw="32" slack="0"/>
<pin id="161" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="20" bw="32" slack="0"/>
<pin id="163" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="22" bw="32" slack="0"/>
<pin id="165" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="24" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="167"><net_src comp="126" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="168"><net_src comp="120" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="169"><net_src comp="114" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="141" pin=6"/></net>

<net id="171"><net_src comp="102" pin="2"/><net_sink comp="141" pin=8"/></net>

<net id="172"><net_src comp="96" pin="2"/><net_sink comp="141" pin=10"/></net>

<net id="173"><net_src comp="90" pin="2"/><net_sink comp="141" pin=12"/></net>

<net id="174"><net_src comp="84" pin="2"/><net_sink comp="141" pin=14"/></net>

<net id="175"><net_src comp="78" pin="2"/><net_sink comp="141" pin=16"/></net>

<net id="176"><net_src comp="72" pin="2"/><net_sink comp="141" pin=18"/></net>

<net id="177"><net_src comp="66" pin="2"/><net_sink comp="141" pin=20"/></net>

<net id="178"><net_src comp="132" pin="2"/><net_sink comp="141" pin=22"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: empty_2 | {}
	Port: empty_3 | {}
	Port: empty_4 | {}
	Port: empty_5 | {}
	Port: empty_6 | {}
	Port: empty_7 | {}
	Port: empty_8 | {}
	Port: empty_9 | {}
	Port: empty_10 | {}
	Port: empty_11 | {}
	Port: empty_12 | {}
	Port: empty_13 | {}
 - Input state : 
	Port: aesl_mux_load_12i32P : empty_2 | {1 }
	Port: aesl_mux_load_12i32P : empty_3 | {1 }
	Port: aesl_mux_load_12i32P : empty_4 | {1 }
	Port: aesl_mux_load_12i32P : empty_5 | {1 }
	Port: aesl_mux_load_12i32P : empty_6 | {1 }
	Port: aesl_mux_load_12i32P : empty_7 | {1 }
	Port: aesl_mux_load_12i32P : empty_8 | {1 }
	Port: aesl_mux_load_12i32P : empty_9 | {1 }
	Port: aesl_mux_load_12i32P : empty_10 | {1 }
	Port: aesl_mux_load_12i32P : empty_11 | {1 }
	Port: aesl_mux_load_12i32P : empty_12 | {1 }
	Port: aesl_mux_load_12i32P : empty_13 | {1 }
	Port: aesl_mux_load_12i32P : empty | {1 }
  - Chain level:
	State 1
		UnifiedRetVal : 1
		ret_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|
| Operation|  Functional Unit  |
|----------|-------------------|
|          |   tmp_read_fu_60  |
|          | tmp_12_read_fu_66 |
|          | tmp_11_read_fu_72 |
|          | tmp_10_read_fu_78 |
|          |  tmp_9_read_fu_84 |
|          |  tmp_8_read_fu_90 |
|   read   |  tmp_7_read_fu_96 |
|          | tmp_6_read_fu_102 |
|          | tmp_5_read_fu_108 |
|          | tmp_4_read_fu_114 |
|          | tmp_3_read_fu_120 |
|          | tmp_2_read_fu_126 |
|          | tmp_1_read_fu_132 |
|----------|-------------------|
|   Total  |                   |
|----------|-------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_138|   32   |
+---------------------+--------+
|        Total        |   32   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   32   |
+-----------+--------+
|   Total   |   32   |
+-----------+--------+
