EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 11
Title "Preamp"
Date "2020-02-25"
Rev "A00"
Comp ""
Comment1 "creativecommons.org/licenses/by/4.0/"
Comment2 "License: CC BY 4.0"
Comment3 "github.com/SlurpyTurts/preamp"
Comment4 "Author: Jordon Gerber"
$EndDescr
$Sheet
S 3750 1650 1200 2450
U 5E2D8DA2
F0 "input selector" 50
F1 "input_selector.sch" 50
F2 "A_IN_L" U R 4950 2600 50 
F3 "A_IN_R" U R 4950 2700 50 
F4 "A_OUT_L" U R 4950 1900 50 
F5 "A_OUT_R" U R 4950 2000 50 
F6 "A_OUT_1_R" U L 3750 3700 50 
F7 "A_OUT_1_L" U L 3750 3600 50 
F8 "A_OUT_2_R" U L 3750 3950 50 
F9 "A_OUT_2_L" U L 3750 3850 50 
F10 "A_IN_1_L" U L 3750 1750 50 
F11 "A_IN_1_R" U L 3750 1850 50 
F12 "A_IN_2_L" U L 3750 2000 50 
F13 "A_IN_2_R" U L 3750 2100 50 
F14 "A_IN_3_L" U L 3750 2250 50 
F15 "A_IN_3_R" U L 3750 2350 50 
F16 "A_IN_4_L" U L 3750 2500 50 
F17 "A_IN_4_R" U L 3750 2600 50 
F18 "A_IN_5_L" U L 3750 2750 50 
F19 "A_IN_5_R" U L 3750 2850 50 
F20 "IO_SDA" I R 4950 3600 50 
F21 "IO_SCL" I R 4950 3500 50 
F22 "A_IN_7_L" U L 3750 3250 50 
F23 "A_IN_7_R" U L 3750 3350 50 
F24 "A_IN_6_L" U L 3750 3000 50 
F25 "A_IN_6_R" U L 3750 3100 50 
F26 "A_IN_8_L" U R 4950 3150 50 
F27 "A_IN_8_R" U R 4950 3050 50 
F28 "A_OUT_3_L" U R 4950 3850 50 
F29 "A_OUT_3_R" U R 4950 3950 50 
$EndSheet
$Sheet
S 5400 1800 750  1000
U 6009D432
F0 "Volume Control" 50
F1 "volume_ctrl.sch" 50
F2 "OUT_1_L" U L 5400 2600 50 
F3 "OUT_1_R" U L 5400 2700 50 
F4 "OUT_2_L" U R 6150 1900 50 
F5 "OUT_2_R" U R 6150 2000 50 
F6 "IN_R" U L 5400 2000 50 
F7 "IN_L" U L 5400 1900 50 
F8 "DAC_SCL" I R 6150 2300 50 
F9 "DAC_SDA" I R 6150 2400 50 
$EndSheet
$Sheet
S 6700 1700 900  500 
U 5E4A803E
F0 "headphone amp" 50
F1 "headphone_amp.sch" 50
F2 "IN_L" U L 6700 1900 50 
F3 "IN_R" U L 6700 2000 50 
$EndSheet
$Comp
L Connector:Conn_WallPlug P?
U 1 1 5E300B43
P 5450 4750
AR Path="/5E26F6FE/5E300B43" Ref="P?"  Part="1" 
AR Path="/5E300B43" Ref="P1"  Part="1" 
F 0 "P1" H 5467 4983 50  0000 C CNN
F 1 "Conn_WallPlug" H 5467 4984 50  0001 C CNN
F 2 "" H 5850 4750 50  0001 C CNN
F 3 "~" H 5850 4750 50  0001 C CNN
	1    5450 4750
	1    0    0    -1  
$EndComp
$Comp
L Switch:SW_SPST SW?
U 1 1 5E2E8D21
P 6050 4650
AR Path="/5E26F6FE/5E2E8D21" Ref="SW?"  Part="1" 
AR Path="/5E2E8D21" Ref="SW1"  Part="1" 
F 0 "SW1" H 6050 4793 50  0000 C CNN
F 1 "SW_SPST" H 6050 4794 50  0001 C CNN
F 2 "" H 6050 4650 50  0001 C CNN
F 3 "~" H 6050 4650 50  0001 C CNN
	1    6050 4650
	1    0    0    -1  
$EndComp
Wire Wire Line
	2600 2500 3750 2500
Wire Wire Line
	2600 2600 3750 2600
Wire Wire Line
	2600 2250 3750 2250
Wire Wire Line
	2600 2350 3750 2350
Wire Wire Line
	2600 2000 3750 2000
Wire Wire Line
	2600 2100 3750 2100
Wire Wire Line
	2600 1750 3750 1750
Wire Wire Line
	2600 1850 3750 1850
$Sheet
S 1500 4850 1250 550 
U 5E1A0CE1
F0 "Balanced daughter IO pcb" 50
F1 "IO_BALANCED_DAUGHTER.sch" 50
F2 "OUT_R" U R 2750 5300 50 
F3 "OUT_L" U R 2750 5200 50 
F4 "IN_L" U R 2750 4950 50 
F5 "IN_R" U R 2750 5050 50 
$EndSheet
Wire Wire Line
	3300 3850 3750 3850
Wire Wire Line
	3400 3950 3750 3950
Wire Wire Line
	4950 1900 5400 1900
Wire Wire Line
	4950 2000 5400 2000
Wire Wire Line
	4950 2600 5400 2600
Wire Wire Line
	4950 2700 5400 2700
Wire Wire Line
	6150 1900 6700 1900
Wire Wire Line
	6150 2000 6700 2000
Wire Wire Line
	2600 2750 2900 2750
Wire Wire Line
	2600 2850 3000 2850
Wire Wire Line
	2900 2750 2900 4950
Wire Wire Line
	3000 2850 3000 5050
Wire Wire Line
	2600 3850 3300 3850
Wire Wire Line
	2600 3950 3400 3950
Wire Wire Line
	2750 4950 2900 4950
Wire Wire Line
	2750 5050 3000 5050
Wire Wire Line
	2750 5200 3300 5200
Wire Wire Line
	2750 5300 3400 5300
Connection ~ 2900 2750
Connection ~ 3000 2850
Wire Wire Line
	2900 2750 3750 2750
Wire Wire Line
	3000 2850 3750 2850
Wire Wire Line
	2600 3700 3750 3700
Wire Wire Line
	2600 3600 3750 3600
Connection ~ 3300 3850
Connection ~ 3400 3950
Wire Wire Line
	3300 3850 3300 5200
Wire Wire Line
	3400 3950 3400 5300
$Sheet
S 1600 1650 1000 2450
U 5E607732
F0 "IO" 50
F1 "IO.sch" 50
F2 "A_IN_1_L" U R 2600 1750 50 
F3 "A_IN_1_R" U R 2600 1850 50 
F4 "A_IN_2_L" U R 2600 2000 50 
F5 "A_IN_2_R" U R 2600 2100 50 
F6 "A_IN_3_L" U R 2600 2250 50 
F7 "A_IN_3_R" U R 2600 2350 50 
F8 "A_IN_4_L" U R 2600 2500 50 
F9 "A_IN_4_R" U R 2600 2600 50 
F10 "A_OUT_1_L" U R 2600 3600 50 
F11 "A_OUT_1_R" U R 2600 3700 50 
F12 "A_IN_5_L" U R 2600 2750 50 
F13 "A_IN_5_R" U R 2600 2850 50 
F14 "A_OUT_2_R" U R 2600 3950 50 
F15 "A_OUT_2_L" U R 2600 3850 50 
F16 "A_OUT_3_R" U L 1600 3450 50 
F17 "A_OUT_3_L" U L 1600 3350 50 
F18 "A_IN_6_L" U L 1600 2150 50 
F19 "A_IN_6_R" U L 1600 2250 50 
F20 "A_IN_8_L" U L 1600 2650 50 
F21 "A_IN_7_L" U L 1600 2400 50 
F22 "A_IN_7_R" U L 1600 2500 50 
F23 "A_IN_8_R" U L 1600 2750 50 
$EndSheet
$Comp
L Device:C C?
U 1 1 5FC87E72
P 6050 4250
AR Path="/5E26F6FE/5FC87E72" Ref="C?"  Part="1" 
AR Path="/5E27B612/5FC87E72" Ref="C?"  Part="1" 
AR Path="/5FC87E72" Ref="C1"  Part="1" 
F 0 "C1" V 5798 4250 50  0000 C CNN
F 1 "0.1uF" V 5889 4250 50  0000 C CNN
F 2 "" H 6088 4100 50  0001 C CNN
F 3 "~" H 6050 4250 50  0001 C CNN
	1    6050 4250
	0    1    1    0   
$EndComp
Wire Wire Line
	5650 4650 5750 4650
Wire Wire Line
	5900 4250 5750 4250
Wire Wire Line
	5750 4250 5750 4650
Connection ~ 5750 4650
Wire Wire Line
	5750 4650 5850 4650
Wire Wire Line
	6200 4250 6350 4250
Wire Wire Line
	6350 4250 6350 4650
Wire Wire Line
	6350 4650 6250 4650
Wire Wire Line
	6350 4650 6550 4650
Connection ~ 6350 4650
Wire Wire Line
	5650 4850 6550 4850
Entry Wire Line
	5100 3600 5200 3500
Entry Wire Line
	5100 3500 5200 3400
Entry Wire Line
	6300 2300 6400 2400
Entry Wire Line
	6300 2400 6400 2500
Entry Wire Line
	8250 3300 8150 3200
Entry Wire Line
	8250 3200 8150 3100
Text Label 8400 3200 2    50   ~ 0
SCL
Text Label 8400 3300 2    50   ~ 0
SDA
Wire Wire Line
	6150 2300 6300 2300
Wire Wire Line
	6150 2400 6300 2400
Wire Wire Line
	4950 3500 5100 3500
Wire Wire Line
	4950 3600 5100 3600
Wire Wire Line
	8250 3200 8400 3200
Wire Wire Line
	8250 3300 8400 3300
Wire Bus Line
	8150 2800 9400 2800
Text Label 6150 2300 0    50   ~ 0
SCL
Text Label 6150 2400 0    50   ~ 0
SDA
Text Label 4950 3500 0    50   ~ 0
SCL
Text Label 4950 3600 0    50   ~ 0
SDA
Connection ~ 6400 3200
Wire Bus Line
	5200 3200 6400 3200
$Sheet
S 8400 3050 800  1200
U 619FA14B
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "LED_DT" O R 9200 3800 50 
F3 "SW_INT" I R 9200 3500 50 
F4 "ENC_INT" I R 9200 3600 50 
F5 "~FP_RST" O R 9200 3700 50 
F6 "GP0" O L 8400 3450 50 
F7 "GP1" O L 8400 3550 50 
F8 "GP2" O L 8400 3650 50 
F9 "GP3" O L 8400 3750 50 
F10 "GP4" O L 8400 3850 50 
F11 "M_SCL" O L 8400 3200 50 
F12 "M_SDA" B L 8400 3300 50 
F13 "STBY_RST" O L 8400 4100 50 
F14 "STBY_SET" O L 8400 4000 50 
$EndSheet
Text Label 9650 3250 2    50   ~ 0
SDA
Text Label 9650 3150 2    50   ~ 0
SCL
Wire Wire Line
	9500 3250 9650 3250
Wire Wire Line
	9500 3150 9650 3150
Entry Wire Line
	9500 3150 9400 3050
Entry Wire Line
	9500 3250 9400 3150
$Sheet
S 9650 3050 750  900 
U 5E5ECAAE
F0 "front panel" 50
F1 "front_panel.sch" 50
F2 "~FP_RST" I L 9650 3700 50 
F3 "FP_SCL" I L 9650 3150 50 
F4 "FP_LED_DT" I L 9650 3800 50 
F5 "FP_INT_SW" O L 9650 3500 50 
F6 "FP_INT_ENC" O L 9650 3600 50 
F7 "FP_SDA" B L 9650 3250 50 
$EndSheet
Wire Wire Line
	9200 3800 9650 3800
Wire Wire Line
	9200 3700 9650 3700
Wire Wire Line
	9200 3600 9650 3600
Wire Wire Line
	9200 3500 9650 3500
$Sheet
S 6550 4500 950  500 
U 5E27B612
F0 "DC_PWR SUPPLY" 50
F1 "DC_PWR_SUPPLY.sch" 50
F2 "AC_HOT" U L 6550 4650 50 
F3 "AC_N" U L 6550 4850 50 
F4 "STBY_SET" O R 7500 4650 50 
F5 "STBY_RST" B R 7500 4750 50 
$EndSheet
Wire Bus Line
	6400 3200 8150 3200
Wire Wire Line
	8400 4000 7900 4000
Wire Wire Line
	7900 4000 7900 4650
Wire Wire Line
	7500 4650 7900 4650
Wire Wire Line
	8000 4750 8000 4100
Wire Wire Line
	8000 4100 8400 4100
Wire Wire Line
	7500 4750 8000 4750
Wire Bus Line
	8150 2800 8150 3200
Wire Bus Line
	6400 2400 6400 3200
Wire Bus Line
	5200 3200 5200 3500
Wire Bus Line
	9400 2800 9400 3150
$EndSCHEMATC
