/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(celloutsig_0_15z[1] | celloutsig_0_14z[0]);
  assign celloutsig_0_36z = celloutsig_0_19z[8:6] / { 1'h1, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_1_11z = { in_data[133], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_15z = in_data[67:65] / { 1'h1, celloutsig_0_8z[10:9] };
  assign celloutsig_0_4z = celloutsig_0_2z == { celloutsig_0_0z[14:8], celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[35:26], celloutsig_0_4z } >= { celloutsig_0_0z[14:11], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_3z = ! in_data[81:70];
  assign celloutsig_1_3z = in_data[160:156] < { in_data[172], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[161:152], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[25:6] % { 1'h1, in_data[72:54] };
  assign celloutsig_1_1z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_0_7z = celloutsig_0_0z[11:1] != { celloutsig_0_0z[18], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_9z = & in_data[129:124];
  assign celloutsig_0_30z = & celloutsig_0_9z[10:1];
  assign celloutsig_1_2z = | { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = | in_data[107:102];
  assign celloutsig_0_5z = | { celloutsig_0_0z[19:15], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = ^ in_data[44:40];
  assign celloutsig_0_8z = { in_data[86:74], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } << { in_data[75:64], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[15:13], celloutsig_0_7z } << in_data[83:80];
  assign celloutsig_0_14z = in_data[85:83] << celloutsig_0_10z[3:1];
  assign celloutsig_0_9z = { in_data[81:70], celloutsig_0_7z } <<< celloutsig_0_8z[16:4];
  assign celloutsig_1_14z = { celloutsig_1_1z[2:0], celloutsig_1_4z, celloutsig_1_11z } - in_data[185:176];
  assign celloutsig_0_19z = { in_data[24:15], celloutsig_0_7z, celloutsig_0_13z } - { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[110:107] ^ in_data[168:165];
  assign celloutsig_1_18z = celloutsig_1_14z[4:1] ^ in_data[172:169];
  assign celloutsig_0_10z = { celloutsig_0_0z[18:15], celloutsig_0_1z } ^ { celloutsig_0_2z[3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_35z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_9z[11:9], celloutsig_0_30z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[11:4];
  assign { out_data[131:128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_35z, celloutsig_0_36z };
endmodule
