<stg><name>kalman_filter_Pipeline_VITIS_LOOP_52_3</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc73:0 %i = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc73:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc73:2 %icmp_ln52 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc73:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc73:4 %add_ln52 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc73:5 %br_ln52 = br i1 %icmp_ln52, void %for.inc73.split, void %for.body85.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc73.split:0 %i_1_cast175 = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_1_cast175"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.inc73.split:2 %trunc_ln53 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="12">
<![CDATA[
for.inc73.split:3 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %trunc_ln53, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="18">
<![CDATA[
for.inc73.split:4 %zext_ln53 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:5 %in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="in_local_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="18">
<![CDATA[
for.inc73.split:7 %in_local_V_load = load i18 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="in_local_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:9 %p_arr_1_V_addr = getelementptr i19 %p_arr_1_V, i64 0, i64 %i_1_cast175

]]></Node>
<StgValue><ssdm name="p_arr_1_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="19" op_1_bw="6">
<![CDATA[
for.inc73.split:10 %store_ln54 = store i19 32, i6 %p_arr_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc73.split:13 %store_ln52 = store i7 %add_ln52, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.body85.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc73.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:6 %u_hat_arr_V_addr = getelementptr i19 %u_hat_arr_V, i64 0, i64 %i_1_cast175

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="18">
<![CDATA[
for.inc73.split:7 %in_local_V_load = load i18 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="in_local_V_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="19" op_1_bw="6">
<![CDATA[
for.inc73.split:8 %store_ln53 = store i19 %in_local_V_load, i6 %u_hat_arr_V_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:11 %out_local_V_addr = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="out_local_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
for.inc73.split:12 %store_ln55 = store i19 %in_local_V_load, i18 %out_local_V_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc73.split:14 %br_ln52 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="in_local_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_local_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="u_hat_arr_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="u_hat_arr_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="p_arr_1_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_arr_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="out_local_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="out_local_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i_1" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="i_1" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="49" from="i_1" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="i" to="icmp_ln52" fromId="8" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln52" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="11">
</dataflow>
<dataflow id="69" from="i" to="add_ln52" fromId="8" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln52" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="icmp_ln52" to="br_ln52" fromId="10" toId="13">
</dataflow>
<dataflow id="73" from="i" to="i_1_cast175" fromId="8" toId="14">
</dataflow>
<dataflow id="74" from="i" to="trunc_ln53" fromId="8" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_BitConcatenate.i18.i6.i12" to="shl_ln" fromId="75" toId="16">
</dataflow>
<dataflow id="77" from="trunc_ln53" to="shl_ln" fromId="15" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_78" to="shl_ln" fromId="78" toId="16">
</dataflow>
<dataflow id="80" from="shl_ln" to="zext_ln53" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="in_local_V" to="in_local_V_addr" fromId="40" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_82" to="in_local_V_addr" fromId="82" toId="18">
</dataflow>
<dataflow id="84" from="zext_ln53" to="in_local_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="in_local_V_addr" to="in_local_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="p_arr_1_V" to="p_arr_1_V_addr" fromId="42" toId="20">
</dataflow>
<dataflow id="87" from="StgValue_82" to="p_arr_1_V_addr" fromId="82" toId="20">
</dataflow>
<dataflow id="88" from="i_1_cast175" to="p_arr_1_V_addr" fromId="14" toId="20">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln54" fromId="89" toId="21">
</dataflow>
<dataflow id="91" from="p_arr_1_V_addr" to="store_ln54" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="add_ln52" to="store_ln52" fromId="12" toId="22">
</dataflow>
<dataflow id="93" from="i_1" to="store_ln52" fromId="5" toId="22">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="94" toId="23">
</dataflow>
<dataflow id="97" from="empty_9" to="specloopname_ln52" fromId="96" toId="23">
</dataflow>
<dataflow id="98" from="u_hat_arr_V" to="u_hat_arr_V_addr" fromId="41" toId="24">
</dataflow>
<dataflow id="99" from="StgValue_82" to="u_hat_arr_V_addr" fromId="82" toId="24">
</dataflow>
<dataflow id="100" from="i_1_cast175" to="u_hat_arr_V_addr" fromId="14" toId="24">
</dataflow>
<dataflow id="101" from="in_local_V_addr" to="in_local_V_load" fromId="18" toId="25">
</dataflow>
<dataflow id="102" from="in_local_V_load" to="store_ln53" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="u_hat_arr_V_addr" to="store_ln53" fromId="24" toId="26">
</dataflow>
<dataflow id="104" from="out_local_V" to="out_local_V_addr" fromId="43" toId="27">
</dataflow>
<dataflow id="105" from="StgValue_82" to="out_local_V_addr" fromId="82" toId="27">
</dataflow>
<dataflow id="106" from="zext_ln53" to="out_local_V_addr" fromId="17" toId="27">
</dataflow>
<dataflow id="107" from="in_local_V_load" to="store_ln55" fromId="25" toId="28">
</dataflow>
<dataflow id="108" from="out_local_V_addr" to="store_ln55" fromId="27" toId="28">
</dataflow>
<dataflow id="109" from="icmp_ln52" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
