make -C /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble TARGET=cctrl_marble cctrl_marble_top.bit
make[1]: Entering directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
IP_CORES_CUSTOM=evr_axi axi_lite_generic_reg bwUDP drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl -tclargs ../../top/cctrl_marble/firmwareBuildDate.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl
# if { $argc <1} {
#     puts "Not enough arguments"
# 	puts "Usage: vivado -mode batch -nojou -nolog -source setFirmwareBuildDate.tcl -tclargs <output_file>"
# 	exit
# }
# set my_output_file [lindex $argv 0]
# puts "Set firmware time from [pwd]"
Set firmware time from /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble
# if {![catch {set firmwareDateFile [open "$my_output_file" w]}]} {
#     puts $firmwareDateFile "// MACHINE GENERATED -- DO NOT EDIT"
#     puts $firmwareDateFile "localparam FIRMWARE_BUILD_DATE = [clock seconds];"
#     close $firmwareDateFile
# }
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:52:14 2023...
sh /home/kpenney/repos/cell-controller/gateware/scripts/createVerilogIDX.sh /home/kpenney/repos/cell-controller/software/target/cctrl_marble/gpio.h > ../../top/cctrl_marble/gpioIDX.vh
perl /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/agg 30721 </home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/aggregate.vp >../../top/cctrl_marble/aggregate.v
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/MappingRam.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MappingRam'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:52:23 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(MappingRam_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/PacketMem.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PacketMem'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:52:35 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(PacketMem_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/timeStampFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'timeStampFIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:52:46 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(timeStampFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs evr_axi _gen/evr_axi 3.1 /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/DataBufferCntrlr.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverChannel.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverTop.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/irq_forward.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timeofDayReceiver.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timestamp_forward.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mgt_rec_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'mgt_rec_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:52:59 2023...
touch evr_axi
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs axi_lite_generic_reg _gen/axi_lite_generic_reg 2.0 /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:53:12 2023...
touch axi_lite_generic_reg
mkdir -p _gen/bwUDP
cp /home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v _gen/bwUDP/
touch bwUDP
vivado -mode batch -nojou -nolog \
	-source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl \
	/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl \
	-tclargs drp_bridge _gen/drp_bridge 1.0 /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/drp_bridge.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl
# set ip_vendor "xilinx"
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl
# for {set i 0} {$i < 32} {incr i} {
#     dict set ip_bus DRP${i} bus_type "drp_rtl"
#     dict set ip_bus DRP${i} mode "master"
#     dict set ip_bus DRP${i} port_maps \
#     [list \
#         [list drp${i}_en   den] \
#         [list drp${i}_we   dwe] \
#         [list drp${i}_addr daddr] \
#         [list drp${i}_di   di] \
#         [list drp${i}_do   do] \
#         [list drp${i}_rdy  drdy] \
#     ]
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_en'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_we'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_rdy'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_do'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'drp_select' has a dependency on the module local parameter or undefined parameter 'extra_addr_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_wr' has a dependency on the module local parameter or undefined parameter 'idle_state'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI_aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:53:24 2023...
touch drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'evr_mgt_gtx'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:53:38 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(evr_mgt_gtx_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f evr_mgt_gtx_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl’: No such file or directory
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth’: No such file or directory
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:53:49 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth/fixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatMultiply'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:01 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth/floatMultiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatMultiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatResultFIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:12 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth/floatResultFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatResultFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatToDouble'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:23 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth/floatToDouble.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatToDouble_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbCoefficientMul'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:34 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth/fofbCoefficientMul.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbCoefficientMul_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/fofbFIRplusIntegral.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFIRplusIntegral'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:46 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFIRplusIntegral_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/fofbFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:54:57 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/fofbGainMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbGainMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:55:09 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbGainMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/fofbIntegralFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:55:21 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/fofbIntegralMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:55:32 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:55:47 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth/fofbPCS_PMA_with_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_with_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:56:03 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth/fofbPCS_PMA_without_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_without_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbReadLinksMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:56:14 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth/fofbReadLinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbReadLinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbSupplyFilter'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:56:26 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth/fofbSupplyFilter.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbSupplyFilter_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'forwardCellLinkMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:56:37 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth/forwardCellLinkMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(forwardCellLinkMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linkStatisticsMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:56:48 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth/linkStatisticsMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(linkStatisticsMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:00 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth/psSetpointCalcConvertToAmps.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcConvertToAmps_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:11 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth/psSetpointCalcFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readBPMlinksMux'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:23 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth/readBPMlinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readBPMlinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/readOldBPMs_DoubleToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:34 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_DoubleToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/readOldBPMs_FIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_FIFO'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:45 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_FIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/readOldBPMs_Fix.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Fix'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:57:56 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Fix_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/readOldBPMs_Multiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Multiply'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:58:08 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Multiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
read_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.684 ; gain = 67.227 ; free physical = 16282 ; free virtual = 27525
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_td256_s4096_cap'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_td256_s4096_cap'...
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:58:25 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth/ila_td256_s4096_cap.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(ila_td256_s4096_cap_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd xc7k160tffg676-2 none _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl
# proc gen_bd {bd_file project_part project_board ipcore_dirs} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # specify additional library directories for custom IPs
#     set_property ip_repo_paths $ipcore_dirs [current_fileset]
#     update_ip_catalog -rebuild
# 
#     # read an BD file into project
#     read_bd $bd_file
# 
#     # make top level wrapper
#     make_wrapper -files [get_files $bd_file] -top
# 
#     # Generate all the output products
#     generate_target all [get_files $bd_file] -force
# 
#     # export and validate hardware platform for use with
#     # Vitis
#     set bd_basename [file rootname [file tail $bd_file]]
#     write_hw_platform -fixed -force $bd_basename.xsa
#     validate_hw_platform ./$bd_basename.xsa
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl
# if { $argc < 4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source bd_proc.tcl gen_bd.tcl -tclargs <bd_file> <project_part> <project_board> <ipcore_dirs>"
#     exit
# }
# set bd_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# set ipcore_dirs [lrange $argv 3 end]
# gen_bd $bd_file $project_part $project_board $ipcore_dirs
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/system_marble_dlmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/system_marble_ilmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/system_marble_dlmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/system_marble_dlmb_bram_if_cntlr_bram_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/system_marble_ilmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_util_vector_logic_0_0/system_marble_util_vector_logic_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_drp_bridge_0_0/system_marble_drp_bridge_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/system_marble_BRAM_BPM_SETPOINTS_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_axi_periph_1_0/system_marble_microblaze_0_axi_periph_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_One_0/system_marble_One_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_Zero_0/system_marble_Zero_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_evr_axi_0_0/system_marble_evr_axi_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axi_lite_generic_reg_0/system_marble_axi_lite_generic_reg_0.xci' referenced by design 'system_marble' could not be found.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_bram_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_util_vector_logic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_drp_bridge_0_0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP3 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP4 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP5 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP6 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP7 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP8 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP9 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP10 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP11 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP12 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP13 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP14 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP15 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP16 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP17 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP18 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP19 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP20 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP21 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP22 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP23 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP24 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP25 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP26 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP27 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP28 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP29 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP30 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP31 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_0_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_1_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_2_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_3_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_3_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_rst_clk_wiz_1_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_BRAM_BPM_SETPOINTS_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_DummyUART_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_clk_wiz_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_mdm_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_axi_periph_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xbar_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xadc_wiz_0_0 
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_One_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_Zero_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_evr_axi_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axi_lite_generic_reg_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ui/bd_d485ebad.ui> 
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CCW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_AXI does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CCW does not exist
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /evr_axi_0/s00_axi_aclk have been updated from connected ip, but BD cell '/evr_axi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </evr_axi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_lite_generic_reg/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_lite_generic_reg' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi_lite_generic_reg> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Aurora/drp_bridge_0/AXI_aclk have been updated from connected ip, but BD cell '/Aurora/drp_bridge_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </Aurora/drp_bridge_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Aurora/drp_bridge_0/drp5_do
/Aurora/drp_bridge_0/drp5_rdy
/Aurora/drp_bridge_0/drp6_do
/Aurora/drp_bridge_0/drp6_rdy
/Aurora/drp_bridge_0/drp7_do
/Aurora/drp_bridge_0/drp7_rdy
/Aurora/drp_bridge_0/drp8_do
/Aurora/drp_bridge_0/drp8_rdy
/Aurora/drp_bridge_0/drp9_do
/Aurora/drp_bridge_0/drp9_rdy
/Aurora/drp_bridge_0/drp10_do
/Aurora/drp_bridge_0/drp10_rdy
/Aurora/drp_bridge_0/drp11_do
/Aurora/drp_bridge_0/drp11_rdy
/Aurora/drp_bridge_0/drp12_do
/Aurora/drp_bridge_0/drp12_rdy
/Aurora/drp_bridge_0/drp13_do
/Aurora/drp_bridge_0/drp13_rdy
/Aurora/drp_bridge_0/drp14_do
/Aurora/drp_bridge_0/drp14_rdy
/Aurora/drp_bridge_0/drp15_do
/Aurora/drp_bridge_0/drp15_rdy
/Aurora/drp_bridge_0/drp16_do
/Aurora/drp_bridge_0/drp16_rdy
/Aurora/drp_bridge_0/drp17_do
/Aurora/drp_bridge_0/drp17_rdy
/Aurora/drp_bridge_0/drp18_do
/Aurora/drp_bridge_0/drp18_rdy
/Aurora/drp_bridge_0/drp19_do
/Aurora/drp_bridge_0/drp19_rdy
/Aurora/drp_bridge_0/drp20_do
/Aurora/drp_bridge_0/drp20_rdy
/Aurora/drp_bridge_0/drp21_do
/Aurora/drp_bridge_0/drp21_rdy
/Aurora/drp_bridge_0/drp22_do
/Aurora/drp_bridge_0/drp22_rdy
/Aurora/drp_bridge_0/drp23_do
/Aurora/drp_bridge_0/drp23_rdy
/Aurora/drp_bridge_0/drp24_do
/Aurora/drp_bridge_0/drp24_rdy
/Aurora/drp_bridge_0/drp25_do
/Aurora/drp_bridge_0/drp25_rdy
/Aurora/drp_bridge_0/drp26_do
/Aurora/drp_bridge_0/drp26_rdy
/Aurora/drp_bridge_0/drp27_do
/Aurora/drp_bridge_0/drp27_rdy
/Aurora/drp_bridge_0/drp28_do
/Aurora/drp_bridge_0/drp28_rdy
/Aurora/drp_bridge_0/drp29_do
/Aurora/drp_bridge_0/drp29_rdy
/Aurora/drp_bridge_0/drp30_do
/Aurora/drp_bridge_0/drp30_rdy
/Aurora/drp_bridge_0/drp31_do
/Aurora/drp_bridge_0/drp31_rdy

Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd> 
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/sim/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl/system_marble_wrapper.v
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2470.656 ; gain = 22.211 ; free physical = 15803 ; free virtual = 27106
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP3 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP4 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP5 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP6 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP7 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP8 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP9 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP10 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP11 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP12 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP13 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP14 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP15 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP16 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP17 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP18 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP19 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP20 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP21 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP22 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP23 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP24 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP25 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP26 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP27 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP28 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP29 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP30 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP31 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the post_config_ip from bd
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CCW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_AXI does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CCW does not exist
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /evr_axi_0/s00_axi_aclk have been updated from connected ip, but BD cell '/evr_axi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </evr_axi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_lite_generic_reg/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_lite_generic_reg' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi_lite_generic_reg> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Aurora/drp_bridge_0/AXI_aclk have been updated from connected ip, but BD cell '/Aurora/drp_bridge_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </Aurora/drp_bridge_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Aurora/drp_bridge_0/drp5_do
/Aurora/drp_bridge_0/drp5_rdy
/Aurora/drp_bridge_0/drp6_do
/Aurora/drp_bridge_0/drp6_rdy
/Aurora/drp_bridge_0/drp7_do
/Aurora/drp_bridge_0/drp7_rdy
/Aurora/drp_bridge_0/drp8_do
/Aurora/drp_bridge_0/drp8_rdy
/Aurora/drp_bridge_0/drp9_do
/Aurora/drp_bridge_0/drp9_rdy
/Aurora/drp_bridge_0/drp10_do
/Aurora/drp_bridge_0/drp10_rdy
/Aurora/drp_bridge_0/drp11_do
/Aurora/drp_bridge_0/drp11_rdy
/Aurora/drp_bridge_0/drp12_do
/Aurora/drp_bridge_0/drp12_rdy
/Aurora/drp_bridge_0/drp13_do
/Aurora/drp_bridge_0/drp13_rdy
/Aurora/drp_bridge_0/drp14_do
/Aurora/drp_bridge_0/drp14_rdy
/Aurora/drp_bridge_0/drp15_do
/Aurora/drp_bridge_0/drp15_rdy
/Aurora/drp_bridge_0/drp16_do
/Aurora/drp_bridge_0/drp16_rdy
/Aurora/drp_bridge_0/drp17_do
/Aurora/drp_bridge_0/drp17_rdy
/Aurora/drp_bridge_0/drp18_do
/Aurora/drp_bridge_0/drp18_rdy
/Aurora/drp_bridge_0/drp19_do
/Aurora/drp_bridge_0/drp19_rdy
/Aurora/drp_bridge_0/drp20_do
/Aurora/drp_bridge_0/drp20_rdy
/Aurora/drp_bridge_0/drp21_do
/Aurora/drp_bridge_0/drp21_rdy
/Aurora/drp_bridge_0/drp22_do
/Aurora/drp_bridge_0/drp22_rdy
/Aurora/drp_bridge_0/drp23_do
/Aurora/drp_bridge_0/drp23_rdy
/Aurora/drp_bridge_0/drp24_do
/Aurora/drp_bridge_0/drp24_rdy
/Aurora/drp_bridge_0/drp25_do
/Aurora/drp_bridge_0/drp25_rdy
/Aurora/drp_bridge_0/drp26_do
/Aurora/drp_bridge_0/drp26_rdy
/Aurora/drp_bridge_0/drp27_do
/Aurora/drp_bridge_0/drp27_rdy
/Aurora/drp_bridge_0/drp28_do
/Aurora/drp_bridge_0/drp28_rdy
/Aurora/drp_bridge_0/drp29_do
/Aurora/drp_bridge_0/drp29_rdy
/Aurora/drp_bridge_0/drp30_do
/Aurora/drp_bridge_0/drp30_rdy
/Aurora/drp_bridge_0/drp31_do
/Aurora/drp_bridge_0/drp31_rdy

Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd> 
Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ui/bd_d485ebad.ui> 
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/sim/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl/system_marble_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/drp_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_BPM_SETPOINTS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DummyUART .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block One .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block evr_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_generic_reg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph_1/m01_couplers/auto_pc .
Exporting to file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hw_handoff/system_marble.hwh
Generated Block Design Tcl file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hw_handoff/system_marble_bd.tcl
Generated Hardware Definition File /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.656 ; gain = 0.000 ; free physical = 15739 ; free virtual = 27081
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_marble.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/mnt/xilinx/Vivado/2020.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_marble.xsa
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6076] Validating fixed platform...
INFO: [Vivado 12-5957] Found a hwdef.xml file in the fixed Hardware Platform.
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: './system_marble.xsa'
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:59:07 2023...
set -e; mkdir -p _dep; iverilog -Wall -Wno-timescale -DSIMULATE  -y_autogen -I_autogen -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//dsp -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family/xilinx -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family/iserdes -y -y -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//serial_io -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//peripheral_drivers -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//peripheral_drivers/i2cbridge -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//homeless -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger/tests -y/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core -y/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/crc -y. -y/home/kpenney/repos/cell-controller/gateware/modules -y../../top/cctrl_marble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl -I. -I../../top/cctrl_marble -I/home/kpenney/repos/cell-controller/gateware/modules -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl -cMappingRam_iverilog_cfile.txt -cPacketMem_iverilog_cfile.txt -ctimeStampFIFO_iverilog_cfile.txt -cevr_mgt_gtx_iverilog_cfile.txt -cfofbFIRplusIntegral_iverilog_cfile.txt -cfofbFixToFloat_iverilog_cfile.txt -cfofbGainMultiplier_iverilog_cfile.txt -cfofbIntegralFixToFloat_iverilog_cfile.txt -cfofbIntegralMultiplier_iverilog_cfile.txt -creadOldBPMs_DoubleToFloat_iverilog_cfile.txt -creadOldBPMs_FIFO_iverilog_cfile.txt -creadOldBPMs_Fix_iverilog_cfile.txt -creadOldBPMs_Multiply_iverilog_cfile.txt -DSIMULATE -o /dev/null -M_dep/cctrl_marble_top.bit.d.$$ ../../top/cctrl_marble/cctrl_marble_top.v && ( printf "cctrl_marble_top.bit _dep/cctrl_marble_top.bit.d: "; sort -u _dep/cctrl_marble_top.bit.d.$$ | grep -Ee 'BUFG|BUFGCE|BUFG_GT|BUFH|FD|IBUF|IBUFDS|IBUFDS_GTE2|IBUFDS_GTE4|IBUFGDS|IDDR|IDELAYE2|IOBUF|MMCME2_BASE|MMCME4_ADV|OBUF|OBUFDS' -e 'FDP|OBUFT|GTXE2_CHANNEL|GTXE2_COMMON|MMCME2_ADV' -v | tr '\n' ' '; printf "\n" ) > _dep/cctrl_marble_top.bit.d && rm -f _dep/cctrl_marble_top.bit.d.$$
/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:332: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:339: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:53: warning: Attributes are not supported on net declaration assignments and will be discarded.
../../top/cctrl_marble/cctrl_marble_top.v:584: warning: output port mergedLinkTDATA is coerced to inout.
IP_CORES_CUSTOM=evr_axi axi_lite_generic_reg bwUDP drp_bridge
cat ../../top/cctrl_marble/cctrl_marble_top_pins.xdc /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.xdc ../../top/cctrl_marble/cctrl_marble_top_tim.xdc > system_top.xdc
sed -e 's|$DIRS|_gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge|g' \
	ipcores_repos.tcl.in > ipcores_repos.tcl
sed -e 's|$XCI_FILES|/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci|g' \
	prio_xci_files.tcl.in > prio_xci_files.tcl
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/project_proc.tcl prop.tcl ipcores_repos.tcl prio_xci_files.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/vivado_project.tcl -tclargs marble cctrl_marble_top "" system_top.xdc prop.tcl ipcores_repos.tcl prio_xci_files.tcl ../../top/cctrl_marble/cctrl_marble_top.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci /home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v /home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//serial_io/gmii_to_rgmii.v /home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v /home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v /home/kpenney/repos/cell-controller/gateware/modules/evrSync.v /home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v /home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v /home/kpenney/repos/cell-controller/gateware/modules/forwardData.v /home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v /home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v /home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v ../../top/cctrl_marble/firmwareBuildDate.v ../../top/cctrl_marble/gpioIDX.vh
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/project_proc.tcl
# proc project_create {platform_name project_name} {
#     global platform
#     global project_part
# 
#     set platform "none"
#     set project_part "none"
#     set project_board "none"
# 
#     if [regexp "ac701" $platform_name] {
#         set platform "ac701"
#         set project_part "xc7a200tfbg676-2"
#         set project_board "xilinx.com:ac701:part0:1.1"
#     }
#     if [regexp "kc705" $platform_name] {
#         set platform "kc705"
#         set project_part "xc7k325tffg900-2"
#         set project_board "xilinx.com:kc705:part0:1.1"
#     }
#     if [regexp "cmod_a7" $platform_name] {
#         set platform "cmod_a7"
#         set project_part "xc7a35tcpg236-1"
#     }
#     if [regexp "zed" $platform_name] {
#         set platform "zed"
#         set project_part "xc7z020clg484-1"
#         set project_board "em.avnet.com:zed:part0:1.3"
#     }
#     if [regexp "zc706" $platform_name] {
#         set platform "zc706"
#         set project_part "xc7z045ffg900-2"
#         set project_board "xilinx.com:zc706:part0:1.2"
#     }
#     if [regexp "bmb7_*" $platform_name] {
#         set platform "bmb7"
#         set project_part "xc7k160tffg676-2"
#     }
#     if [regexp "marble" $platform_name] {
# 	if [regexp "marblemini" $platform_name] {
# 	    set platform "marblemini"
# 	    set project_part "xc7a100t-fgg484-2"
# 	} else {
# 	    set platform "marble"
# 	    set project_part "xc7k160tffg676-2"
# 	}
#     }
#     if [regexp "qf2pre_*" $platform_name] {
#         set platform "bmb7"
#         set project_part "xc7k160tffg676-2"
#     }
#     if [regexp "ml605" $platform_name] {
#         set platform "ml605"
#         set project_part "xc6vlx240tff1156-1"
#         set project_board "ml605"
#     }
#     if [regexp "vc707" $platform_name] {
#         set platform "vc707"
#         set project_part "xc7vx485tffg1761-2"
#         set project_board "xilinx.com:vc707:part0:1.2"
#     }
#     if [regexp "zcu111" $platform_name] {
#         set platform "zcu111"
#         set project_part "xczu28dr-ffvg1517-2-e"
#         set project_board "xilinx.com:zcu111:part0:1.1"
#     }
#     if [regexp "zcu208" $platform_name] {
#         set platform "zcu208"
#         set project_part "xczu48dr-fsvg1517-2-e"
#         set project_board "xilinx.com:zcu208:part0:2.0"
#     }
#     # planahead
#     #
#     if {$platform eq "ml605"} {
#         create_project $project_name ./_xilinx/$project_name -part $project_part -force
#         set_property board $project_board [current_project]
#         return
#     }
#     create_project $project_name ./_xilinx/$project_name -part $project_part -force
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
#     set_property top $project_name [current_fileset]
# }
# proc project_add_syn_props {syn_prop_dict} {
#     set_property -dict $syn_prop_dict [get_runs synth_1]
# }
# proc project_add_impl_props {impl_prop_dict} {
#     set_property -dict $impl_prop_dict [get_runs impl_1]
# }
# proc project_add_ip_repos {ipcore_dirs} {
#     set_property ip_repo_paths $ipcore_dirs [current_fileset]
#     update_ip_catalog -rebuild
# }
# proc project_bd_design {library_dir project_name} {
#     set_property ip_repo_paths $library_dir [current_fileset]
#     update_ip_catalog -rebuild
#     # CRITICAL WARNING: [BD 41-1348] Reset pin () is connected to asynchronous reset source ().
#     set_msg_config -id {BD 41-1348} -new_severity info
#     set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity error
# 
#     set project_system_dir "./_xilinx/$project_name/$project_name.srcs/sources_1/bd/system"
# 
#     create_bd_design "system"
#     source system_bd.tcl
#     save_bd_design
#     validate_bd_design
# 
#     make_wrapper -files [get_files system.bd] -top
#     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
# }
# proc project_add_files {project_files} {
#     add_files -norecurse -fileset sources_1 $project_files
#     set ip_tcl_src [get_files *.tcl]
#     if {! [string match "" $ip_tcl_src]} {
#         foreach ip_tcl $ip_tcl_src {
#             source $ip_tcl
#         }
#     }
#     remove_files -fileset sources_1 -quiet $ip_tcl_src
# 
#     # prevent tools from compiling verilog headers
#     set verilog_header_src [get_files *.vh]
#     if {! [string match "" $verilog_header_src]} {
#         foreach verilog_header $verilog_header_src {
#             set_property file_type {Verilog Header} [get_files $verilog_header]
#         }
#     }
# 
#     set imp_xdc_src [get_files *_imp.xdc]
#     if {! [string match "" $ip_tcl_src]} {
#         foreach xdc $imp_xdc_src {
#             set_property USED_IN_SYNTHESIS 0 [get_files $xdc]
#         }
#     }
#     update_compile_order -fileset sources_1
# }
# proc project_move_xci_to_front {xci_files} {
#     # put .xci files on front as they need to be
#     # generated first.
#     update_compile_order -fileset sources_1
#     set_property source_mgmt_mode DisplayOnly [current_project]
#     reorder_files -fileset sources_1 -front $xci_files
# }
# proc project_add_ucf {project_ucf} {
#     import_files -fileset constrs_1 -force -norecurse $project_ucf
# }
# proc project_add_file {project_files} {
#     add_files -norecurse -fileset sources_1 $project_files
#     set_property top system_wrapper [current_fileset]
# }
# proc project_run_planahead {project_name} {
#     update_compile_order -fileset sources_1
#     #update_compile_order -fileset sim_1
# 
#     # Launch Synthesis
#     launch_runs synth_1
#     wait_on_run synth_1
#     open_run synth_1
# 
#     # Launch Implementation
#     # planAhead: NGDBuild, MAP, PAR, TRCE, XDL, Bitgen
#     #launch_runs impl_1 -to_step write_bitstream
#     launch_runs impl_1 -to_step Bitgen
#     wait_on_run impl_1
#     open_run impl_1
# }
# proc project_run {verilog_defines} {
#     update_compile_order -fileset sources_1
#     #update_compile_order -fileset sim_1
#     #
#     # for picorv32soc
#     set baz [string map {"-D" ""} $verilog_defines]
#     set args [regexp -all -inline {\S+} $baz]
# 
#     # Append to existing defines, if any
#     set cur_list [get_property verilog_define [current_fileset]]
#     set args [list {*}$args {*}$cur_list]
# 
#     set_property verilog_define $args [current_fileset]
#     puts "DEFINES:"
#     puts [get_property verilog_define [current_fileset]]
# 
#     launch_runs synth_1
#     wait_on_run synth_1
# 
#     #launch_runs impl_1 -to_step write_bitstream
#     launch_runs impl_1 -to_step route_design
#     wait_on_run impl_1
#     open_run impl_1
# }
# proc project_rpt {project_name} {
#     # Generate implementation timing & power report
#     report_power -file ./_xilinx/$project_name/imp_power.rpt
#     report_datasheet -v -file ./_xilinx/$project_name/imp_datasheet.rpt
#     report_cdc -v -details -file ./_xilinx/$project_name/cdc_report.rpt
#     report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./_xilinx/$project_name/imp_timing.rpt
#     # http://xillybus.com/tutorials/vivado-timing-constraints-error
#     if {! [string match -nocase {*timing constraints are met*} [report_timing_summary -no_header -no_detailed_paths -return_string]]} {
#         puts "Timing constraints weren't met. Please check your design."
#         exit 2
#     }
# }
# proc project_write_bitstream {platform} {
#     if {($platform ne "vc707" && $platform ne "zcu111" && $platform ne "zcu208")} {
#         set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [get_designs impl_1]
#     }
#     if {$platform ne "zcu111" && $platform ne "zcu208"} {
#         set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
#     }
# 
#     write_bitstream -force [current_project].bit
#     if {$platform ne "zcu111" && $platform ne "zcu208"} {
#         write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 [current_project].bit" -file [current_project].bin
#     }
# }
source prop.tcl
# set syn_prop_dict {
#     steps.synth_design.args.assert       {1}
# }
# set impl_prop_dict {
#     steps.opt_design.is_enabled          {1}
#     steps.place_design.args.directive    {Explore}
#     steps.phys_opt_design.is_enabled     {1}
#     steps.phys_opt_design.args.directive {AlternateFlowWithRetiming}
# }
source ipcores_repos.tcl
# set ipcore_dirs { _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge  }
source prio_xci_files.tcl
# set prio_xci_files { /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/vivado_project.tcl
# if { $argc <5 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source project_proc.tcl vivado_project.tcl -tclargs <platform_name> <project_name> <project_xdc> <source_files>"
#     exit
# }
# set my_platform_name [lindex $argv 0]
# set my_proj_name [lindex $argv 1]
# set my_verilog_defines [lindex $argv 2]
# set my_proj_files [lrange $argv 3 end]
# project_create $my_platform_name $my_proj_name
# if {[info exists syn_prop_dict]} {
#     project_add_syn_props $syn_prop_dict
# }
# if {[info exists impl_prop_dict]} {
#     project_add_impl_props $impl_prop_dict
# }
# if {[info exists ipcore_dirs]} {
#     project_add_ip_repos $ipcore_dirs
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
# project_add_files $my_proj_files
## set syn_prop_dict {
##     steps.synth_design.args.assert       {1}
## }
## set impl_prop_dict {
##     steps.opt_design.is_enabled          {1}
##     steps.place_design.args.directive    {Explore}
##     steps.phys_opt_design.is_enabled     {1}
##     steps.phys_opt_design.args.directive {AlternateFlowWithRetiming}
## }
## set ipcore_dirs { _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge  }
## set prio_xci_files { /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci }
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2020.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7k160tffg676-2
## }
## variable design_name
## set design_name system_marble
## set run_remote_bd_flow 1
## if { $run_remote_bd_flow == 1 } {
##   # Set the reference directory for source file relative paths (by default 
##   # the value is script directory path)
##   set origin_dir ./cctrl
## 
##   # Use origin directory path location variable, if specified in the tcl shell
##   if { [info exists ::origin_dir_loc] } {
##      set origin_dir $::origin_dir_loc
##   }
## 
##   set str_bd_folder [file normalize ${origin_dir}]
##   set str_bd_filepath ${str_bd_folder}/${design_name}/${design_name}.bd
## 
##   # Check if remote design exists on disk
##   if { [file exists $str_bd_filepath ] == 1 } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2030 -severity "ERROR" "The remote BD file path <$str_bd_filepath> already exists!"}
##      common::send_gid_msg -ssname BD::TCL -id 2031 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0>."
##      common::send_gid_msg -ssname BD::TCL -id 2032 -severity "INFO" "Also make sure there is no design <$design_name> existing in your current project."
## 
##      return 1
##   }
## 
##   # Check if design exists in memory
##   set list_existing_designs [get_bd_designs -quiet $design_name]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2033 -severity "ERROR" "The design <$design_name> already exists in this project! Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_gid_msg -ssname BD::TCL -id 2034 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Check if design exists on disk within project
##   set list_existing_designs [get_files -quiet */${design_name}.bd]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2035 -severity "ERROR" "The design <$design_name> already exists in this project at location:
##     $list_existing_designs"}
##      catch {common::send_gid_msg -ssname BD::TCL -id 2036 -severity "ERROR" "Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_gid_msg -ssname BD::TCL -id 2037 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Now can create the remote BD
##   # NOTE - usage of <-dir> will create <$str_bd_folder/$design_name/$design_name.bd>
##   create_bd_design -dir $str_bd_folder $design_name
## } else {
## 
##   # Create regular design
##   if { [catch {create_bd_design $design_name} errmsg] } {
##      common::send_gid_msg -ssname BD::TCL -id 2038 -severity "INFO" "Please set a different value to variable <design_name>."
## 
##      return 1
##   }
## }
ERROR: [BD::TCL 103-2035] The design <system_marble> already exists in this project at location:
    /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd
ERROR: [BD::TCL 103-2036] Will not create the remote BD <system_marble> at the folder </home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/cctrl>.
INFO: [BD::TCL 103-2037] To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>.
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_7s_mmcm.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_7s_pll.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_us_mmcm.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_us_pll.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_us_plus_pll.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/d0f7/mmcm_pll_drp_func_us_plus_mmcm.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ltlib_v1_0_0_ver.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbs_v1_0_2_i2x.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbs_v1_0_2_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_i2x.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_icn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_id_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_ver.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_param.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_lparam.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_lib_fn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
WARNING: [Vivado 12-818] No files matched '*_imp.xdc'
# if {[info exists prio_xci_files]} {
#     project_move_xci_to_front $prio_xci_files
# }
# project_run $my_verilog_defines
DEFINES:

[Tue Jun 13 11:59:27 2023] Launched fixToFloat_synth_1, forwardCellLinkMux_synth_1, linkStatisticsMux_synth_1, floatToDouble_synth_1, floatMultiply_synth_1, floatResultFIFO_synth_1, fofbPCS_PMA_with_shared_logic_synth_1, fofbPCS_PMA_without_shared_logic_synth_1, fofbCoefficientMul_synth_1, fofbSupplyFilter_synth_1, fofbReadLinksMux_synth_1, readBPMlinksMux_synth_1, psSetpointCalcFixToFloat_synth_1, psSetpointCalcConvertToAmps_synth_1, ila_td256_s4096_cap_synth_1...
Run output will be captured here:
fixToFloat_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fixToFloat_synth_1/runme.log
forwardCellLinkMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/forwardCellLinkMux_synth_1/runme.log
linkStatisticsMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/linkStatisticsMux_synth_1/runme.log
floatToDouble_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatToDouble_synth_1/runme.log
floatMultiply_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatMultiply_synth_1/runme.log
floatResultFIFO_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatResultFIFO_synth_1/runme.log
fofbPCS_PMA_with_shared_logic_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbPCS_PMA_with_shared_logic_synth_1/runme.log
fofbPCS_PMA_without_shared_logic_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbPCS_PMA_without_shared_logic_synth_1/runme.log
fofbCoefficientMul_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbCoefficientMul_synth_1/runme.log
fofbSupplyFilter_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbSupplyFilter_synth_1/runme.log
fofbReadLinksMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbReadLinksMux_synth_1/runme.log
readBPMlinksMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/readBPMlinksMux_synth_1/runme.log
psSetpointCalcFixToFloat_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/psSetpointCalcFixToFloat_synth_1/runme.log
psSetpointCalcConvertToAmps_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/psSetpointCalcConvertToAmps_synth_1/runme.log
ila_td256_s4096_cap_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/ila_td256_s4096_cap_synth_1/runme.log
[Tue Jun 13 11:59:27 2023] Launched synth_1...
Run output will be captured here: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/runme.log
[Tue Jun 13 11:59:27 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log cctrl_marble_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cctrl_marble_top.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source cctrl_marble_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top cctrl_marble_top -part xc7k160tffg676-2 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 106449
WARNING: [Synth 8-6901] identifier 'mac_aw' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:43]
WARNING: [Synth 8-6901] identifier 'mac_aw' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:46]
WARNING: [Synth 8-6901] identifier 'mac_aw' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:186]
WARNING: [Synth 8-6901] identifier 'mac_aw' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifoUART with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in fofbReadLinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in forwardCellLink with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:26]
WARNING: [Synth 8-6901] identifier 'outReq_d' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:329]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/firmwareBuildDate.v:2]
WARNING: [Synth 8-2507] parameter declaration becomes local in cctrl_marble_top with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in cctrl_marble_top with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:88]
WARNING: [Synth 8-6901] identifier 'evrRxLocked' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:337]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:375]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:375]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:376]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:376]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:377]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:377]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:378]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:378]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:379]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:379]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:380]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:380]
WARNING: [Synth 8-6901] identifier 'timeStampFIFOempty' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:109]
WARNING: [Synth 8-6901] identifier 'timeStampFIFOfull' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:110]
WARNING: [Synth 8-6901] identifier 'PacketReady' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_0_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_0_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_1_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/gt/system_marble_aurora_8b10b_1_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_1_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/gt/system_marble_aurora_8b10b_1_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_2_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/gt/system_marble_aurora_8b10b_2_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_2_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/gt/system_marble_aurora_8b10b_2_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_3_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/gt/system_marble_aurora_8b10b_3_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_3_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/gt/system_marble_aurora_8b10b_3_0_transceiver_wrapper.v:215]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2402.543 ; gain = 0.000 ; free physical = 15416 ; free virtual = 26801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cctrl_marble_top' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1]
	Parameter PILOT_TONE_REFERENCE_DIRECT_OUTPUT_ENABLE bound to: false - type: string 
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter FREQ_CLKIN_HZ bound to: 125000000 - type: integer 
	Parameter GPIO_IDX_COUNT bound to: 64 - type: integer 
	Parameter GPIO_IDX_FIRMWARE_BUILD_DATE bound to: 0 - type: integer 
	Parameter GPIO_IDX_MICROSECONDS bound to: 1 - type: integer 
	Parameter GPIO_IDX_SECONDS bound to: 2 - type: integer 
	Parameter GPIO_IDX_EVENT_STATUS bound to: 3 - type: integer 
	Parameter GPIO_IDX_UART_CSR bound to: 4 - type: integer 
	Parameter GPIO_IDX_QSFP_IIC bound to: 5 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_I2C bound to: 6 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_CSR bound to: 7 - type: integer 
	Parameter GPIO_IDX_LINK_STATISTICS_CSR bound to: 8 - type: integer 
	Parameter GPIO_IDX_AURORA_CSR bound to: 9 - type: integer 
	Parameter GPIO_IDX_CELL_COMM_CSR bound to: 10 - type: integer 
	Parameter GPIO_IDX_CELL_RX_BITMAP bound to: 11 - type: integer 
	Parameter GPIO_IDX_BPM_RX_BITMAP bound to: 12 - type: integer 
	Parameter GPIO_IDX_FOFB_ENABLE_BITMAP bound to: 13 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_CSR bound to: 14 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_EXTRA_STATUS bound to: 15 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_X bound to: 16 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_Y bound to: 17 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_S bound to: 18 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_CSR bound to: 19 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_WDATA bound to: 20 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_HI bound to: 21 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_LO bound to: 22 - type: integer 
	Parameter GPIO_IDX_DSP_CSR bound to: 23 - type: integer 
	Parameter GPIO_IDX_FOFB_CSR bound to: 24 - type: integer 
	Parameter GPIO_IDX_EEBI_CSR bound to: 25 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_SECONDS bound to: 26 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_TICKS bound to: 27 - type: integer 
	Parameter GPIO_IDX_ETHERNET0_CSR bound to: 28 - type: integer 
	Parameter GPIO_IDX_ETHERNET1_CSR bound to: 29 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_CSR bound to: 30 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_TICKS bound to: 31 - type: integer 
	Parameter GPIO_IDX_FREQUENCY_MONITOR_CSR bound to: 32 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_REFERENCE bound to: 35 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT bound to: 36 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT_STATUS bound to: 37 - type: integer 
	Parameter GPIO_IDX_AWG_CSR bound to: 38 - type: integer 
	Parameter GPIO_IDX_AWG_ADDRESS bound to: 39 - type: integer 
	Parameter GPIO_IDX_AWG_DATA bound to: 40 - type: integer 
	Parameter GPIO_IDX_WFR_CSR bound to: 41 - type: integer 
	Parameter GPIO_IDX_WFR_ADDRESS bound to: 42 - type: integer 
	Parameter GPIO_IDX_WFR_W_CHANNEL_BITMAP bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_R_TX_DATA bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_W_PRETRIGGER bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_R_RX_DATA bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_W_POSTTRIGGER bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_SECONDS bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_TICKS bound to: 46 - type: integer 
	Parameter GPIO_IDX_NET_CONFIG_CSR bound to: 47 - type: integer 
	Parameter GPIO_IDX_NET_RX_CSR bound to: 48 - type: integer 
	Parameter GPIO_IDX_NET_RX_DATA bound to: 49 - type: integer 
	Parameter GPIO_IDX_NET_TX_CSR bound to: 50 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_ADDRESS bound to: 0 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_HIGH_VALUE bound to: 1 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_MATRIX_ELEMENT bound to: 2 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FOFB_GAIN bound to: 3 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_OFFSET bound to: 4 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_CLIP_LIMIT bound to: 5 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FFB_CLIP_LIMIT bound to: 6 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_RELOAD bound to: 7 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_CONFIG bound to: 8 - type: integer 
	Parameter GPIO_DSP_CMD_SHIFT bound to: 28 - type: integer 
	Parameter GPIO_AWG_CAPACITY bound to: 8192 - type: integer 
	Parameter GPIO_RECORDER_CAPACITY bound to: 32768 - type: integer 
	Parameter GPIO_CHANNEL_COUNT bound to: 24 - type: integer 
	Parameter GPIO_FOFB_MATRIX_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter EVR_DEBUG bound to: false - type: string 
	Parameter CELL_AXI_DEBUG bound to: false - type: string 
	Parameter FIRMWARE_BUILD_DATE bound to: 1686682334 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52457]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52457]
INFO: [Synth 8-6157] synthesizing module 'forwardData' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData' (2#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'evrSync' [/home/kpenney/repos/cell-controller/gateware/modules/evrSync.v:4]
	Parameter FA_DIVISOR bound to: 12464 - type: integer 
	Parameter WATCHDOG bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evrSync' (3#1) [/home/kpenney/repos/cell-controller/gateware/modules/evrSync.v:4]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52113]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (4#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52113]
WARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'ibufds_gtrefclk_top_i' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:397]
WARNING: [Synth 8-7023] instance 'ibufds_gtrefclk_top_i' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:397]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_top' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:25]
	Parameter BITSLIDE_COUNTER_FORCE bound to: 5'b00101 
	Parameter COMMA_IS_LSB_FORCE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v:72]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_init' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 40000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 4000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_multi_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v:70]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter QPLL_FBDIV_TOP bound to: 32 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0001100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (5#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_gt' (6#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_cpll_railing' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v:68]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (7#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_cpll_railing' (8#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_multi_gt' (9#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v:70]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_rx_startup_fsm' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v:94]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 1480000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_sync_block' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v:78]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-6157] synthesizing module 'FD' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (10#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26754]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_sync_block' (11#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_rx_startup_fsm' (12#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_auto_phase_align' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:68]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_PHRST_DONE bound to: 2'b01 
	Parameter COUNT_PHALIGN_DONE bound to: 2'b10 
	Parameter PHALIGN_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:156]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_auto_phase_align' (13#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:68]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_init' (14#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v:71]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx' (15#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v:72]
WARNING: [Synth 8-7071] port 'gt0_rxphmonitor_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7071] port 'gt0_rxphslipmonitor_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7071] port 'gt0_rxoutclkfabric_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7023] instance 'evr_mgt_gtx_i' of module 'evr_mgt_gtx' has 49 connections declared, but only 46 given [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'gtx_byteisaligned' [/home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v:3]
	Parameter no_detect_threshold bound to: 1023 - type: integer 
	Parameter byte_aligned_threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtx_byteisaligned' (17#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v:3]
INFO: [Synth 8-6157] synthesizing module 'gtx_rx_phase_force' [/home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v:1]
	Parameter BITSLIDE_COUNTER_FORCE bound to: 5'b00101 
	Parameter COMMA_IS_LSB_FORCE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtx_rx_phase_force' (18#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v:1]
INFO: [Synth 8-6157] synthesizing module 'gtp_bitslide' [/home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v:51]
	Parameter f_eval_sync_detect_threshold bound to: 8192 - type: integer 
	Parameter c_sync_detect_threshold bound to: 8192 - type: integer 
	Parameter c_pause_tics bound to: 16'b0000000001100100 
	Parameter S_SYNC_LOST bound to: 3'b000 
	Parameter S_STABILIZE bound to: 3'b001 
	Parameter S_SLIDE bound to: 3'b010 
	Parameter S_PAUSE bound to: 3'b011 
	Parameter S_GOT_SYNC bound to: 3'b100 
	Parameter S_RESET_CDR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'gtp_bitslide' (19#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v:51]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_top' (20#1) [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:25]
WARNING: [Synth 8-7071] port 'debug' of module 'evr_mgt_top' is unconnected for instance 'evr_mgt_top_i' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:405]
WARNING: [Synth 8-7023] instance 'evr_mgt_top_i' of module 'evr_mgt_top' has 18 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:405]
INFO: [Synth 8-6157] synthesizing module 'evrLogger' [/home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evrLogger' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v:2]
INFO: [Synth 8-6157] synthesizing module 'readBPMlinks' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:6]
	Parameter faStrobeDebug bound to: false - type: string 
	Parameter bpmSetpointDebug bound to: false - type: string 
	Parameter ccwInDebug bound to: false - type: string 
	Parameter cwInDebug bound to: false - type: string 
	Parameter mergedDebug bound to: false - type: string 
	Parameter outDebug bound to: false - type: string 
	Parameter stateDebug bound to: false - type: string 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter MAX_BPMS_PER_CELL bound to: 32 - type: integer 
	Parameter BPM_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter BPM_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter FWST_IDLE bound to: 0 - type: integer 
	Parameter FWST_SEND_HEADER bound to: 1 - type: integer 
	Parameter FWST_SEND_X bound to: 2 - type: integer 
	Parameter FWST_SEND_Y bound to: 3 - type: integer 
	Parameter FWST_SEND_S bound to: 4 - type: integer 
	Parameter SETPOINT_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forwardData__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData__parameterized0' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'forwardData__parameterized1' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData__parameterized1' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'readBPMlink' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v:5]
	Parameter dbg bound to: false - type: string 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter ST_BAD_HEADER bound to: 2'b01 
	Parameter ST_BAD_SIZE bound to: 2'b10 
	Parameter ST_BAD_PACKET bound to: 2'b11 
	Parameter S_AWAIT_HEADER bound to: 0 - type: integer 
	Parameter S_AWAIT_X bound to: 1 - type: integer 
	Parameter S_AWAIT_Y bound to: 2 - type: integer 
	Parameter S_AWAIT_S bound to: 4 - type: integer 
	Parameter S_AWAIT_LAST bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'readBPMlink' (22#1) [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v:5]
INFO: [Synth 8-6157] synthesizing module 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/readBPMlinksMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'readBPMlinksMux' (23#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/readBPMlinksMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7023] instance 'readBPMlinksMux' of module 'readBPMlinksMux' has 21 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:231]
INFO: [Synth 8-6155] done synthesizing module 'readBPMlinks' (24#1) [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:6]
INFO: [Synth 8-6157] synthesizing module 'forwardCellLink' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:5]
	Parameter dbg bound to: false - type: string 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/forwardCellLinkMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forwardCellLinkMux' (25#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/forwardCellLinkMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7023] instance 'forwardCellLinkMux' of module 'forwardCellLinkMux' has 24 connections declared, but only 20 given [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
INFO: [Synth 8-6155] done synthesizing module 'forwardCellLink' (26#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:5]
INFO: [Synth 8-6157] synthesizing module 'fofbReadLinks' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:2]
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter FAstrobeDebug bound to: false - type: string 
	Parameter statusDebug bound to: false - type: string 
	Parameter rawDataDebug bound to: false - type: string 
	Parameter ccwLinkDebug bound to: false - type: string 
	Parameter cwLinkDebug bound to: false - type: string 
	Parameter cellCountDebug bound to: false - type: string 
	Parameter dspReadoutDebug bound to: false - type: string 
	Parameter CELL_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter READOUT_TIMER_WIDTH bound to: 5 - type: integer 
	Parameter LINK_CCW bound to: 1'b0 
	Parameter LINK_CW bound to: 1'b1 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter SEQNO_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbReadLink' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v:2]
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter dbg bound to: false - type: string 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter ST_BAD_HEADER bound to: 2'b01 
	Parameter ST_BAD_SIZE bound to: 2'b10 
	Parameter ST_BAD_PACKET bound to: 2'b11 
	Parameter S_AWAIT_HEADER bound to: 3'b000 
	Parameter S_AWAIT_X bound to: 3'b001 
	Parameter S_AWAIT_Y bound to: 3'b010 
	Parameter S_AWAIT_S bound to: 3'b100 
	Parameter S_AWAIT_LAST bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLink' (27#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v:2]
INFO: [Synth 8-6157] synthesizing module 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/fofbReadLinksMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLinksMux' (28#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/fofbReadLinksMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7023] instance 'fofbReadLinksMux' of module 'fofbReadLinksMux' has 24 connections declared, but only 20 given [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLinks' (29#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:2]
INFO: [Synth 8-6157] synthesizing module 'linkStatistics' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:4]
	Parameter dbg bound to: false - type: string 
	Parameter DPRAM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DPRAM_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/linkStatisticsMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'linkStatisticsMux' (30#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-106421-kpenney-u15/realtime/linkStatisticsMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S02_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S03_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S02_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S03_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7023] instance 'linkStatisticsMux' of module 'linkStatisticsMux' has 35 connections declared, but only 27 given [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
INFO: [Synth 8-6157] synthesizing module 'linkStatisticsDPRAM' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:124]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linkStatisticsDPRAM' (31#1) [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:124]
INFO: [Synth 8-6155] done synthesizing module 'linkStatistics' (32#1) [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:4]
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:10]
	Parameter NF bound to: 5 - type: integer 
	Parameter NG bound to: 1 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter cw bound to: 1 - type: integer 
	Parameter rw bound to: 27 - type: integer 
	Parameter uw bound to: 30 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
	Parameter NB_ bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count_sub' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:155]
	Parameter NF bound to: 5 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter cw bound to: 3 - type: integer 
	Parameter uw bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count_fe' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:199]
	Parameter NF bound to: 5 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter uw bound to: 30 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simplest_gray' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:256]
	Parameter gw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simplest_gray' (33#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:256]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count_fe' (34#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:199]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count_sub' (35#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:155]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count' (36#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:10]
WARNING: [Synth 8-7071] port 'source_state' of module 'freq_multi_count' is unconnected for instance 'frequencyCounters' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:968]
WARNING: [Synth 8-7023] instance 'frequencyCounters' of module 'freq_multi_count' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:968]
INFO: [Synth 8-6157] synthesizing module 'fifoUART' [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:5]
	Parameter CLK_RATE bound to: 100000000 - type: integer 
	Parameter BIT_RATE bound to: 115200 - type: integer 
	Parameter FULLBIT_RELOAD bound to: 867 - type: integer 
	Parameter HALFBIT_RELOAD bound to: 433 - type: integer 
	Parameter CLKDIVIDER_WIDTH bound to: 10 - type: integer 
	Parameter L2_FIFO_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifoUART' (37#1) [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:5]
INFO: [Synth 8-6157] synthesizing module 'badger' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:36]
	Parameter CONFIG_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter CONFIG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_MAC_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter RX_MAC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_WORD_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SYS_RX_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter PK_TXBUF_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PK_TXBUF_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/serial_io/gmii_to_rgmii.v:3]
	Parameter in_phase_tx_clk bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:66555]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (38#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:66555]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:51959]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (39#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:51959]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70062]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (40#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70062]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:53933]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (41#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:53933]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (42#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (43#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (44#1) [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/serial_io/gmii_to_rgmii.v:3]
INFO: [Synth 8-6157] synthesizing module 'rtefi_blob' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:23]
	Parameter paw bound to: 11 - type: integer 
	Parameter n_lat bound to: 8 - type: integer 
	Parameter mac_aw bound to: 10 - type: integer 
	Parameter ip bound to: 32'b11000000101010000000011100000100 
	Parameter mac bound to: 48'b000100100101010101010101000000000000000100101101 
	Parameter udp_port0 bound to: 7 - type: integer 
	Parameter udp_port1 bound to: 801 - type: integer 
	Parameter udp_port2 bound to: 802 - type: integer 
	Parameter udp_port3 bound to: 803 - type: integer 
	Parameter udp_port4 bound to: 804 - type: integer 
	Parameter udp_port5 bound to: 0 - type: integer 
	Parameter udp_port6 bound to: 0 - type: integer 
	Parameter udp_port7 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rtefi_center' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:167]
	Parameter paw bound to: 11 - type: integer 
	Parameter n_lat bound to: 8 - type: integer 
	Parameter mac_aw bound to: 10 - type: integer 
	Parameter handle_arp bound to: 1 - type: integer 
	Parameter handle_icmp bound to: 1 - type: integer 
	Parameter ip bound to: 32'b11000000101010000000011100000100 
	Parameter mac bound to: 48'b000100100101010101010101000000000000000100101101 
	Parameter udp_port0 bound to: 7 - type: integer 
	Parameter udp_port1 bound to: 801 - type: integer 
	Parameter udp_port2 bound to: 802 - type: integer 
	Parameter udp_port3 bound to: 803 - type: integer 
	Parameter udp_port4 bound to: 804 - type: integer 
	Parameter udp_port5 bound to: 0 - type: integer 
	Parameter udp_port6 bound to: 0 - type: integer 
	Parameter udp_port7 bound to: 0 - type: integer 
	Parameter p_offset bound to: 480 - type: integer 
	Parameter precog_latency bound to: 1580 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac_subset' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1911]
	Parameter mac_aw bound to: 10 - type: integer 
	Parameter big_endian bound to: 0 - type: integer 
	Parameter latency bound to: 1580 - type: integer 
	Parameter stretch bound to: 4 - type: integer 
	Parameter ifg bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_tx_mac' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2066]
	Parameter mac_aw bound to: 10 - type: integer 
	Parameter big_endian bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2103]
INFO: [Synth 8-6155] done synthesizing module 'test_tx_mac' (45#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2066]
INFO: [Synth 8-6157] synthesizing module 'precog' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1994]
	Parameter PAW bound to: 11 - type: integer 
	Parameter LATENCY bound to: 1604 - type: integer 
	Parameter ST_WAIT_RTS bound to: 0 - type: integer 
	Parameter ST_WAIT_GAP bound to: 1 - type: integer 
	Parameter ST_WAIT_RISING bound to: 2 - type: integer 
	Parameter ST_WAIT_FALLING bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2027]
INFO: [Synth 8-6155] done synthesizing module 'precog' (46#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1994]
INFO: [Synth 8-6155] done synthesizing module 'mac_subset' (47#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1911]
INFO: [Synth 8-6157] synthesizing module 'scanner' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:469]
	Parameter handle_arp bound to: 1 - type: integer 
	Parameter handle_icmp bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_patt' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:757]
INFO: [Synth 8-6155] done synthesizing module 'arp_patt' (48#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:757]
INFO: [Synth 8-6157] synthesizing module 'icmp_patt' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:874]
INFO: [Synth 8-6155] done synthesizing module 'icmp_patt' (49#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:874]
INFO: [Synth 8-6157] synthesizing module 'ip_patt' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:794]
INFO: [Synth 8-6157] synthesizing module 'ones_chksum' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1645]
INFO: [Synth 8-6155] done synthesizing module 'ones_chksum' (50#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1645]
WARNING: [Synth 8-7071] port 'sum' of module 'ones_chksum' is unconnected for instance 'ck' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:858]
WARNING: [Synth 8-7023] instance 'ck' of module 'ones_chksum' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:858]
INFO: [Synth 8-6155] done synthesizing module 'ip_patt' (51#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:794]
INFO: [Synth 8-6157] synthesizing module 'udp_patt' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:905]
INFO: [Synth 8-6155] done synthesizing module 'udp_patt' (52#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:905]
INFO: [Synth 8-6157] synthesizing module 'cksum_chk' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:722]
WARNING: [Synth 8-7071] port 'sum' of module 'ones_chksum' is unconnected for instance 'ck' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:740]
WARNING: [Synth 8-7023] instance 'ck' of module 'ones_chksum' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:740]
INFO: [Synth 8-6155] done synthesizing module 'cksum_chk' (53#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:722]
INFO: [Synth 8-6157] synthesizing module 'crc8e_guts' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1174]
	Parameter wid bound to: 32 - type: integer 
	Parameter init bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'crc8e_guts' (54#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1174]
WARNING: [Synth 8-7071] port 'd_out' of module 'crc8e_guts' is unconnected for instance 'crc8e' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:641]
WARNING: [Synth 8-7023] instance 'crc8e' of module 'crc8e_guts' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:641]
INFO: [Synth 8-6157] synthesizing module 'udp_port_cam' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1118]
	Parameter naw bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_port_cam' (55#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1118]
INFO: [Synth 8-6155] done synthesizing module 'scanner' (56#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:469]
WARNING: [Synth 8-7071] port 'keep' of module 'scanner' is unconnected for instance 'a_scan' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:266]
WARNING: [Synth 8-7023] instance 'a_scan' of module 'scanner' has 18 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:266]
INFO: [Synth 8-6157] synthesizing module 'pbuf_writer' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:973]
	Parameter paw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pbuf_writer' (57#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:973]
INFO: [Synth 8-6157] synthesizing module 'construct' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1250]
	Parameter paw bound to: 11 - type: integer 
	Parameter p_offset bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'construct_tx_table' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1445]
INFO: [Synth 8-6155] done synthesizing module 'construct_tx_table' (58#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1445]
WARNING: [Synth 8-7071] port 'all_ones' of module 'ones_chksum' is unconnected for instance 'ck' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1398]
WARNING: [Synth 8-7023] instance 'ck' of module 'ones_chksum' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1398]
WARNING: [Synth 8-7071] port 'sum' of module 'ones_chksum' is unconnected for instance 'xchk' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1437]
WARNING: [Synth 8-7023] instance 'xchk' of module 'ones_chksum' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1437]
INFO: [Synth 8-6155] done synthesizing module 'construct' (59#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1250]
WARNING: [Synth 8-7071] port 'xcheck_fault' of module 'construct' is unconnected for instance 'c_construct' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:317]
WARNING: [Synth 8-7023] instance 'c_construct' of module 'construct' has 16 connections declared, but only 15 given [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:317]
INFO: [Synth 8-6157] synthesizing module 'xformer' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1670]
	Parameter n_lat bound to: 8 - type: integer 
	Parameter handle_icmp bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hack_icmp_cksum' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1840]
INFO: [Synth 8-6155] done synthesizing module 'hack_icmp_cksum' (60#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1840]
INFO: [Synth 8-6157] synthesizing module 'reg_delay' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1875]
	Parameter dw bound to: 12 - type: integer 
	Parameter len bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_delay' (61#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1875]
INFO: [Synth 8-6155] done synthesizing module 'xformer' (62#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1670]
INFO: [Synth 8-6157] synthesizing module 'ethernet_crc_add' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1788]
INFO: [Synth 8-6157] synthesizing module 'crc8e_guts__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1174]
	Parameter wid bound to: 32 - type: integer 
	Parameter init bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'crc8e_guts__parameterized0' (62#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1174]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_crc_add' (63#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'rtefi_center' (64#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:167]
INFO: [Synth 8-6157] synthesizing module 'hello' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2144]
	Parameter n_lat bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_delay__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1875]
	Parameter dw bound to: 8 - type: integer 
	Parameter len bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_delay__parameterized0' (64#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:1875]
INFO: [Synth 8-6155] done synthesizing module 'hello' (65#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:2144]
INFO: [Synth 8-6155] done synthesizing module 'rtefi_blob' (66#1) [/home/kpenney/repos/cell-controller/gateware/modules/badgerMerged.v:23]
WARNING: [Synth 8-7071] port 'tx_er' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'scanner_debug' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'ibadge_stb' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'ibadge_data' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'obadge_stb' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'obadge_data' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'xdomain_fault' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'rx_mon' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'tx_mon' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7071] port 'in_use' of module 'rtefi_blob' is unconnected for instance 'rtefi' [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
WARNING: [Synth 8-7023] instance 'rtefi' of module 'rtefi_blob' has 36 connections declared, but only 26 given [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:219]
INFO: [Synth 8-6155] done synthesizing module 'badger' (67#1) [/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v:36]
INFO: [Synth 8-6157] synthesizing module 'system_marble' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:2350]
INFO: [Synth 8-6157] synthesizing module 'Aurora_imp_1A2RGDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_support' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_support.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_CLOCK_MODULE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_clock_module.v:62]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_CLOCK_MODULE' (68#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_clock_module.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_cdc_sync' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_cdc_sync' (69#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_cdc_sync.v:104]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_support_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_cdc_sync__parameterized0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_cdc_sync__parameterized0' (69#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_cdc_sync.v:104]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_SUPPORT_RESET_LOGIC' (70#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_support_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_gt_common_wrapper' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_gt_common_wrapper.v:55]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36937]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (71#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36937]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_gt_common_wrapper' (72#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_gt_common_wrapper.v:55]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_core' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0_core.v:62]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_RESET_LOGIC' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_reset_logic.v:62]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_RESET_LOGIC' (73#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_AURORA_LANE_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_aurora_lane_4byte.v:65]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_LANE_INIT_SM_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26982]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (74#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26982]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_LANE_INIT_SM_4BYTE' (75#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_CHBOND_COUNT_DEC_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_chbond_count_dec_4byte.v:62]
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_CHBOND_COUNT_DEC_4BYTE' (76#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_chbond_count_dec_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_SYM_GEN_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_gen_4byte.v:77]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_SYM_GEN_4BYTE' (77#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_gen_4byte.v:77]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_SYM_DEC_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:64]
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:248]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:260]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:272]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:284]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:296]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:308]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:320]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:332]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_SYM_DEC_4BYTE' (78#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_sym_dec_4byte.v:64]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_ERR_DETECT_4BYTE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_err_detect_4byte.v:62]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_ERR_DETECT_4BYTE' (79#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_err_detect_4byte.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_hotplug' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_hotplug.v:53]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_hotplug' (80#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_hotplug.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_AURORA_LANE_4BYTE' (81#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_aurora_lane_4byte.v:65]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_GT_WRAPPER' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:57]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 16000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 800 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_tx_startup_fsm' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_tx_startup_fsm.v:76]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_tx_startup_fsm' (82#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_tx_startup_fsm.v:76]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_rx_startup_fsm' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_rx_startup_fsm.v:75]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 150000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 592000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_rx_startup_fsm' (83#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_rx_startup_fsm.v:75]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_multi_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_multi_gt.v:55]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_gt.v:55]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL__parameterized0' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111101000000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 13 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 13 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL__parameterized0' (83#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_gt' (84#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_gt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_multi_gt' (85#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_multi_gt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_GT_WRAPPER' (86#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_GLOBAL_LOGIC' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_global_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'system_marble_aurora_8b10b_0_0_CHANNEL_INIT_SM' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_channel_init_sm.v:79]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (86#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26754]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_CHANNEL_INIT_SM' (87#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_channel_init_sm.v:79]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (88#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:101202]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_IDLE_AND_VER_GEN' (89#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_idle_and_ver_gen.v:65]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_CHANNEL_ERR_DETECT' (90#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_channel_err_detect.v:65]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_GLOBAL_LOGIC' (91#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_global_logic.v:62]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_AXI_TO_LL' (92#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_axi_to_ll.v:62]
	Parameter CRC_INIT bound to: -1 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_crc_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'system_marble_aurora_8b10b_0_0_CRC_TOP' (93#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_crc_top.v:66]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_tx_ll_datapath.v:194]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_tx_ll_datapath.v:237]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/src/system_marble_aurora_8b10b_0_0_storage_count_control.v:116]
WARNING: [Synth 8-7071] port 's_axi_tx_tready' of module 'system_marble_aurora_8b10b_0_0' is unconnected for instance 'aurora_8b10b_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
WARNING: [Synth 8-7071] port 'sys_reset_out' of module 'system_marble_aurora_8b10b_0_0' is unconnected for instance 'aurora_8b10b_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
WARNING: [Synth 8-7071] port 'link_reset_out' of module 'system_marble_aurora_8b10b_0_0' is unconnected for instance 'aurora_8b10b_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
WARNING: [Synth 8-7071] port 'gt_qpllclk_quad2_out' of module 'system_marble_aurora_8b10b_0_0' is unconnected for instance 'aurora_8b10b_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
WARNING: [Synth 8-7071] port 'gt_qpllrefclk_quad2_out' of module 'system_marble_aurora_8b10b_0_0' is unconnected for instance 'aurora_8b10b_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
WARNING: [Synth 8-7023] instance 'aurora_8b10b_0' of module 'system_marble_aurora_8b10b_0_0' has 48 connections declared, but only 43 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:521]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:248]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:260]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:272]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:284]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:296]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:308]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:320]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_sym_dec_4byte.v:332]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 16000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 800 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 150000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 592000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_crc_top.v:115]
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_tx_ll_datapath.v:194]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_tx_ll_datapath.v:237]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/src/system_marble_aurora_8b10b_1_0_storage_count_control.v:116]
WARNING: [Synth 8-7071] port 's_axi_tx_tready' of module 'system_marble_aurora_8b10b_1_0' is unconnected for instance 'aurora_8b10b_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
WARNING: [Synth 8-7071] port 'sys_reset_out' of module 'system_marble_aurora_8b10b_1_0' is unconnected for instance 'aurora_8b10b_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
WARNING: [Synth 8-7071] port 'link_reset_out' of module 'system_marble_aurora_8b10b_1_0' is unconnected for instance 'aurora_8b10b_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
WARNING: [Synth 8-7071] port 'gt0_qpllreset_out' of module 'system_marble_aurora_8b10b_1_0' is unconnected for instance 'aurora_8b10b_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
WARNING: [Synth 8-7071] port 'tx_out_clk' of module 'system_marble_aurora_8b10b_1_0' is unconnected for instance 'aurora_8b10b_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
WARNING: [Synth 8-7023] instance 'aurora_8b10b_1' of module 'system_marble_aurora_8b10b_1_0' has 47 connections declared, but only 42 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:565]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:248]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:260]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:272]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:284]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:296]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:308]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:320]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_sym_dec_4byte.v:332]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 16000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 800 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 150000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 592000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_crc_top.v:115]
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_tx_ll_datapath.v:194]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_tx_ll_datapath.v:237]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/src/system_marble_aurora_8b10b_2_0_storage_count_control.v:116]
WARNING: [Synth 8-7071] port 'sys_reset_out' of module 'system_marble_aurora_8b10b_2_0' is unconnected for instance 'aurora_8b10b_2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:608]
WARNING: [Synth 8-7071] port 'link_reset_out' of module 'system_marble_aurora_8b10b_2_0' is unconnected for instance 'aurora_8b10b_2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:608]
WARNING: [Synth 8-7071] port 'gt0_qpllreset_out' of module 'system_marble_aurora_8b10b_2_0' is unconnected for instance 'aurora_8b10b_2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:608]
WARNING: [Synth 8-7071] port 'tx_out_clk' of module 'system_marble_aurora_8b10b_2_0' is unconnected for instance 'aurora_8b10b_2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:608]
WARNING: [Synth 8-7023] instance 'aurora_8b10b_2' of module 'system_marble_aurora_8b10b_2_0' has 47 connections declared, but only 43 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:608]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:248]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:260]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:272]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:284]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:296]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:308]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:320]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_sym_dec_4byte.v:332]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 16000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 800 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 150000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 592000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_crc_top.v:115]
	Parameter CC_FREQ_FACTOR bound to: 5'b01100 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_tx_ll_datapath.v:194]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_tx_ll_datapath.v:237]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 4 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter CRC_INIT bound to: -1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/src/system_marble_aurora_8b10b_3_0_storage_count_control.v:116]
WARNING: [Synth 8-7071] port 'sys_reset_out' of module 'system_marble_aurora_8b10b_3_0' is unconnected for instance 'aurora_8b10b_3' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:652]
WARNING: [Synth 8-7071] port 'link_reset_out' of module 'system_marble_aurora_8b10b_3_0' is unconnected for instance 'aurora_8b10b_3' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:652]
WARNING: [Synth 8-7071] port 'gt0_qpllreset_out' of module 'system_marble_aurora_8b10b_3_0' is unconnected for instance 'aurora_8b10b_3' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:652]
WARNING: [Synth 8-7071] port 'tx_out_clk' of module 'system_marble_aurora_8b10b_3_0' is unconnected for instance 'aurora_8b10b_3' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:652]
WARNING: [Synth 8-7023] instance 'aurora_8b10b_3' of module 'system_marble_aurora_8b10b_3_0' has 47 connections declared, but only 43 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:652]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 32 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 32 - type: integer 
	Parameter TSTRB_OFFSET bound to: 36 - type: integer 
	Parameter TKEEP_OFFSET bound to: 40 - type: integer 
	Parameter TID_OFFSET bound to: 41 - type: integer 
	Parameter TDEST_OFFSET bound to: 42 - type: integer 
	Parameter TUSER_OFFSET bound to: 43 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 44 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 44 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4053 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 44 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 44 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 45056 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 45056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 44 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 44 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 44 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 44 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 44 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 44 - type: integer 
	Parameter rstb_loop_iter bound to: 44 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 44 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter DRP_COUNT bound to: 5 - type: integer 
	Parameter DRP_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAXDRPs bound to: 32 - type: integer 
	Parameter dly bound to: 1 - type: integer 
	Parameter extra_addr_bits bound to: 3 - type: integer 
	Parameter extra_addr_bits_plusone bound to: 3 - type: integer 
	Parameter idle_state bound to: 3'b000 
	Parameter drp_write_state bound to: 3'b001 
	Parameter drp_write_data_latch bound to: 3'b010 
	Parameter drp_write_wait bound to: 3'b011 
	Parameter write_response bound to: 3'b100 
	Parameter drp_read_state bound to: 3'b101 
	Parameter drp_read_wait bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/675b/src/drp_bridge.v:511]
WARNING: [Synth 8-7071] port 'drp5_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp5_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp5_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp5_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp6_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp6_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp6_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp6_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp7_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp7_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp7_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp7_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp8_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp8_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp8_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp8_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp9_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp9_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp9_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp9_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp10_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp10_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp10_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp10_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp11_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp11_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp11_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp11_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp12_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp12_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp12_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp12_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp13_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp13_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp13_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp13_di' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp14_en' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp14_we' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
WARNING: [Synth 8-7071] port 'drp14_addr' of module 'system_marble_drp_bridge_0_0' is unconnected for instance 'drp_bridge_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'drp_bridge_0' of module 'system_marble_drp_bridge_0_0' has 213 connections declared, but only 105 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:718]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'system_marble_BRAM_BPM_SETPOINTS_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/synth/system_marble_BRAM_BPM_SETPOINTS_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/synth/system_marble_BRAM_BPM_SETPOINTS_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (262#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (263#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (264#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'system_marble_BRAM_BPM_SETPOINTS_0' (265#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/synth/system_marble_BRAM_BPM_SETPOINTS_0.vhd:92]
WARNING: [Synth 8-7023] instance 'BRAM_BPM_SETPOINTS' of module 'system_marble_BRAM_BPM_SETPOINTS_0' has 28 connections declared, but only 25 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3129]
INFO: [Synth 8-638] synthesizing module 'system_marble_DummyUART_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/synth/system_marble_DummyUART_0.vhd:86]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/synth/system_marble_DummyUART_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (266#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (267#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (268#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (269#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (270#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (271#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (272#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (273#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (274#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (275#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (275#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (275#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (275#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (276#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (277#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (278#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (279#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'system_marble_DummyUART_0' (280#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/synth/system_marble_DummyUART_0.vhd:86]
WARNING: [Synth 8-7023] instance 'DummyUART' of module 'system_marble_DummyUART_0' has 22 connections declared, but only 21 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3155]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter CHANNEL_COUNT bound to: 64 - type: integer 
	Parameter L2MUX_INPUT_COUNT bound to: 4 - type: integer 
	Parameter L1MUX_WIDTH bound to: 128 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
	Parameter DEBUG bound to: 0 - type: integer 
	Parameter Kstart bound to: 8'b00011100 
	Parameter Kstop bound to: 8'b00111100 
	Parameter IDLE bound to: 3'b001 
	Parameter READ bound to: 3'b010 
	Parameter FTCH bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:328]
	Parameter TIMESTAMP_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:462]
INFO: [Synth 8-638] synthesizing module 'MappingRam' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/MappingRam.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: MappingRam.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.0901 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/MappingRam.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'MappingRam' (301#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/MappingRam.vhd:74]
	Parameter SECONDS_WIDTH bound to: 32 - type: integer 
	Parameter TICKS_WIDTH bound to: 32 - type: integer 
	Parameter EVCODE_SHIFT_ZERO bound to: 8'b01110000 
	Parameter EVCODE_SHIFT_ONE bound to: 8'b01110001 
	Parameter EVCODE_SECONDS_MARKER bound to: 8'b01111101 
INFO: [Synth 8-638] synthesizing module 'timeStampFIFO' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/timeStampFIFO.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 72 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 72 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1020 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/timeStampFIFO.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'timeStampFIFO' (322#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/timeStampFIFO.vhd:73]
	Parameter IDLE bound to: 4'b0001 
	Parameter LTCH1 bound to: 4'b0010 
	Parameter LTCH2 bound to: 4'b0100 
	Parameter STRB bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/DataBufferCntrlr.v:68]
INFO: [Synth 8-638] synthesizing module 'PacketMem' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/PacketMem.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: PacketMem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.5592 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/PacketMem.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'PacketMem' (323#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/PacketMem.vhd:71]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_buser' does not match port width (2) of module 'evr_axi' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_evr_axi_0_0/synth/system_marble_evr_axi_0_0.v:283]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_ruser' does not match port width (2) of module 'evr_axi' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_evr_axi_0_0/synth/system_marble_evr_axi_0_0.v:303]
WARNING: [Synth 8-7023] instance 'evr_axi_0' of module 'system_marble_evr_axi_0_0' has 61 connections declared, but only 51 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3214]
INFO: [Synth 8-638] synthesizing module 'system_marble_mdm_1_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/synth/system_marble_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:12616' bound to instance 'U0' of component 'MDM' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/synth/system_marble_mdm_1_0.vhd:1656]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:321' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15905]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (329#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:345]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1469' bound to instance 'LUT1_I' of component 'MB_LUT1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:15923]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_LUT1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 2'b10 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1505]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_LUT1' (330#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:1483]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:383' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16391]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (331#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:396]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:5734' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:16489]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7654]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_xil_scan_reset_control' (332#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:306]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7664]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:7674]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3017' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:10365]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3599]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:297' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3607]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:682' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3664]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (333#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:698]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:741' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:781]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (334#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:758]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3868]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E' (335#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized0' (335#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3957]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized1' (335#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:804' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3975]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_19_MB_SRL16E__parameterized2' (335#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (336#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:3290]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (337#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:6971]
INFO: [Synth 8-256] done synthesizing module 'MDM' (338#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd:14299]
INFO: [Synth 8-256] done synthesizing module 'system_marble_mdm_1_0' (339#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/synth/system_marble_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_marble_microblaze_0_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/synth/system_marble_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_marble_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd:164117' bound to instance 'U0' of component 'MicroBlaze' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/synth/system_marble_microblaze_0_0.vhd:810]
INFO: [Synth 8-256] done synthesizing module 'system_marble_microblaze_0_0' (397#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/synth/system_marble_microblaze_0_0.vhd:116]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'system_marble_microblaze_0_0' has 52 connections declared, but only 51 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3279]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010001001010010000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000011010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: kintex7 - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010001001010010000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000001100000000000000000111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000010001001010010011111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000100101000010000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010001001010010000000000000000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000100101000011111111111111111000000000000000000000000000000001100000000000000000111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000010001001010010011111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph_1' of module 'system_marble_microblaze_0_axi_periph_1_0' has 182 connections declared, but only 171 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3331]
INFO: [Synth 8-638] synthesizing module 'system_marble_dlmb_bram_if_cntlr_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/synth/system_marble_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/synth/system_marble_dlmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (420#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (421#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (422#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'system_marble_dlmb_bram_if_cntlr_0' (423#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/synth/system_marble_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_marble_dlmb_bram_if_cntlr_bram_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/synth/system_marble_dlmb_bram_if_cntlr_bram_0.vhd:78]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_marble_dlmb_bram_if_cntlr_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/synth/system_marble_dlmb_bram_if_cntlr_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'system_marble_dlmb_bram_if_cntlr_bram_0' (426#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/synth/system_marble_dlmb_bram_if_cntlr_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'system_marble_dlmb_v10_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/synth/system_marble_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/synth/system_marble_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:27118' bound to instance 'POR_FF_I' of component 'FDS' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (428#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'system_marble_dlmb_v10_0' (429#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/synth/system_marble_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'system_marble_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:2128]
INFO: [Synth 8-638] synthesizing module 'system_marble_ilmb_bram_if_cntlr_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/synth/system_marble_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/synth/system_marble_ilmb_bram_if_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (429#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (429#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (429#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'system_marble_ilmb_bram_if_cntlr_0' (430#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/synth/system_marble_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_marble_ilmb_v10_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/synth/system_marble_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/synth/system_marble_ilmb_v10_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'system_marble_ilmb_v10_0' (431#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/synth/system_marble_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'system_marble_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:2174]
INFO: [Synth 8-638] synthesizing module 'system_marble_rst_clk_wiz_1_100M_0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/synth/system_marble_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/synth/system_marble_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:101202' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (432#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (433#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (434#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (435#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (436#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_marble_rst_clk_wiz_1_100M_0' (437#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/synth/system_marble_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'system_marble_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3525]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_axi_xadc' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_axi_xadc.vhd:234]
	Parameter C_INSTANCE bound to: system_marble_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_axi_lite_ipif' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_slave_attachment' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_address_decoder' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized0' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized0' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized1' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized1' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized2' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized2' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized3' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized3' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized4' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized4' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized5' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized5' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized6' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized6' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized7' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized7' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized8' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized8' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized9' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized9' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized10' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized10' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized11' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized11' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized12' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized12' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized13' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized13' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized14' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized14' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized15' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized15' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized16' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized16' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized17' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized17' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized18' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized18' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized19' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized19' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized20' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized20' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized21' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized21' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized22' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized22' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized23' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized23' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized24' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized24' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized25' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_pselect_f__parameterized25' (438#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_address_decoder' (439#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_slave_attachment' (440#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_axi_lite_ipif' (441#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_marble_xadc_wiz_0_0_xadc_core_drp' declared at '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'system_marble_xadc_wiz_0_0_xadc_core_drp' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_axi_xadc.vhd:687]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_xadc_core_drp' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_xadc_core_drp.vhd:185]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010000110111111 
	Parameter INIT_42 bound to: 16'b0000100000100000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_xadc_core_drp.vhd:966]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_xadc_core_drp' (442#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_xadc_core_drp.vhd:185]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_soft_reset' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_soft_reset' (443#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_marble_xadc_wiz_0_0_interrupt_control' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_interrupt_control' (444#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_marble_xadc_wiz_0_0_axi_xadc' (445#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_axi_xadc.vhd:234]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'system_marble_xadc_wiz_0_0' has 27 connections declared, but only 21 given [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v:3535]
WARNING: [Synth 8-689] width (16) of port connection 'BRAM_BPM_SETPOINTS_ADDR' does not match port width (13) of module 'system_marble' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1178]
WARNING: [Synth 8-689] width (1) of port connection 'BRAM_BPM_SETPOINTS_WENABLE' does not match port width (4) of module 'system_marble' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1180]
WARNING: [Synth 8-7023] instance 'system_i' of module 'system_marble' has 119 connections declared, but only 115 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1063]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 3103.031 ; gain = 700.488 ; free physical = 15114 ; free virtual = 26513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3103.031 ; gain = 700.488 ; free physical = 15179 ; free virtual = 26579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3103.031 ; gain = 700.488 ; free physical = 15179 ; free virtual = 26579
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3103.031 ; gain = 0.000 ; free physical = 15128 ; free virtual = 26527
INFO: [Netlist 29-17] Analyzing 1033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux/forwardCellLinkMux_in_context.xdc] for cell 'forwardCCWcell/forwardCellLinkMux'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux/forwardCellLinkMux_in_context.xdc] for cell 'forwardCCWcell/forwardCellLinkMux'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux/forwardCellLinkMux_in_context.xdc] for cell 'forwardCWcell/forwardCellLinkMux'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux/forwardCellLinkMux_in_context.xdc] for cell 'forwardCWcell/forwardCellLinkMux'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux/linkStatisticsMux_in_context.xdc] for cell 'linkStatistics/linkStatisticsMux'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux/linkStatisticsMux_in_context.xdc] for cell 'linkStatistics/linkStatisticsMux'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux/fofbReadLinksMux_in_context.xdc] for cell 'fofbReadLinks/fofbReadLinksMux'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux/fofbReadLinksMux_in_context.xdc] for cell 'fofbReadLinks/fofbReadLinksMux'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux/readBPMlinksMux_in_context.xdc] for cell 'readBPMlinks/readBPMlinksMux'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux/readBPMlinksMux_in_context.xdc] for cell 'readBPMlinks/readBPMlinksMux'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0_board.xdc] for cell 'system_i/DummyUART/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0_board.xdc] for cell 'system_i/DummyUART/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xdc] for cell 'system_i/DummyUART/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xdc] for cell 'system_i/DummyUART/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'BOOT_CS_B'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'BOOT_MOSI'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'BOOT_MISO'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'TWI_SDA'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'TWI_SCL'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'FPGA_SCLK'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'FPGA_CSB'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'FPGA_MOSI'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'FPGA_MISO'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_6'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_7'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_4'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_5'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_6'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_7'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_N[0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_RX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_RX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_N[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_P[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_N[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'FMC1_CLK0_M2C_P'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'FMC1_CLK0_M2C_N'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'FMC2_CLK0_M2C_P'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'FMC2_CLK0_M2C_N'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:158]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK' matched to 'pin' objects. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:284]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk62' completely overrides clock 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK'.
New: create_clock -period 16.000 -name clk62 system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK, [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:284]
Previous: create_clock -period 12.800 [get_pins system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK], [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc:54]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:285]
WARNING: [Vivado 12-627] No clocks matched 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:287]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:287]
WARNING: [Vivado 12-508] No pins matched 'psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:290]
WARNING: [Vivado 12-508] No pins matched 'psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:291]
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cctrl_marble_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cctrl_marble_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cctrl_marble_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3167.062 ; gain = 0.000 ; free physical = 14933 ; free virtual = 26332
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  FD => FDRE: 164 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 156 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 211 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3167.062 ; gain = 0.000 ; free physical = 14933 ; free virtual = 26332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 3167.062 ; gain = 764.520 ; free physical = 15160 ; free virtual = 26560
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_marble_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'evr_mgt_gtx_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0001 |                               00
         WAIT_PHRST_DONE |                             0010 |                               01
      COUNT_PHALIGN_DONE |                             0100 |                               10
            PHALIGN_DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalign_state_reg' using encoding 'one-hot' in module 'evr_mgt_gtx_auto_phase_align'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_SYNC_LOST |                              000 |                              000
             S_STABILIZE |                              001 |                              001
                 S_PAUSE |                              010 |                              011
                 S_SLIDE |                              011 |                              010
              S_GOT_SYNC |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gtp_bitslide'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          S_AWAIT_HEADER |                              000 |                              000
               S_AWAIT_X |                              001 |                              001
               S_AWAIT_Y |                              010 |                              010
               S_AWAIT_S |                              011 |                              100
            S_AWAIT_LAST |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'readBPMlink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mode_reg' using encoding 'sequential' in module 'test_tx_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ST_WAIT_RTS |                               00 |                               00
             ST_WAIT_GAP |                               01 |                               01
          ST_WAIT_RISING |                               10 |                               10
         ST_WAIT_FALLING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'precog'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_0_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_0_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_1_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_1_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_2_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_2_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_3_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'system_marble_aurora_8b10b_3_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                              001 |                              000
         drp_write_state |                              110 |                              001
    drp_write_data_latch |                              101 |                              010
          drp_write_wait |                              100 |                              011
          write_response |                              011 |                              100
          drp_read_state |                              010 |                              101
           drp_read_wait |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_wr_reg' using encoding 'sequential' in module 'drp_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                   LTCH1 |                             0010 |                             0010
                   LTCH2 |                             0100 |                             0100
                    STRB |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'DataBufferCntrlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    READ |                              010 |                              010
                    FTCH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'EventReceiverTop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_marble_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 3167.062 ; gain = 764.520 ; free physical = 11982 ; free virtual = 23381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 25    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 15    
	   3 Input   11 Bit       Adders := 1     
	   4 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 20    
	   4 Input   10 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 31    
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 11    
	   2 Input    5 Bit       Adders := 9     
	   3 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 18    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 22    
	   5 Input    2 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 8     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 8     
	   2 Input     32 Bit         XORs := 256   
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 179   
	   3 Input      1 Bit         XORs := 13    
	   6 Input      1 Bit         XORs := 12    
	   7 Input      1 Bit         XORs := 16    
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 8     
	   9 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
+---Registers : 
	             4096 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              128 Bit    Registers := 6     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 8     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 9     
	               48 Bit    Registers := 3     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 184   
	               30 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 5     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 27    
	               10 Bit    Registers := 47    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 143   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 90    
	                3 Bit    Registers := 43    
	                2 Bit    Registers := 204   
	                1 Bit    Registers := 2310  
+---RAMs : 
	              48K Bit	(512 X 96 bit)          RAMs := 3     
	              44K Bit	(1024 X 44 bit)          RAMs := 2     
	              32K Bit	(512 X 64 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	              18K Bit	(2048 X 9 bit)          RAMs := 1     
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
	              10K Bit	(256 X 40 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               1K Bit	(32 X 48 bit)          RAMs := 1     
	              150 Bit	(5 X 30 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 8     
	   6 Input  512 Bit        Muxes := 2     
	   5 Input  112 Bit        Muxes := 4     
	   2 Input  112 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   48 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 343   
	   4 Input   32 Bit        Muxes := 27    
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 3     
	 185 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 53    
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 15    
	   4 Input   15 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 59    
	   3 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 18    
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 74    
	  10 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 28    
	   8 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 23    
	   2 Input    2 Bit        Muxes := 123   
	   7 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 7     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 917   
	   6 Input    1 Bit        Muxes := 56    
	   5 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 38    
	   3 Input    1 Bit        Muxes := 16    
	  10 Input    1 Bit        Muxes := 80    
	   9 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 11    
	  11 Input    1 Bit        Muxes := 96    
	   8 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[2] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arprot[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[2] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awprot[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[31] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[30] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[29] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[28] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[27] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[26] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[25] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[24] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[23] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[22] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[21] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[20] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[19] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[18] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[17] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wdata[16] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[3] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[2] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_wstrb[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[15] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[14] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[13] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[12] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[11] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[10] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[9] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[8] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[7] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[6] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[5] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[4] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[3] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[2] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp5_do[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[15] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[14] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[13] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[12] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[11] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[10] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[9] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[8] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[7] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[6] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[5] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[4] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[3] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[2] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[1] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp6_do[0] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp7_do[15] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp7_do[14] in module system_marble_drp_bridge_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_cc_r_reg[0]' (FD) to 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_cc_r_reg[2]' (FD) to 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_cc_r_reg[4]' (FD) to 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_ecp_d_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_cc_r_reg[6]' (FD) to 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_cc_r_reg[0]' (FD) to 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_cc_r_reg[2]' (FD) to 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_cc_r_reg[4]' (FD) to 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_ecp_d_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_cc_r_reg[6]' (FD) to 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_cc_r_reg[0]' (FD) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_ecp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_cc_r_reg[2]' (FD) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_cc_r_reg[4]' (FD) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_ecp_d_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_cc_r_reg[6]' (FD) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_dec_4byte_i/rx_ecp_d_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_lane_init_sm_4byte_i/counter2_r_reg[0]' (FD) to 'aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_sym_gen_4byte_i/gen_spa_r_reg'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter2_r_reg[0]' (FD) to 'aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_sym_gen_4byte_i/gen_spa_r_reg'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter2_r_reg[0]' (FD) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_sym_gen_4byte_i/gen_spa_r_reg'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[8]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[9]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[10]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[11]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[12]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[13]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[14]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[15]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[0]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[1]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[2]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[3]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[4]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[5]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[6]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[7]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[8]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[9]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[10]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[11]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[12]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[13]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[14]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[15]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[0]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[1]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[2]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[3]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[4]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[5]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[6]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[7]' (FDE) to 'aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_2/inst/tx_crc_i/tx_crc_gen1_i/data_width_reg[0]' (FD) to 'aurora_8b10b_2/inst/tx_crc_i/tx_crc_gen1_i/data_width_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aurora_8b10b_2/inst/tx_crc_i/\tx_crc_gen1_i/data_width_reg[1] )
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[8]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[9]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[10]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[11]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[12]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[13]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[14]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[15]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[0]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[1]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[2]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[3]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[4]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[5]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[6]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[7]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_2r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[24]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[25]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[26]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[27]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[28]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[29]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[30]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[31]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[16]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[17]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[18]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[19]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[20]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[21]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[22]' (FDE) to 'aurora_8b10b_1/inst/tx_crc_i/DATA_US_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[0]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[1]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[2]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[3]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[4]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[5]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[6]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[7]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[8]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[9]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[10]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[11]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[12]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[13]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[14]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[15]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[16]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[17]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[18]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[19]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[20]' (FDR) to 'aurora_8b10b_1/inst/tx_crc_i/tx_crc_gen1_i/crc_data_i_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crc_data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/data_width_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/data_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\DATA_US_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crc_data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/data_width_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/data_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\DATA_US_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aurora_8b10b_2/inst/tx_crc_i/\rem_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\rem_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/wait_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/\standard_cc_module_i/cc_count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\rem_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/wait_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/\standard_cc_module_i/cc_count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_tx_ll_i/\tx_ll_control_i/eof_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_tx_ll_i/\tx_ll_control_i/eof_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_2_left_align_control_i/MUX_SELECT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_rx_ll_i/\rx_ll_pdu_datapath_i/stage_3_storage_switch_control_i/STORAGE_SELECT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/\gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/\system_marble_aurora_8b10b_2_0_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/\standard_cc_module_i/cc_count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/\system_marble_aurora_8b10b_1_0_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/\system_marble_aurora_8b10b_0_0_sym_gen_4byte_i/gen_scp_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/rx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_2/inst/system_marble_aurora_8b10b_2_0_tx_ll_i/\tx_ll_control_i/eof_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/rx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/rx_crc_i/\count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drp_bridge_0/\inst/S_AXI_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_8b10b_1/inst/tx_crc_i/\tx_crc_gen1_i/crcreg_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 33 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 11 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 44 bits, new ram width 33 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module system_marble_BRAM_BPM_SETPOINTS_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module system_marble_BRAM_BPM_SETPOINTS_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module system_marble_BRAM_BPM_SETPOINTS_0.
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_marble_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0_axi_xadc.vhd:635]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module system_marble_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module system_marble_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[453] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[452] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[451] driven by constant 1
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[450] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[449] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[448] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[439] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[438] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[437] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[436] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[435] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[434] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[433] driven by constant 0
WARNING: [Synth 8-3917] design cctrl_marble_top__GC0 has port GPIO_IN[432] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:58 . Memory (MB): peak = 3167.062 ; gain = 764.520 ; free physical = 10936 ; free virtual = 22420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cctrl_marble_top                                                                                         | rtefi/center/pbuf_reg                        | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf00_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf01_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf10_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf11_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | txBuf_reg                                    | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_data_fifo_2/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg             | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_data_fifo_3/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg             | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cctrl_marble_top__GC0                                                                                    | evrLogger/dpram_reg                          | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cctrl_marble_top__GC0                                                                                    | readBPMlinks/dpram_reg                       | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fofbReadLinks/readCCW                                                                                    | dpram_reg                                    | 512 x 96(NO_CHANGE)    | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fofbReadLinks/readCW                                                                                     | dpram_reg                                    | 512 x 96(NO_CHANGE)    | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fofbReadLinks                                                                                            | saveDPRAM_reg                                | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fofbReadLinks                                                                                            | uBdpram_reg                                  | 512 x 96(READ_FIRST)   | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cctrl_marble_top__GC0                                                                                    | linkStatistics/linkStatisticsDPRAM/dpram_reg | 32 x 48(READ_FIRST)    | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|cctrl_marble_top__GC0                                                                                    | fifoUART/txDPRAM_reg                         | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------+-------------------------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                                | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-------------------------------------------+-----------+----------------------+-------------+
|cctrl_marble_top      | rtefi/center/ip_mem_reg                   | Implied   | 16 x 8               | RAM32M x 4	 | 
|cctrl_marble_top      | rtefi/center/pno_mem_reg                  | Implied   | 16 x 8               | RAM32M x 2	 | 
|cctrl_marble_top__GC0 | frequencyCounters/block[0].s/freq_arr_reg | Implied   | 8 x 30               | RAM32M x 5	 | 
+----------------------+-------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 3167.062 ; gain = 764.520 ; free physical = 10794 ; free virtual = 22325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:07 . Memory (MB): peak = 3167.062 ; gain = 764.520 ; free physical = 10776 ; free virtual = 22300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cctrl_marble_top                                                                                         | rtefi/center/pbuf_reg                        | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf00_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf01_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf10_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | rxByteBuf11_reg                              | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cctrl_marble_top                                                                                         | txBuf_reg                                    | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_data_fifo_2/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg             | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_data_fifo_3/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg             | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cctrl_marble_top__GC0                                                                                    | evrLogger/dpram_reg                          | 256 x 40(NO_CHANGE)    | W |   | 256 x 40(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cctrl_marble_top__GC0                                                                                    | readBPMlinks/dpram_reg                       | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fofbReadLinks/readCCW                                                                                    | dpram_reg                                    | 512 x 96(NO_CHANGE)    | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fofbReadLinks/readCW                                                                                     | dpram_reg                                    | 512 x 96(NO_CHANGE)    | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fofbReadLinks                                                                                            | saveDPRAM_reg                                | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fofbReadLinks                                                                                            | uBdpram_reg                                  | 512 x 96(READ_FIRST)   | W |   | 512 x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cctrl_marble_top__GC0                                                                                    | linkStatistics/linkStatisticsDPRAM/dpram_reg | 32 x 48(READ_FIRST)    | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|cctrl_marble_top__GC0                                                                                    | fifoUART/txDPRAM_reg                         | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------+-------------------------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                                | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-------------------------------------------+-----------+----------------------+-------------+
|cctrl_marble_top      | rtefi/center/ip_mem_reg                   | Implied   | 16 x 8               | RAM32M x 4	 | 
|cctrl_marble_top      | rtefi/center/pno_mem_reg                  | Implied   | 16 x 8               | RAM32M x 2	 | 
|cctrl_marble_top__GC0 | frequencyCounters/block[0].s/freq_arr_reg | Implied   | 8 x 30               | RAM32M x 5	 | 
+----------------------+-------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/rtefi/center/pbuf_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/rxByteBuf00_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/rxByteBuf01_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/rxByteBuf10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/rxByteBuf11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_ii_2/txBuf_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/evrLogger/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/readBPMlinks/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/readBPMlinks/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/readCCW/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/readCCW/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/readCW/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/readCW/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/saveDPRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/uBdpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fofbReadLinks/uBdpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/linkStatistics/linkStatisticsDPRAM/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/linkStatistics/linkStatisticsDPRAM/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/linkStatistics/linkStatisticsDPRAM/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/linkStatistics/linkStatisticsDPRAM/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/fifoUART/txDPRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4765] Removing register instance (\inst/S_AXI_arready_reg ) from module (system_marble_drp_bridge_0_0) as it is equivalent to (\inst/S_AXI_arready_reg__0 ) and driving same net [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/675b/src/drp_bridge.v:684]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10599 ; free virtual = 22143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance badger_i/rtefi/center/pbuf_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_i/rxByteBuf00_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_i/rxByteBuf01_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_i/rxByteBuf10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_i/rxByteBuf11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance badger_i/txBuf_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance evrLogger/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance readBPMlinks/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance readBPMlinks/dpram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/readCCW/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/readCCW/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/readCW/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/readCW/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/saveDPRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/uBdpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fofbReadLinks/uBdpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance linkStatistics/linkStatisticsDPRAM/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance linkStatistics/linkStatisticsDPRAM/dpram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance linkStatistics/linkStatisticsDPRAM/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance linkStatistics/linkStatisticsDPRAM/dpram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifoUART/txDPRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10547 ; free virtual = 22132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10558 ; free virtual = 22144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:22 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10556 ; free virtual = 22141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:22 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10555 ; free virtual = 22140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10552 ; free virtual = 22138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10552 ; free virtual = 22138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter4_r_reg[15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter3_r_reg[3]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter5_r_reg[15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_0_0_lane_init_sm_4byte_i/counter2_r_reg[15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/txfsm_txresetdone_r_reg                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/rxfsm_rxresetdone_r_reg                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/cpllpd_wait_reg[95]             | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/cpllreset_wait_reg[127]         | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/v_count_r_reg[15]                                           | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/system_marble_aurora_8b10b_0_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_reg[0]                                           | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/link_reset_r_reg                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/standard_cc_module_i/count_13d_srl_r_reg[11]                                                                                | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_0_0_support | system_marble_aurora_8b10b_0_0_core_i/standard_cc_module_i/prepare_count_r_reg[9]                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter4_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter3_r_reg[3]                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter5_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_1_0_lane_init_sm_4byte_i/counter2_r_reg[15]                                       | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | gt_wrapper_i/txfsm_txresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | gt_wrapper_i/rxfsm_rxresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_1_0_multi_gt_i/gt0_system_marble_aurora_8b10b_1_0_i/cpllpd_wait_reg[95]                                                   | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|system_marble_aurora_8b10b_1_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_1_0_multi_gt_i/gt0_system_marble_aurora_8b10b_1_0_i/cpllreset_wait_reg[127]                                               | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/v_count_r_reg[15]                                                                                 | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                                                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]                                                                         | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | system_marble_aurora_8b10b_1_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_reg[0]                                                                                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|system_marble_aurora_8b10b_1_0_core    | gt_wrapper_i/link_reset_r_reg                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | standard_cc_module_i/count_13d_srl_r_reg[11]                                                                                                                      | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_1_0_core    | standard_cc_module_i/prepare_count_r_reg[9]                                                                                                                       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_lane_init_sm_4byte_i/counter4_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_lane_init_sm_4byte_i/counter3_r_reg[3]                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_lane_init_sm_4byte_i/counter5_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_2_0_lane_init_sm_4byte_i/counter2_r_reg[15]                                       | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | gt_wrapper_i/txfsm_txresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | gt_wrapper_i/rxfsm_rxresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_2_0_multi_gt_i/gt0_system_marble_aurora_8b10b_2_0_i/cpllpd_wait_reg[95]                                                   | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|system_marble_aurora_8b10b_2_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_2_0_multi_gt_i/gt0_system_marble_aurora_8b10b_2_0_i/cpllreset_wait_reg[127]                                               | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_global_logic_i/channel_init_sm_i/v_count_r_reg[15]                                                                                 | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                                                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]                                                                         | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | system_marble_aurora_8b10b_2_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_reg[0]                                                                                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|system_marble_aurora_8b10b_2_0_core    | gt_wrapper_i/link_reset_r_reg                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | standard_cc_module_i/count_13d_srl_r_reg[11]                                                                                                                      | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_2_0_core    | standard_cc_module_i/prepare_count_r_reg[9]                                                                                                                       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_3_0_lane_init_sm_4byte_i/counter4_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_3_0_lane_init_sm_4byte_i/counter3_r_reg[3]                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_3_0_lane_init_sm_4byte_i/counter5_r_reg[15]                                       | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_aurora_lane_4byte_0_i/system_marble_aurora_8b10b_3_0_lane_init_sm_4byte_i/counter2_r_reg[15]                                       | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | gt_wrapper_i/txfsm_txresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | gt_wrapper_i/rxfsm_rxresetdone_r_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_3_0_multi_gt_i/gt0_system_marble_aurora_8b10b_3_0_i/cpllpd_wait_reg[95]                                                   | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|system_marble_aurora_8b10b_3_0_core    | gt_wrapper_i/system_marble_aurora_8b10b_3_0_multi_gt_i/gt0_system_marble_aurora_8b10b_3_0_i/cpllreset_wait_reg[127]                                               | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_global_logic_i/channel_init_sm_i/v_count_r_reg[15]                                                                                 | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[7]                                                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]                                                                         | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | system_marble_aurora_8b10b_3_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_reg[0]                                                                                 | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|system_marble_aurora_8b10b_3_0_core    | gt_wrapper_i/link_reset_r_reg                                                                                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | standard_cc_module_i/count_13d_srl_r_reg[11]                                                                                                                      | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_marble_aurora_8b10b_3_0_core    | standard_cc_module_i/prepare_count_r_reg[9]                                                                                                                       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                                    | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                                    | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                                          | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                                    | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MicroBlaze                             | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                                            | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|axi_uartlite                           | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                                                  | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite                           | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                                                  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cctrl_marble_top                       | badger_i/rtefi/center/mac_b.txmac/strobe_sr1_reg[3]                                                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cctrl_marble_top                       | badger_i/rtefi/center/mac_b.txmac/strobe_sr2_reg[3]                                                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cctrl_marble_top                       | badger_i/rtefi/center/d_xform/pipe/usual.shifter_reg[71]                                                                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cctrl_marble_top                       | badger_i/rtefi/center/d_xform/pipe/usual.shifter_reg[70]                                                                                                          | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|cctrl_marble_top                       | badger_i/rtefi/p1_client/align/usual.shifter_reg[46]                                                                                                              | 7      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cctrl_marble_top                       | evr_mgt_top_i/evr_mgt_gtx_i/inst/evr_mgt_gtx_i/cpll_railing0_i/cpllreset_wait_reg[127]                                                                            | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|cctrl_marble_top                       | evr_mgt_top_i/evr_mgt_gtx_i/inst/evr_mgt_gtx_i/cpll_railing0_i/cpllpd_wait_reg[95]                                                                                | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|cctrl_marble_top                       | evr_mgt_top_i/gt0_rxresetdone_r3_reg                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15]          | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | Use_BTC_2.prediction_buffer_reg[3] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__2     | PC_Buffer_reg[3]                   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |fofbReadLinksMux   |         1|
|2     |forwardCellLinkMux |         2|
|3     |linkStatisticsMux  |         1|
|4     |readBPMlinksMux    |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fofbReadLinksMux    |     1|
|2     |forwardCellLinkMux  |     1|
|3     |forwardCellLinkMux_ |     1|
|4     |linkStatisticsMux   |     1|
|5     |readBPMlinksMux     |     1|
|6     |AND2B1L             |     1|
|7     |BSCANE2             |     1|
|8     |BUFG                |    10|
|9     |BUFH                |     1|
|10    |BUFIO               |     1|
|11    |BUFR                |     1|
|12    |CARRY4              |   578|
|13    |DSP48E1             |     3|
|16    |GTXE2_CHANNEL       |     5|
|18    |GTXE2_COMMON        |     1|
|19    |IBUFDS_GTE2         |     2|
|20    |IDDR                |     5|
|21    |LUT1                |  2467|
|22    |LUT2                |  1009|
|23    |LUT3                |  1296|
|24    |LUT4                |  1901|
|25    |LUT5                |  1668|
|26    |LUT6                |  3806|
|28    |MMCME2_ADV          |     1|
|29    |MULT_AND            |     1|
|30    |MUXCY               |    36|
|31    |MUXCY_L             |   207|
|32    |MUXF7               |   263|
|33    |MUXF8               |     1|
|34    |ODDR                |     6|
|35    |RAM32M              |    26|
|36    |RAMB18E1            |    13|
|43    |RAMB36E1            |    45|
|51    |SRL16               |     5|
|52    |SRL16E              |   320|
|53    |SRLC16E             |     8|
|54    |SRLC32E             |    36|
|55    |XADC                |     1|
|56    |XORCY               |   158|
|57    |FD                  |   158|
|58    |FDCE                |   225|
|59    |FDC                 |     1|
|60    |FDPE                |    30|
|61    |FDR                 |   109|
|62    |FDRE                | 10650|
|64    |FDS                 |     1|
|65    |FDSE                |   627|
|66    |IBUF                |    13|
|67    |IBUFGDS             |     1|
|68    |OBUF                |    10|
|69    |OBUFT               |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 10552 ; free virtual = 22138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 463 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:02:18 . Memory (MB): peak = 3170.988 ; gain = 704.414 ; free physical = 14956 ; free virtual = 26541
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:27 . Memory (MB): peak = 3170.988 ; gain = 768.445 ; free physical = 14971 ; free virtual = 26534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3170.988 ; gain = 0.000 ; free physical = 14972 ; free virtual = 26535
INFO: [Netlist 29-17] Analyzing 1701 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.090 ; gain = 0.000 ; free physical = 14896 ; free virtual = 26459
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 456 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 73 instances
  FD => FDRE: 158 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 109 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  SRL16 => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
876 Infos, 391 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:34 . Memory (MB): peak = 3215.090 ; gain = 812.629 ; free physical = 15079 ; free virtual = 26642
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/cctrl_marble_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cctrl_marble_top_utilization_synth.rpt -pb cctrl_marble_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 12:13:14 2023...
[Tue Jun 13 12:13:17 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:12:15 ; elapsed = 00:13:50 . Memory (MB): peak = 2867.656 ; gain = 0.000 ; free physical = 16529 ; free virtual = 27919
[Tue Jun 13 12:13:19 2023] Launched impl_1...
Run output will be captured here: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/runme.log
[Tue Jun 13 12:13:19 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log cctrl_marble_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cctrl_marble_top.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source cctrl_marble_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top cctrl_marble_top -part xc7k160tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.dcp' for cell 'fofbReadLinks/fofbReadLinksMux'
INFO: [Project 1-454] Reading design checkpoint '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.dcp' for cell 'forwardCCWcell/forwardCellLinkMux'
INFO: [Project 1-454] Reading design checkpoint '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.dcp' for cell 'linkStatistics/linkStatisticsMux'
INFO: [Project 1-454] Reading design checkpoint '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.dcp' for cell 'readBPMlinks/readBPMlinksMux'
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2402.543 ; gain = 0.000 ; free physical = 15647 ; free virtual = 27046
INFO: [Netlist 29-17] Analyzing 1171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc:50]
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_td256_s4096_cap'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_td256_s4096_cap'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fofbSupplyFilter'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/constraints/fir_compiler_v7_2.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fofbPCS_PMA_without_shared_logic'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth/fofbPCS_PMA_without_shared_logic.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fofbPCS_PMA_without_shared_logic'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fofbPCS_PMA_with_shared_logic'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth/fofbPCS_PMA_with_shared_logic.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fofbPCS_PMA_with_shared_logic'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'floatResultFIFO'. The XDC file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xdc will not be read for any cell of this module.
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xdc] for cell 'system_i/DummyUART/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xdc] for cell 'system_i/DummyUART/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0_board.xdc] for cell 'system_i/DummyUART/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0_board.xdc] for cell 'system_i/DummyUART/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'BOOT_CS_B'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOOT_MOSI'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BOOT_MISO'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TWI_SDA'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TWI_SCL'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_SCLK'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_CSB'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_MOSI'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_MISO'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_4'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_5'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_6'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_7'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD1_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_2'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_3'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_4'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_5'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_6'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_7'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_N[0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_RX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_RX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_N[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_P[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_N[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[2]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_RX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_N[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[3]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC1_CLK0_M2C_P'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC1_CLK0_M2C_N'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_CLK0_M2C_P'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_CLK0_M2C_N'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK' matched to 'pin' objects. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:284]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk62' completely overrides clock 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK'.
New: create_clock -period 16.000 -name clk62 system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK, [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:284]
Previous: create_clock -period 12.800 [get_pins system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK], [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xdc:54]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:285]
WARNING: [Vivado 12-627] No clocks matched 'system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:287]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:287]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:287]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:290]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:290]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:290]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0]]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:290]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:291]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:291]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:291]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks -of_objects [get_pins psTx/PCS_PMA/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0]]'. [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc:291]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_top.xdc]
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_0/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_1/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_2/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0_clocks.xdc] for cell 'system_i/Aurora/aurora_8b10b_3/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux_clocks.xdc] for cell 'linkStatistics/linkStatisticsMux/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux_clocks.xdc] for cell 'linkStatistics/linkStatisticsMux/inst'
Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux_clocks.xdc] for cell 'fofbReadLinks/fofbReadLinksMux/inst'
Finished Parsing XDC File [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux_clocks.xdc] for cell 'fofbReadLinks/fofbReadLinksMux/inst'
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cctrl_marble_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 15109 ; free virtual = 26499
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 80 instances

25 Infos, 52 Warnings, 60 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3404.539 ; gain = 1002.078 ; free physical = 15108 ; free virtual = 26499
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 15088 ; free virtual = 26479

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10fa80d1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 15089 ; free virtual = 26480

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ed5301f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14924 ; free virtual = 26323
INFO: [Opt 31-389] Phase Retarget created 75 cells and removed 1947 cells
INFO: [Opt 31-1021] In phase Retarget, 203 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8a492bef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14923 ; free virtual = 26322
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Constant propagation, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9fea41b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14929 ; free virtual = 26328
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 615 cells
INFO: [Opt 31-1021] In phase Sweep, 475 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 171ff2573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14927 ; free virtual = 26326
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 171ff2573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14926 ; free virtual = 26325
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 171ff2573

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14925 ; free virtual = 26324
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 184 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              75  |            1947  |                                            203  |
|  Constant propagation         |               6  |              93  |                                            130  |
|  Sweep                        |               0  |             615  |                                            475  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            184  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14933 ; free virtual = 26332
Ending Logic Optimization Task | Checksum: f9547cc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.539 ; gain = 0.000 ; free physical = 14933 ; free virtual = 26332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 62 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 24 Total Ports: 124
Ending PowerOpt Patch Enables Task | Checksum: ecd21dd1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14840 ; free virtual = 26239
Ending Power Optimization Task | Checksum: ecd21dd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3647.230 ; gain = 242.691 ; free physical = 14862 ; free virtual = 26261

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10e413d78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14869 ; free virtual = 26268
Ending Final Cleanup Task | Checksum: 10e413d78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14880 ; free virtual = 26279

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14880 ; free virtual = 26279
Ending Netlist Obfuscation Task | Checksum: 10e413d78

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14880 ; free virtual = 26279
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 52 Warnings, 60 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3647.230 ; gain = 242.691 ; free physical = 14880 ; free virtual = 26279
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14872 ; free virtual = 26273
INFO: [Common 17-1381] The checkpoint '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cctrl_marble_top_drc_opted.rpt -pb cctrl_marble_top_drc_opted.pb -rpx cctrl_marble_top_drc_opted.rpx
Command: report_drc -file cctrl_marble_top_drc_opted.rpt -pb cctrl_marble_top_drc_opted.pb -rpx cctrl_marble_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14763 ; free virtual = 26162
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9789c075

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14763 ; free virtual = 26162
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14763 ; free virtual = 26162

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d82bed40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14808 ; free virtual = 26207

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2384c304b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14782 ; free virtual = 26189

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2384c304b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14780 ; free virtual = 26187
Phase 1 Placer Initialization | Checksum: 2384c304b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14780 ; free virtual = 26187

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 226535b80

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14752 ; free virtual = 26159

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29b5796b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14767 ; free virtual = 26174

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1243 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 541 nets or cells. Created 0 new cell, deleted 541 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14724 ; free virtual = 26131

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            541  |                   541  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            541  |                   541  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c57578ff

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14725 ; free virtual = 26124
Phase 2.3 Global Placement Core | Checksum: 23fe3867f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14727 ; free virtual = 26126
Phase 2 Global Placement | Checksum: 23fe3867f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14730 ; free virtual = 26129

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ba9c0bd1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14735 ; free virtual = 26135

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 201951adf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14726 ; free virtual = 26125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13ff96a59

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14725 ; free virtual = 26124

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ddab99e6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14725 ; free virtual = 26124

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2760b5299

Time (s): cpu = 00:00:54 ; elapsed = 00:00:19 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14727 ; free virtual = 26127

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 260d92df3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14717 ; free virtual = 26116

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d26bf9d9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14710 ; free virtual = 26110
Phase 3 Detail Placement | Checksum: 1d26bf9d9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14721 ; free virtual = 26120

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8abeed9b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.671 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f44dead3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14712 ; free virtual = 26112
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d1c44325

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14710 ; free virtual = 26109
Phase 4.1.1.1 BUFG Insertion | Checksum: 8abeed9b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14708 ; free virtual = 26107
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.671. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14707 ; free virtual = 26107
Phase 4.1 Post Commit Optimization | Checksum: 6cec34bc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14707 ; free virtual = 26107

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6cec34bc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14707 ; free virtual = 26106

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 6cec34bc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104
Phase 4.3 Placer Reporting | Checksum: 6cec34bc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 900a45f8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104
Ending Placer Task | Checksum: 7e2ad75e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14705 ; free virtual = 26104
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 73 Warnings, 60 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14758 ; free virtual = 26158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14713 ; free virtual = 26155
INFO: [Common 17-1381] The checkpoint '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cctrl_marble_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14724 ; free virtual = 26141
INFO: [runtcl-4] Executing : report_utilization -file cctrl_marble_top_utilization_placed.rpt -pb cctrl_marble_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cctrl_marble_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14727 ; free virtual = 26145
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 73 Warnings, 60 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14659 ; free virtual = 26111
INFO: [Common 17-1381] The checkpoint '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d287fcb ConstDB: 0 ShapeSum: 71025793 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 157731a2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14483 ; free virtual = 25911
Post Restoration Checksum: NetGraph: 6fd6d63d NumContArr: e79c43ed Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 157731a2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14484 ; free virtual = 25913

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 157731a2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14445 ; free virtual = 25873

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 157731a2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14445 ; free virtual = 25873
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 205b10b81

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14443 ; free virtual = 25871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.789  | TNS=0.000  | WHS=-0.362 | THS=-946.922|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1af3451eb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14446 ; free virtual = 25866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.789  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1babd26b3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14441 ; free virtual = 25861
Phase 2 Router Initialization | Checksum: 11cb6538d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14437 ; free virtual = 25858

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00114898 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21633
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21632
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11cb6538d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.230 ; gain = 0.000 ; free physical = 14442 ; free virtual = 25863
Phase 3 Initial Routing | Checksum: 255d141fc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14416 ; free virtual = 25844

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1433
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15f83534c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14428 ; free virtual = 25848
Phase 4 Rip-up And Reroute | Checksum: 15f83534c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14427 ; free virtual = 25847

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15f83534c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14426 ; free virtual = 25846

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f83534c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14424 ; free virtual = 25844
Phase 5 Delay and Skew Optimization | Checksum: 15f83534c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14423 ; free virtual = 25843

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126f6f7db

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14448 ; free virtual = 25869
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.029 | THS=-0.514 |

Phase 6.1 Hold Fix Iter | Checksum: 1b52beaea

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14447 ; free virtual = 25867
Phase 6 Post Hold Fix | Checksum: 211f9719d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14447 ; free virtual = 25867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.12769 %
  Global Horizontal Routing Utilization  = 2.67033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17badb6e4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14446 ; free virtual = 25866

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17badb6e4

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3712.473 ; gain = 65.242 ; free physical = 14444 ; free virtual = 25864

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin evr_mgt_top_i/evr_mgt_gtx_i/inst/evr_mgt_gtx_i/gt0_evr_mgt_gtx_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y5/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/Aurora/aurora_8b10b_1/inst/gt_wrapper_i/system_marble_aurora_8b10b_1_0_multi_gt_i/gt0_system_marble_aurora_8b10b_1_0_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/Aurora/aurora_8b10b_2/inst/gt_wrapper_i/system_marble_aurora_8b10b_2_0_multi_gt_i/gt0_system_marble_aurora_8b10b_2_0_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/Aurora/aurora_8b10b_3/inst/gt_wrapper_i/system_marble_aurora_8b10b_3_0_multi_gt_i/gt0_system_marble_aurora_8b10b_3_0_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/Aurora/aurora_8b10b_0/inst/system_marble_aurora_8b10b_0_0_core_i/gt_wrapper_i/system_marble_aurora_8b10b_0_0_multi_gt_i/gt0_system_marble_aurora_8b10b_0_0_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y6/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin system_i/Aurora/aurora_8b10b_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y1/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 1805c31eb

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3744.488 ; gain = 97.258 ; free physical = 14435 ; free virtual = 25855

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1888f39a4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3744.488 ; gain = 97.258 ; free physical = 14434 ; free virtual = 25855
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.029 | THS=-0.514 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1888f39a4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3744.488 ; gain = 97.258 ; free physical = 14433 ; free virtual = 25854
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3744.488 ; gain = 97.258 ; free physical = 14490 ; free virtual = 25910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 74 Warnings, 60 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3744.488 ; gain = 97.258 ; free physical = 14490 ; free virtual = 25910
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3744.488 ; gain = 0.000 ; free physical = 14432 ; free virtual = 25894
INFO: [Common 17-1381] The checkpoint '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cctrl_marble_top_drc_routed.rpt -pb cctrl_marble_top_drc_routed.pb -rpx cctrl_marble_top_drc_routed.rpx
Command: report_drc -file cctrl_marble_top_drc_routed.rpt -pb cctrl_marble_top_drc_routed.pb -rpx cctrl_marble_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cctrl_marble_top_methodology_drc_routed.rpt -pb cctrl_marble_top_methodology_drc_routed.pb -rpx cctrl_marble_top_methodology_drc_routed.rpx
Command: report_methodology -file cctrl_marble_top_methodology_drc_routed.rpt -pb cctrl_marble_top_methodology_drc_routed.pb -rpx cctrl_marble_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/impl_1/cctrl_marble_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cctrl_marble_top_power_routed.rpt -pb cctrl_marble_top_power_summary_routed.pb -rpx cctrl_marble_top_power_routed.rpx
Command: report_power -file cctrl_marble_top_power_routed.rpt -pb cctrl_marble_top_power_summary_routed.pb -rpx cctrl_marble_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 75 Warnings, 60 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cctrl_marble_top_route_status.rpt -pb cctrl_marble_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cctrl_marble_top_timing_summary_routed.rpt -pb cctrl_marble_top_timing_summary_routed.pb -rpx cctrl_marble_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file cctrl_marble_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cctrl_marble_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cctrl_marble_top_bus_skew_routed.rpt -pb cctrl_marble_top_bus_skew_routed.pb -rpx cctrl_marble_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 12:15:25 2023...
[Tue Jun 13 12:15:31 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.89 ; elapsed = 00:02:12 . Memory (MB): peak = 2867.656 ; gain = 0.000 ; free physical = 16438 ; free virtual = 27894
INFO: [Device 21-403] Loading part xc7k160tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2867.656 ; gain = 0.000 ; free physical = 16110 ; free virtual = 27567
INFO: [Netlist 29-17] Analyzing 1159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2978.363 ; gain = 14.938 ; free physical = 15489 ; free virtual = 26946
Restored from archive | CPU: 0.830000 secs | Memory: 27.808685 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2978.363 ; gain = 14.938 ; free physical = 15489 ; free virtual = 26946
Generating merged BMM file for the design top 'cctrl_marble_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.176 ; gain = 0.000 ; free physical = 15483 ; free virtual = 26940
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 153 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 73 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3000.176 ; gain = 132.520 ; free physical = 15483 ; free virtual = 26940
# project_rpt $my_proj_name
Command: report_power -file ./_xilinx/cctrl_marble_top/imp_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-433] Consider using Xilinx recommended XPM_CDC modules to avoid Critical severities
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# project_write_bitstream $my_platform_name
Command: write_bitstream -force cctrl_marble_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X62Y219:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X66Y222:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X66Y221:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X62Y217:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X66Y188:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X68Y193:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (system_i/evr_axi_0/inst/evr_axi_S00_AXI_inst/EventReceiverTop_inst/myTimeStampFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 158 net(s) have no routable loads. The problem bus(es) and/or net(s) are fofbReadLinks/fofbReadLinksMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, forwardCCWcell/forwardCellLinkMux/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, forwardCCWcell/forwardCellLinkMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, forwardCWcell/forwardCellLinkMux/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fofbReadLinks/fofbReadLinksMux/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linkStatistics/linkStatisticsMux/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linkStatistics/linkStatisticsMux/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, readBPMlinks/readBPMlinksMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linkStatistics/linkStatisticsMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fofbReadLinks/fofbReadLinksMux/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, forwardCWcell/forwardCellLinkMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linkStatistics/linkStatisticsMux/inst/axis_interconnect_0/inst_si_datapath[3].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linkStatistics/linkStatisticsMux/inst/axis_interconnect_0/inst_si_datapath[2].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, readBPMlinks/readBPMlinksMux/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, forwardCCWcell/forwardCellLinkMux/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 90 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cctrl_marble_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jun 13 12:16:09 2023. For additional details about this file, please refer to the WebTalk help file at /mnt/xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3670.703 ; gain = 367.914 ; free physical = 15307 ; free virtual = 26775
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 cctrl_marble_top.bit} -file cctrl_marble_top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile cctrl_marble_top.bit
Writing file ./cctrl_marble_top.bin
Writing log file ./cctrl_marble_top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00661EDB    Jun 13 12:16:07 2023    cctrl_marble_top.bit
10 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 12:16:10 2023...
make[1]: Leaving directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
#make -C /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble TARGET=cctrl_marble all
