

================================================================
== Vivado HLS Report for 'fast'
================================================================
* Date:           Thu Apr 23 12:11:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.117 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  8361897|  8361897| 83.619 ms | 83.619 ms |  8361897|  8361897|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |grp_xFFastCornerDetectio_fu_46  |xFFastCornerDetectio  |  8361896|  8361896| 83.619 ms | 83.619 ms |  8361897|  8361897| dataflow |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      3|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|      -|    5856|   6109|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|      0|    5902|   6133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      0|       5|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_xFFastCornerDetectio_fu_46  |xFFastCornerDetectio  |       20|      0|  5856|  6109|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       20|      0|  5856|  6109|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                                  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_grp_xFFastCornerDetectio_fu_46_ap_done   |    or    |      0|  0|   1|           1|           1|
    |ap_sync_grp_xFFastCornerDetectio_fu_46_ap_ready  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0|   3|           3|           3|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   3|          3|    1|          3|
    |ap_done                 |   3|          2|    1|          2|
    |p_dst_mat_data_V_write  |   3|          2|    1|          2|
    |p_src_mat_cols_blk_n    |   3|          2|    1|          2|
    |p_src_mat_data_V_read   |   3|          2|    1|          2|
    |p_src_mat_rows_blk_n    |   3|          2|    1|          2|
    |threshold_blk_n         |   3|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  21|         15|    7|         15|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   2|   0|    2|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFFastCornerDetectio_fu_46_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFFastCornerDetectio_fu_46_ap_ready  |   1|   0|    1|          0|
    |grp_xFFastCornerDetectio_fu_46_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln68_reg_72                                    |   8|   0|    8|          0|
    |trunc_ln946_1_reg_82                                 |  16|   0|   16|          0|
    |trunc_ln946_reg_77                                   |  16|   0|   16|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  46|   0|   46|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       fast       | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       fast       | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       fast       | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       fast       | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |       fast       | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       fast       | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       fast       | return value |
|p_src_mat_rows_dout       |  in |   32|   ap_fifo  |  p_src_mat_rows  |    pointer   |
|p_src_mat_rows_empty_n    |  in |    1|   ap_fifo  |  p_src_mat_rows  |    pointer   |
|p_src_mat_rows_read       | out |    1|   ap_fifo  |  p_src_mat_rows  |    pointer   |
|p_src_mat_cols_dout       |  in |   32|   ap_fifo  |  p_src_mat_cols  |    pointer   |
|p_src_mat_cols_empty_n    |  in |    1|   ap_fifo  |  p_src_mat_cols  |    pointer   |
|p_src_mat_cols_read       | out |    1|   ap_fifo  |  p_src_mat_cols  |    pointer   |
|p_src_mat_data_V_dout     |  in |    8|   ap_fifo  | p_src_mat_data_V |    pointer   |
|p_src_mat_data_V_empty_n  |  in |    1|   ap_fifo  | p_src_mat_data_V |    pointer   |
|p_src_mat_data_V_read     | out |    1|   ap_fifo  | p_src_mat_data_V |    pointer   |
|p_dst_mat_data_V_din      | out |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|p_dst_mat_data_V_full_n   |  in |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|p_dst_mat_data_V_write    | out |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|threshold_dout            |  in |   32|   ap_fifo  |     threshold    |    pointer   |
|threshold_empty_n         |  in |    1|   ap_fifo  |     threshold    |    pointer   |
|threshold_read            | out |    1|   ap_fifo  |     threshold    |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)" [xf_fast_accel.cpp:68]   --->   Operation 3 'read' 'threshold_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %threshold_read to i8" [xf_fast_accel.cpp:68]   --->   Operation 4 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.40ns)   --->   "%p_src_mat_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_mat_rows)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 5 'read' 'p_src_mat_rows_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %p_src_mat_rows_read to i16" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 6 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%p_src_mat_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_mat_cols)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 7 'read' 'p_src_mat_cols_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln946_1 = trunc i32 %p_src_mat_cols_read to i16" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 8 'trunc' 'trunc_ln946_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (3.40ns)   --->   "call fastcc void @xFFastCornerDetectio(i8* %p_src_mat_data_V, i1* %p_dst_mat_data_V, i16 %trunc_ln946, i16 %trunc_ln946_1, i8 %trunc_ln68)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 9 'call' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @xFFastCornerDetectio(i8* %p_src_mat_data_V, i1* %p_dst_mat_data_V, i16 %trunc_ln946, i16 %trunc_ln946_1, i8 %trunc_ln68)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:946->xf_fast_accel.cpp:68]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
threshold_read      (read         ) [ 000]
trunc_ln68          (trunc        ) [ 001]
p_src_mat_rows_read (read         ) [ 000]
trunc_ln946         (trunc        ) [ 001]
p_src_mat_cols_read (read         ) [ 000]
trunc_ln946_1       (trunc        ) [ 001]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
call_ln946          (call         ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_mat_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_mat_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_mat_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFastCornerDetectio"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="threshold_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_src_mat_rows_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_rows_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_src_mat_cols_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_cols_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_xFFastCornerDetectio_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="0" index="3" bw="16" slack="0"/>
<pin id="51" dir="0" index="4" bw="16" slack="0"/>
<pin id="52" dir="0" index="5" bw="8" slack="0"/>
<pin id="53" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln946/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="trunc_ln68_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln946_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="trunc_ln946_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946_1/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="trunc_ln68_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="1"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="77" class="1005" name="trunc_ln946_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="1"/>
<pin id="79" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="82" class="1005" name="trunc_ln946_1_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="1"/>
<pin id="84" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln946_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="28" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="46" pin=5"/></net>

<net id="65"><net_src comp="34" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="46" pin=3"/></net>

<net id="70"><net_src comp="40" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="46" pin=4"/></net>

<net id="75"><net_src comp="57" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="46" pin=5"/></net>

<net id="80"><net_src comp="62" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="46" pin=3"/></net>

<net id="85"><net_src comp="67" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="46" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_mat_data_V | {1 2 }
 - Input state : 
	Port: fast : p_src_mat_rows | {1 }
	Port: fast : p_src_mat_cols | {1 }
	Port: fast : p_src_mat_data_V | {1 2 }
	Port: fast : threshold | {1 }
  - Chain level:
	State 1
		call_ln946 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_xFFastCornerDetectio_fu_46 |    20   |  39.051 |   3218  |   4046  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |    threshold_read_read_fu_28   |    0    |    0    |    0    |    0    |    0    |
|   read   | p_src_mat_rows_read_read_fu_34 |    0    |    0    |    0    |    0    |    0    |
|          | p_src_mat_cols_read_read_fu_40 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        trunc_ln68_fu_57        |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln946_fu_62       |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln946_1_fu_67      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    20   |  39.051 |   3218  |   4046  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  trunc_ln68_reg_72 |    8   |
|trunc_ln946_1_reg_82|   16   |
| trunc_ln946_reg_77 |   16   |
+--------------------+--------+
|        Total       |   40   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_xFFastCornerDetectio_fu_46 |  p3  |   2  |  16  |   32   ||    3    |
| grp_xFFastCornerDetectio_fu_46 |  p4  |   2  |  16  |   32   ||    3    |
| grp_xFFastCornerDetectio_fu_46 |  p5  |   2  |   8  |   16   ||    3    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   80   ||  1.398  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   20   |   39   |  3218  |  4046  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   40   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   20   |   40   |  3258  |  4055  |    0   |
+-----------+--------+--------+--------+--------+--------+
