
---------- Begin Simulation Statistics ----------
host_inst_rate                                 259059                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403472                       # Number of bytes of host memory used
host_seconds                                    77.20                       # Real time elapsed on the host
host_tick_rate                              316905820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024466                       # Number of seconds simulated
sim_ticks                                 24465984000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2854452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 42833.722651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31730.646370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2321896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    22811356000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.186570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               532556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            218879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9953110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56866.219147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 48225.065402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1161266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28941834770                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.304719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              508946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           300009                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10076000490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 36772.217996                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.664897                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           71437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2626896937                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49690.918280                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 38325.011653                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3483162                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     51753190770                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.230183                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1041502                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             518888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20029110990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.777880                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49690.918280                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 38325.011653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3483162                       # number of overall hits
system.cpu.dcache.overall_miss_latency    51753190770                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.230183                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1041502                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            518888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20029110990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.777880                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3483162                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500268726000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11693812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 60580.357143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        58750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11693756                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3392500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               212613.745455                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11693812                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 60580.357143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        58750                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11693756                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3392500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105756                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.146947                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11693812                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 60580.357143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        58750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11693756                       # number of overall hits
system.cpu.icache.overall_miss_latency        3392500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.146947                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11693756                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 58420.428298                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     13053051556                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                223433                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     92836.651023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 85830.805336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       115398                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           8683847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.447690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      93539                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   15348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6711196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.374232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 78191                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       93184.955947                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  85938.404283                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         236665                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7181485000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.245646                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        77067                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12441                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5553597500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.205982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   64623                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.954685                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        92993.989074                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   85879.493607                       # average overall mshr miss latency
system.l2.demand_hits                          352063                       # number of demand (read+write) hits
system.l2.demand_miss_latency             15865332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.326413                       # miss rate for demand accesses
system.l2.demand_misses                        170606                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      27789                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        12264794000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.273240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   142814                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.307496                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347537                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5038.018625                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5694.046126                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       92993.989074                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69127.789596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         352063                       # number of overall hits
system.l2.overall_miss_latency            15865332500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.326413                       # miss rate for overall accesses
system.l2.overall_misses                       170606                       # number of overall misses
system.l2.overall_mshr_hits                     27789                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25317845556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366247                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.414446                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         92601                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         5272                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       253756                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           229045                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        19438                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354884                       # number of replacements
system.l2.sampled_refs                         365843                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10732.064751                       # Cycle average of tags in use
system.l2.total_refs                           349265                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202703                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34853960                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54696                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56065                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          545                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55875                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56194                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       994594                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12247744                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.816503                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.299841                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10654206     86.99%     86.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       129781      1.06%     88.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       120312      0.98%     89.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        80067      0.65%     89.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        79261      0.65%     90.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        73057      0.60%     90.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        64628      0.53%     91.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        51838      0.42%     91.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       994594      8.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12247744                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          544                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2537324                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.407800                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.407800                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6358294                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          311                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16855389                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3583854                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2238407                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       507791                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        67188                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3291527                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3286623                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4904                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2423779                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2421714                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2065                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        867748                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            864909                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2839                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56194                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1692349                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4004785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         8228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16906534                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        433982                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.003992                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1692349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54696                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.200918                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12755535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.325427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.899396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10443101     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          43604      0.34%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          22347      0.18%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          78119      0.61%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          84433      0.66%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          40489      0.32%     83.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         107869      0.85%     84.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          88096      0.69%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1847477     14.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12755535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1322472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54569                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 328                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.861780                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3919232                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1086211                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6421345                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11144010                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.832279                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5344353                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.791590                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11148995                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          547                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1554844                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2884842                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       696507                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1090653                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12549518                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2833021                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       303118                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12132143                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        34810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          658                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       507791                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        74577                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1027794                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1161520                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        47051                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.710328                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.710328                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3147807     25.31%     25.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          248      0.00%     25.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2707725     21.77%     47.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2392657     19.24%     66.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       249496      2.01%     68.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2850112     22.92%     91.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1087220      8.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12435265                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1108025                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.089103                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2883      0.26%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       777859     70.20%     70.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       310608     28.03%     98.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        16056      1.45%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          610      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12755535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.974892                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.493303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7358288     57.69%     57.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2063099     16.17%     73.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1503967     11.79%     85.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       857412      6.72%     92.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       470839      3.69%     96.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       232251      1.82%     97.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       161577      1.27%     99.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        86893      0.68%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        21209      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12755535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.883311                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12549190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12435265                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2548986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37977                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1188435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1692351                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1692349                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2884842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1090653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14078007                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4414481                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       237266                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4082717                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1864522                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15600                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22973322                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14691864                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12942141                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1730433                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       507791                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2020112                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4351507                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6475674                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 24232                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
