{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "holistic_soft-error-resilient_shared-memory_multicores"}, {"score": 0.0033905067962602515, "phrase": "redundant_execution"}, {"score": 0.0032246835734680377, "phrase": "uninterrupted_instruction_sequences"}, {"score": 0.0029909851863915283, "phrase": "distributed_redundancy_control_mechanism"}, {"score": 0.0025730425700096365, "phrase": "coherence_protocol"}, {"score": 0.0021049977753042253, "phrase": "communication_hardware"}], "paper_keywords": [""], "paper_abstract": "A proposed lightweight, soft-error-resilient architecture for shared-memory multicores enables cores to autonomously perform redundant execution of uninterrupted instruction sequences. The distributed redundancy control mechanism operates in concert with the coherence protocol to provide resiliency for both computation and communication hardware.", "paper_title": "Toward Holistic Soft-Error-Resilient Shared-Memory Multicores", "paper_id": "WOS:000325743700019"}