Analysis & Synthesis report for atm
Wed Jun 05 20:57:41 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: decod_1:day1|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: decod_0:day0|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: decod_1:hour1|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: decod_0:hour0|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: decod_1:min1|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: decod_0:min0|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: decod_1:sec1|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: decod_0:sec0|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: decod_1:y0|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: decod_0:ee1|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: decod_0:x1|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: decod_1:ff1|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: decod_1:a31|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: decod_1:a41|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: decod_1:a61|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: decod_1:a71|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: decod_1:a81|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: decod_1:a51|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: decod_1:a11|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: decod_0:a20|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: decod_0:a30|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: decod_0:a40|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: decod_0:a60|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: decod_0:a70|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: decod_0:a80|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: decod_0:a50|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: decod_0:a10|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: decod_1:a21|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add31
 42. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add32
 43. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add35
 44. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add36
 45. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add37
 46. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add33
 47. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add29
 48. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add30
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 51. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 53. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 54. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 55. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 56. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 57. Port Connectivity Checks: "decod_1:ff1"
 58. Port Connectivity Checks: "decod_0:ee1"
 59. Port Connectivity Checks: "decod_1:a81"
 60. Port Connectivity Checks: "decod_0:a80"
 61. Port Connectivity Checks: "decod_1:a71"
 62. Port Connectivity Checks: "decod_0:a70"
 63. Port Connectivity Checks: "decod_1:a61"
 64. Port Connectivity Checks: "decod_0:a60"
 65. Port Connectivity Checks: "decod_1:a51"
 66. Port Connectivity Checks: "decod_0:a50"
 67. Port Connectivity Checks: "decod_1:a41"
 68. Port Connectivity Checks: "decod_0:a40"
 69. Port Connectivity Checks: "decod_1:a31"
 70. Port Connectivity Checks: "decod_0:a30"
 71. Port Connectivity Checks: "decod_1:a21"
 72. Port Connectivity Checks: "decod_0:a20"
 73. Port Connectivity Checks: "decod_1:a11"
 74. Port Connectivity Checks: "decod_0:a10"
 75. Port Connectivity Checks: "decod_1:y0"
 76. Port Connectivity Checks: "decod_0:x1"
 77. Port Connectivity Checks: "decod_1:day1"
 78. Port Connectivity Checks: "decod_0:day0"
 79. Port Connectivity Checks: "decod_1:hour1"
 80. Port Connectivity Checks: "decod_0:hour0"
 81. Port Connectivity Checks: "decod_1:min1"
 82. Port Connectivity Checks: "decod_0:min0"
 83. Port Connectivity Checks: "decod_1:sec1"
 84. Port Connectivity Checks: "decod_0:sec0"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 05 20:57:41 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; atm                                             ;
; Top-level Entity Name              ; atm                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 12,995                                          ;
;     Total combinational functions  ; 12,994                                          ;
;     Dedicated logic registers      ; 1,953                                           ;
; Total registers                    ; 1953                                            ;
; Total pins                         ; 62                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C8       ;                    ;
; Top-level entity name                                                      ; atm                ; atm                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; atm.v                            ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/atm/atm.v                                               ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/atm/decoder.v                                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/lpm_divide_aem.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/lpm_divide_aem.tdf                               ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/sign_div_unsign_klh.tdf                          ;         ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/alt_u_div_a2f.tdf                                ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/add_sub_lkc.tdf                                  ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/add_sub_mkc.tdf                                  ;         ;
; db/lpm_divide_d6m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/lpm_divide_d6m.tdf                               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_7ri.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/add_sub_7ri.tdf                                  ;         ;
; db/lpm_divide_7so.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/lpm_divide_7so.tdf                               ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/abs_divider_kbg.tdf                              ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/alt_u_div_k2f.tdf                                ;         ;
; db/lpm_abs_gq9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/lpm_abs_gq9.tdf                                  ;         ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/atm/db/lpm_abs_0s9.tdf                                  ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 12,995 ;
;                                             ;        ;
; Total combinational functions               ; 12994  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4520   ;
;     -- 3 input functions                    ; 4746   ;
;     -- <=2 input functions                  ; 3728   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 9447   ;
;     -- arithmetic mode                      ; 3547   ;
;                                             ;        ;
; Total registers                             ; 1953   ;
;     -- Dedicated logic registers            ; 1953   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 62     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 1925   ;
; Total fan-out                               ; 47947  ;
; Average fan-out                             ; 3.19   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |atm                                      ; 12994 (5738)      ; 1953 (1757)  ; 0           ; 0            ; 0       ; 0         ; 62   ; 0            ; |atm                                                                                                               ; work         ;
;    |decod_0:a10|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a10                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a10|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a10|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a10|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a10|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a20|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a20                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a20|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a20|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a20|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a20|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a30|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a30                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a30|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a30|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a30|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a30|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a40|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a40                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a40|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a40|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a40|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a40|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a50|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a50                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a50|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a50|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a50|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a50|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a60|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a60                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a60|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a60|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a60|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a60|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a70|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a70                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a70|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a70|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a70|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a70|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:a80|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a80                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a80|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a80|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a80|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:a80|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:day0|                         ; 41 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:day0                                                                                                  ; work         ;
;       |lpm_divide:Mod0|                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:day0|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:day0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:day0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:day0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_0:ee1|                          ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:ee1                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:ee1|lpm_divide:Mod0                                                                                   ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:ee1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:ee1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:ee1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_0:hour0|                        ; 41 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:hour0                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:hour0|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:hour0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider| ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:hour0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_a2f:divider|    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:hour0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider ; work         ;
;    |decod_0:min0|                         ; 41 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:min0                                                                                                  ; work         ;
;       |lpm_divide:Mod0|                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:min0|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:min0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:min0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:min0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_0:sec0|                         ; 41 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:sec0                                                                                                  ; work         ;
;       |lpm_divide:Mod0|                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:sec0|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:sec0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:sec0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:sec0|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_0:x1|                           ; 92 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:x1                                                                                                    ; work         ;
;       |lpm_divide:Mod0|                   ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:x1|lpm_divide:Mod0                                                                                    ; work         ;
;          |lpm_divide_d6m:auto_generated|  ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:x1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated                                                      ; work         ;
;             |sign_div_unsign_klh:divider| ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:x1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider                          ; work         ;
;                |alt_u_div_a2f:divider|    ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_0:x1|lpm_divide:Mod0|lpm_divide_d6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider    ; work         ;
;    |decod_1:a11|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a11                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a11|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a11|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a11|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a11|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a21|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a21                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a21|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a21|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a21|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a21|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a31|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a31                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a31|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a31|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a31|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a31|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a41|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a41                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a41|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a41|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a41|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a41|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a51|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a51                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a51|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a51|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a51|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a51|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a61|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a61                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a61|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a61|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a61|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a61|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a71|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a71                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a71|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a71|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a71|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a71|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:a81|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a81                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a81|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a81|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a81|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:a81|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:day1|                         ; 38 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:day1                                                                                                  ; work         ;
;       |lpm_divide:Div0|                   ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:day1|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:day1|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:day1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:day1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_1:ff1|                          ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:ff1                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:ff1|lpm_divide:Div0                                                                                   ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:ff1|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                     ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:ff1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                         ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:ff1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider   ; work         ;
;    |decod_1:hour1|                        ; 38 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:hour1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:hour1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:hour1|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_klh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:hour1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                       ; work         ;
;                |alt_u_div_a2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:hour1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider ; work         ;
;    |decod_1:min1|                         ; 38 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:min1                                                                                                  ; work         ;
;       |lpm_divide:Div0|                   ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:min1|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:min1|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:min1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:min1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_1:sec1|                         ; 38 (7)            ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:sec1                                                                                                  ; work         ;
;       |lpm_divide:Div0|                   ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:sec1|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:sec1|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                    ; work         ;
;             |sign_div_unsign_klh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:sec1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                        ; work         ;
;                |alt_u_div_a2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:sec1|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider  ; work         ;
;    |decod_1:y0|                           ; 93 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:y0                                                                                                    ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:y0|lpm_divide:Div0                                                                                    ; work         ;
;          |lpm_divide_aem:auto_generated|  ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:y0|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:y0|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                          ; work         ;
;                |alt_u_div_a2f:divider|    ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|decod_1:y0|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider    ; work         ;
;    |lpm_add_sub:Add29|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add29                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add29|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add30|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add30                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add30|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add31|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add31                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add31|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add32|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add32                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add32|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add33|                    ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add33                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add33|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add35|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add35                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add35|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add36|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add36                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add36|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_add_sub:Add37|                    ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add37                                                                                             ; work         ;
;       |add_sub_7ri:auto_generated|        ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_add_sub:Add37|add_sub_7ri:auto_generated                                                                  ; work         ;
;    |lpm_divide:Div0|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div0                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div0|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div0|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div1|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div1                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div2|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div2                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div2|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div2|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div2|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div2|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div3|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div3                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div3|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div3|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div3|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div3|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div4|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div4                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div4|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div4|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div4|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div4|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div5|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div5                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div5|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div5|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div5|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div5|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div6|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div6                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div6|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div6|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div6|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div6|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
;    |lpm_divide:Div7|                      ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div7                                                                                               ; work         ;
;       |lpm_divide_7so:auto_generated|     ; 548 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div7|lpm_divide_7so:auto_generated                                                                 ; work         ;
;          |abs_divider_kbg:divider|        ; 548 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div7|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                         ; work         ;
;             |alt_u_div_k2f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div7|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_k2f:divider                   ; work         ;
;             |lpm_abs_0s9:my_abs_num|      ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |atm|lpm_divide:Div7|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_0s9:my_abs_num                  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; button_data[4..31]                      ; Stuck at GND due to stuck port data_in ;
; profit[1..31]                           ; Stuck at GND due to stuck port data_in ;
; decod_1:ff1|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:ee1|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a81|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a80|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a71|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a70|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a61|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a60|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a51|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a50|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a41|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a40|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a31|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a30|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a21|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a20|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:a11|seg_1[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_0:a10|seg_0[0]                    ; Stuck at GND due to stuck port data_in ;
; decod_1:y0|seg_1[0]                     ; Stuck at GND due to stuck port data_in ;
; decod_0:x1|seg_0[0]                     ; Stuck at GND due to stuck port data_in ;
; decod_1:day1|seg_1[0]                   ; Stuck at GND due to stuck port data_in ;
; decod_0:day0|seg_0[0]                   ; Stuck at GND due to stuck port data_in ;
; decod_1:hour1|seg_1[0]                  ; Stuck at GND due to stuck port data_in ;
; decod_0:hour0|seg_0[0]                  ; Stuck at GND due to stuck port data_in ;
; decod_1:min1|seg_1[0]                   ; Stuck at GND due to stuck port data_in ;
; decod_0:min0|seg_0[0]                   ; Stuck at GND due to stuck port data_in ;
; decod_1:sec1|seg_1[0]                   ; Stuck at GND due to stuck port data_in ;
; decod_0:sec0|seg_0[0]                   ; Stuck at GND due to stuck port data_in ;
; temp_data[4..31]                        ; Stuck at GND due to stuck port data_in ;
; qwer[1..30]                             ; Merged with qwer[31]                   ;
; n[3..9,11..31]                          ; Merged with n[10]                      ;
; key_data[4..9,11..31]                   ; Merged with key_data[10]               ;
; target[4..9,11..31]                     ; Merged with target[10]                 ;
; d[2..9,11..31]                          ; Merged with d[10]                      ;
; b[1..9,11..31]                          ; Merged with b[10]                      ;
; ok[1..9,11..31]                         ; Merged with ok[10]                     ;
; dot_d[13]~reg0                          ; Merged with dot_d[0]~reg0              ;
; dot_d[1]~reg0                           ; Merged with dot_d[12]~reg0             ;
; dot_d[2]~reg0                           ; Merged with dot_d[11]~reg0             ;
; dot_d[3]~reg0                           ; Merged with dot_d[10]~reg0             ;
; dot_d[4]~reg0                           ; Merged with dot_d[10]~reg0             ;
; dot_d[9]~reg0                           ; Merged with dot_d[10]~reg0             ;
; dot_d[7]~reg0                           ; Merged with dot_d[5]~reg0              ;
; qwer[31]                                ; Stuck at GND due to stuck port data_in ;
; b[10]                                   ; Stuck at GND due to stuck port data_in ;
; key_data[10]                            ; Stuck at GND due to stuck port data_in ;
; n[10]                                   ; Stuck at GND due to stuck port data_in ;
; target[10]                              ; Stuck at GND due to stuck port data_in ;
; d[10]                                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 329 ;                                        ;
+-----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                          ;
+-----------------+---------------------------+----------------------------------------+
; Register name   ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------+---------------------------+----------------------------------------+
; button_data[31] ; Stuck at GND              ; temp_data[31], b[10], n[10], d[10]     ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[30] ; Stuck at GND              ; temp_data[30]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[29] ; Stuck at GND              ; temp_data[29]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[28] ; Stuck at GND              ; temp_data[28]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[27] ; Stuck at GND              ; temp_data[27]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[26] ; Stuck at GND              ; temp_data[26]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[25] ; Stuck at GND              ; temp_data[25]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[24] ; Stuck at GND              ; temp_data[24]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[23] ; Stuck at GND              ; temp_data[23]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[22] ; Stuck at GND              ; temp_data[22]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[21] ; Stuck at GND              ; temp_data[21]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[20] ; Stuck at GND              ; temp_data[20]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[19] ; Stuck at GND              ; temp_data[19]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[18] ; Stuck at GND              ; temp_data[18]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[17] ; Stuck at GND              ; temp_data[17]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[16] ; Stuck at GND              ; temp_data[16]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[15] ; Stuck at GND              ; temp_data[15]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[14] ; Stuck at GND              ; temp_data[14]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[13] ; Stuck at GND              ; temp_data[13]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[12] ; Stuck at GND              ; temp_data[12]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[11] ; Stuck at GND              ; temp_data[11]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[10] ; Stuck at GND              ; temp_data[10]                          ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[9]  ; Stuck at GND              ; temp_data[9]                           ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[8]  ; Stuck at GND              ; temp_data[8]                           ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[7]  ; Stuck at GND              ; temp_data[7]                           ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[6]  ; Stuck at GND              ; temp_data[6]                           ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[5]  ; Stuck at GND              ; temp_data[5]                           ;
;                 ; due to stuck port data_in ;                                        ;
; button_data[4]  ; Stuck at GND              ; temp_data[4]                           ;
;                 ; due to stuck port data_in ;                                        ;
; profit[1]       ; Stuck at GND              ; qwer[31]                               ;
;                 ; due to stuck port data_in ;                                        ;
+-----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1953  ;
; Number of registers using Synchronous Clear  ; 1570  ;
; Number of registers using Synchronous Load   ; 906   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1682  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; temp_data[3]                           ; 23      ;
; button_data[3]                         ; 2       ;
; day[0]                                 ; 9       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |atm|dot[0]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |atm|c[14]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |atm|co[22]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |atm|sec[0]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |atm|min[3]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |atm|hour[0]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |atm|day[2]                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |atm|dot_scan[7]~reg0      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |atm|dot_d[11]~reg0        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|count[2]              ;
; 16:1               ; 6 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |atm|seg_com[2]~reg0       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |atm|i[0]                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; Yes        ; |atm|seg_com[7]~reg0       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |atm|led_data[3]~reg0      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |atm|d[0]                  ;
; 267:1              ; 25 bits   ; 4450 LEs      ; 50 LEs               ; 4400 LEs               ; Yes        ; |atm|a05_1[29]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a02_1[30]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a03_1[3]              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a04_1[9]              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |atm|a05_1[3]              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a06_1[29]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a07_1[16]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a08_1[13]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |atm|a01_1[25]             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a1[26]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a2[9]                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a3[21]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a4[23]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a5[3]                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a6[29]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a7[19]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |atm|a8[10]                ;
; 34:1               ; 29 bits   ; 638 LEs       ; 116 LEs              ; 522 LEs                ; Yes        ; |atm|answer[11]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[10][3]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[9][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[8][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[7][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[6][7]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[5][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[4][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[3][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[2][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[1][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a01[0][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[10][5]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[9][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[8][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[7][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[6][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[5][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[4][7]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[3][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[2][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[1][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a02[0][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[10][9]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[9][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[8][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[7][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[6][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[5][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[4][0]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[3][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[2][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[1][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a03[0][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[10][5]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[9][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[8][0]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[7][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[6][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[5][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[4][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[3][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[2][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[1][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a04[0][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[10][7]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[9][7]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[8][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[7][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[6][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[5][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[4][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[3][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[2][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[1][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a05[0][0]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[10][0]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[9][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[8][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[7][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[6][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[5][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[4][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[3][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[2][5]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[1][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a06[0][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[10][4]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[9][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[8][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[7][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[6][7]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[5][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[4][3]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[3][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[2][9]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[1][2]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a07[0][0]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[10][9]            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[9][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[8][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[7][1]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[6][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[5][6]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[4][0]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[3][8]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[2][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[1][4]             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |atm|a08[0][2]             ;
; 336:1              ; 10 bits   ; 2240 LEs      ; 580 LEs              ; 1660 LEs               ; Yes        ; |atm|xx[2]                 ;
; 91:1               ; 7 bits    ; 420 LEs       ; 133 LEs              ; 287 LEs                ; Yes        ; |atm|seg_data[4]~reg0      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |atm|b                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |atm|Mux379                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:day1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:day0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:hour1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:hour0|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:min1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:min0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:sec1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:sec0|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:y0|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:ee1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:x1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:ff1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a31|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a41|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a61|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a71|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a81|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a51|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a11|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a20|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a30|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a40|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a60|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a70|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a80|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a50|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_0:a10|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_d6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decod_1:a21|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add31 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add32 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add35 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add36 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add37 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add33 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add29 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add30 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 32          ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_7ri ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:ff1"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:ee1"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a81"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a80"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a71"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a70"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a61"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a60"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a51"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a50"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a41"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a40"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a31"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a30"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a21"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a20"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:a11"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:a10"                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:y0"                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:x1"                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:day1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:day0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:hour1"                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:hour0"                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:min1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:min0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_1:sec1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decod_0:sec0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "num[9..6]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 05 20:55:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off atm -c atm
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10263): Verilog HDL Event Control warning at atm.v(139): event expression contains "|" or "||"
Warning (10263): Verilog HDL Event Control warning at atm.v(160): event expression contains "|" or "||"
Warning (10263): Verilog HDL Event Control warning at atm.v(181): event expression contains "|" or "||"
Warning (10263): Verilog HDL Event Control warning at atm.v(203): event expression contains "|" or "||"
Info (12021): Found 1 design units, including 1 entities, in source file atm.v
    Info (12023): Found entity 1: atm
Info (12021): Found 2 design units, including 2 entities, in source file decoder.v
    Info (12023): Found entity 1: decod_0
    Info (12023): Found entity 2: decod_1
Info (12127): Elaborating entity "atm" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at atm.v(39): object "x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at atm.v(39): object "y" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at atm.v(154): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at atm.v(175): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at atm.v(197): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at atm.v(222): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at atm.v(307): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(406): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(521): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(305): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(644): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at atm.v(684): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(710): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(755): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(707): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(826): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at atm.v(844): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(917): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at atm.v(933): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(1056): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1082): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1138): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1195): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1252): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1309): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1365): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1423): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1479): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at atm.v(1073): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(1556): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at atm.v(1570): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(1552): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1614): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at atm.v(1626): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at atm.v(1812): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(1866): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at atm.v(1933): truncated value with size 32 to match size of target (1)
Warning (10762): Verilog HDL Case Statement warning at atm.v(1995): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(2046): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at atm.v(695): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "decod_0" for hierarchy "decod_0:sec0"
Info (12128): Elaborating entity "decod_1" for hierarchy "decod_1:sec1"
Info (278001): Inferred 44 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:day1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:day0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:hour1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:hour0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:min1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:min0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:sec1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:sec0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:y0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:ee1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:x1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:ff1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a31|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a41|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a61|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a71|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a81|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a51|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a11|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a20|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a30|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a40|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a60|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a70|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a80|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a50|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_0:a10|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decod_1:a21|Div0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add31"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add32"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add35"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add36"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add37"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add33"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add29"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add30"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
Info (12130): Elaborated megafunction instantiation "decod_1:day1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "decod_1:day1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf
    Info (12023): Found entity 1: lpm_divide_aem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "decod_0:day0|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "decod_0:day0|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf
    Info (12023): Found entity 1: lpm_divide_d6m
Info (12130): Elaborated megafunction instantiation "decod_1:y0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "decod_1:y0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "decod_0:ee1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "decod_0:ee1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_add_sub:Add31"
Info (12133): Instantiated megafunction "lpm_add_sub:Add31" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf
    Info (12023): Found entity 1: add_sub_7ri
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf
    Info (12023): Found entity 1: lpm_divide_7so
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf
    Info (12023): Found entity 1: lpm_abs_gq9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Warning (12241): 28 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 248 buffer(s)
    Info (13016): Ignored 248 CARRY_SUM buffer(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13062 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 13000 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 743 megabytes
    Info: Processing ended: Wed Jun 05 20:57:41 2019
    Info: Elapsed time: 00:02:25
    Info: Total CPU time (on all processors): 00:02:25


