[INF:CM0023] Creating log file ../../build/tests/ParamFileNoTop/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<194> s<193> l<3>
n<> u<1> t<Module_keyword> p<12> s<2> l<3>
n<dut> u<2> t<StringConst> p<12> s<11> l<3>
n<> u<3> t<PortDir_Out> p<8> s<7> l<3>
n<> u<4> t<IntVec_TypeLogic> p<5> l<3>
n<> u<5> t<Data_type> p<6> c<4> l<3>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<3>
n<> u<7> t<Net_port_type> p<8> c<6> l<3>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<3>
n<o> u<9> t<StringConst> p<10> l<3>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<3>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<3>
n<> u<12> t<Module_ansi_header> p<53> c<1> s<28> l<3>
n<> u<13> t<Data_type_or_implicit> p<23> s<22> l<4>
n<SRAMInitFile> u<14> t<StringConst> p<21> s<20> l<4>
n<""> u<15> t<StringLiteral> p<16> l<4>
n<> u<16> t<Primary_literal> p<17> c<15> l<4>
n<> u<17> t<Constant_primary> p<18> c<16> l<4>
n<> u<18> t<Constant_expression> p<19> c<17> l<4>
n<> u<19> t<Constant_mintypmax_expression> p<20> c<18> l<4>
n<> u<20> t<Constant_param_expression> p<21> c<19> l<4>
n<> u<21> t<Param_assignment> p<22> c<14> l<4>
n<> u<22> t<List_of_param_assignments> p<23> c<21> l<4>
n<> u<23> t<Parameter_declaration> p<24> c<13> l<4>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<4>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<4>
n<> u<26> t<Module_common_item> p<27> c<25> l<4>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<4>
n<> u<28> t<Non_port_module_item> p<53> c<27> s<52> l<4>
n<ram_1p> u<29> t<StringConst> p<50> s<39> l<5>
n<MemInitFile> u<30> t<StringConst> p<37> s<36> l<6>
n<SRAMInitFile> u<31> t<StringConst> p<32> l<6>
n<> u<32> t<Primary_literal> p<33> c<31> l<6>
n<> u<33> t<Primary> p<34> c<32> l<6>
n<> u<34> t<Expression> p<35> c<33> l<6>
n<> u<35> t<Mintypmax_expression> p<36> c<34> l<6>
n<> u<36> t<Param_expression> p<37> c<35> l<6>
n<> u<37> t<Named_parameter_assignment> p<38> c<30> l<6>
n<> u<38> t<List_of_parameter_assignments> p<39> c<37> l<6>
n<> u<39> t<Parameter_value_assignment> p<50> c<38> s<49> l<5>
n<u_ram> u<40> t<StringConst> p<41> l<7>
n<> u<41> t<Name_of_instance> p<49> c<40> s<48> l<7>
n<out> u<42> t<StringConst> p<47> s<46> l<8>
n<o> u<43> t<StringConst> p<44> l<8>
n<> u<44> t<Primary_literal> p<45> c<43> l<8>
n<> u<45> t<Primary> p<46> c<44> l<8>
n<> u<46> t<Expression> p<47> c<45> l<8>
n<> u<47> t<Named_port_connection> p<48> c<42> l<8>
n<> u<48> t<List_of_port_connections> p<49> c<47> l<8>
n<> u<49> t<Hierarchical_instance> p<50> c<41> l<7>
n<> u<50> t<Module_instantiation> p<51> c<29> l<5>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<5>
n<> u<52> t<Non_port_module_item> p<53> c<51> l<5>
n<> u<53> t<Module_declaration> p<54> c<12> l<3>
n<> u<54> t<Description> p<193> c<53> s<192> l<3>
n<> u<55> t<Module_keyword> p<79> s<56> l<12>
n<ram_1p> u<56> t<StringConst> p<79> s<69> l<12>
n<> u<57> t<Data_type_or_implicit> p<67> s<66> l<13>
n<MemInitFile> u<58> t<StringConst> p<65> s<64> l<13>
n<""> u<59> t<StringLiteral> p<60> l<13>
n<> u<60> t<Primary_literal> p<61> c<59> l<13>
n<> u<61> t<Constant_primary> p<62> c<60> l<13>
n<> u<62> t<Constant_expression> p<63> c<61> l<13>
n<> u<63> t<Constant_mintypmax_expression> p<64> c<62> l<13>
n<> u<64> t<Constant_param_expression> p<65> c<63> l<13>
n<> u<65> t<Param_assignment> p<66> c<58> l<13>
n<> u<66> t<List_of_param_assignments> p<67> c<65> l<13>
n<> u<67> t<Parameter_declaration> p<68> c<57> l<13>
n<> u<68> t<Parameter_port_declaration> p<69> c<67> l<13>
n<> u<69> t<Parameter_port_list> p<79> c<68> s<78> l<12>
n<> u<70> t<PortDir_Out> p<75> s<74> l<15>
n<> u<71> t<IntVec_TypeLogic> p<72> l<15>
n<> u<72> t<Data_type> p<73> c<71> l<15>
n<> u<73> t<Data_type_or_implicit> p<74> c<72> l<15>
n<> u<74> t<Net_port_type> p<75> c<73> l<15>
n<> u<75> t<Net_port_header> p<77> c<70> s<76> l<15>
n<out> u<76> t<StringConst> p<77> l<15>
n<> u<77> t<Ansi_port_declaration> p<78> c<75> l<15>
n<> u<78> t<List_of_port_declarations> p<79> c<77> l<14>
n<> u<79> t<Module_ansi_header> p<191> c<55> s<190> l<12>
n<MemInitFile> u<80> t<StringConst> p<81> l<19>
n<> u<81> t<Primary_literal> p<82> c<80> l<19>
n<> u<82> t<Primary> p<83> c<81> l<19>
n<> u<83> t<Expression> p<89> c<82> s<88> l<19>
n<""> u<84> t<StringLiteral> p<85> l<19>
n<> u<85> t<Primary_literal> p<86> c<84> l<19>
n<> u<86> t<Primary> p<87> c<85> l<19>
n<> u<87> t<Expression> p<89> c<86> l<19>
n<> u<88> t<BinOp_Not> p<89> s<87> l<19>
n<> u<89> t<Expression> p<90> c<83> l<19>
n<> u<90> t<Expression_or_cond_pattern> p<91> c<89> l<19>
n<> u<91> t<Cond_predicate> p<129> c<90> s<128> l<19>
n<gen_meminit> u<92> t<StringConst> p<125> s<108> l<19>
n<> u<93> t<Dollar_keyword> p<104> s<94> l<20>
n<display> u<94> t<StringConst> p<104> s<103> l<20>
n<"Initializing memory %m from file '%s'."> u<95> t<StringLiteral> p<96> l<20>
n<> u<96> t<Primary_literal> p<97> c<95> l<20>
n<> u<97> t<Primary> p<98> c<96> l<20>
n<> u<98> t<Expression> p<103> c<97> s<102> l<20>
n<MemInitFile> u<99> t<StringConst> p<100> l<20>
n<> u<100> t<Primary_literal> p<101> c<99> l<20>
n<> u<101> t<Primary> p<102> c<100> l<20>
n<> u<102> t<Expression> p<103> c<101> l<20>
n<> u<103> t<List_of_arguments> p<104> c<98> l<20>
n<> u<104> t<Subroutine_call> p<105> c<93> l<20>
n<> u<105> t<Subroutine_call_statement> p<106> c<104> l<20>
n<> u<106> t<Statement_item> p<107> c<105> l<20>
n<> u<107> t<Statement> p<108> c<106> l<20>
n<> u<108> t<Statement_or_null> p<125> c<107> s<123> l<20>
n<out> u<109> t<StringConst> p<110> l<21>
n<> u<110> t<Hierarchical_identifier> p<113> c<109> s<112> l<21>
n<> u<111> t<Bit_select> p<112> l<21>
n<> u<112> t<Select> p<113> c<111> l<21>
n<> u<113> t<Variable_lvalue> p<118> c<110> s<117> l<21>
n<> u<114> t<Number_1Tickb1> p<115> l<21>
n<> u<115> t<Primary_literal> p<116> c<114> l<21>
n<> u<116> t<Primary> p<117> c<115> l<21>
n<> u<117> t<Expression> p<118> c<116> l<21>
n<> u<118> t<Variable_assignment> p<120> c<113> l<21>
n<> u<119> t<Assign> p<120> s<118> l<21>
n<> u<120> t<Procedural_continuous_assignment> p<121> c<119> l<21>
n<> u<121> t<Statement_item> p<122> c<120> l<21>
n<> u<122> t<Statement> p<123> c<121> l<21>
n<> u<123> t<Statement_or_null> p<125> c<122> s<124> l<21>
n<> u<124> t<End> p<125> l<22>
n<> u<125> t<Seq_block> p<126> c<92> l<19>
n<> u<126> t<Statement_item> p<127> c<125> l<19>
n<> u<127> t<Statement> p<128> c<126> l<19>
n<> u<128> t<Statement_or_null> p<129> c<127> l<19>
n<> u<129> t<Conditional_statement> p<130> c<91> l<19>
n<> u<130> t<Statement_item> p<131> c<129> l<19>
n<> u<131> t<Statement> p<132> c<130> l<19>
n<> u<132> t<Statement_or_null> p<183> c<131> s<181> l<19>
n<MemInitFile> u<133> t<StringConst> p<134> l<24>
n<> u<134> t<Primary_literal> p<135> c<133> l<24>
n<> u<135> t<Primary> p<136> c<134> l<24>
n<> u<136> t<Expression> p<142> c<135> s<141> l<24>
n<""> u<137> t<StringLiteral> p<138> l<24>
n<> u<138> t<Primary_literal> p<139> c<137> l<24>
n<> u<139> t<Primary> p<140> c<138> l<24>
n<> u<140> t<Expression> p<142> c<139> l<24>
n<> u<141> t<BinOp_Equiv> p<142> s<140> l<24>
n<> u<142> t<Expression> p<143> c<136> l<24>
n<> u<143> t<Expression_or_cond_pattern> p<144> c<142> l<24>
n<> u<144> t<Cond_predicate> p<178> c<143> s<177> l<24>
n<gen_nomeminit> u<145> t<StringConst> p<174> s<157> l<24>
n<> u<146> t<Dollar_keyword> p<153> s<147> l<25>
n<display> u<147> t<StringConst> p<153> s<152> l<25>
n<"Initializing memory file is empty."> u<148> t<StringLiteral> p<149> l<25>
n<> u<149> t<Primary_literal> p<150> c<148> l<25>
n<> u<150> t<Primary> p<151> c<149> l<25>
n<> u<151> t<Expression> p<152> c<150> l<25>
n<> u<152> t<List_of_arguments> p<153> c<151> l<25>
n<> u<153> t<Subroutine_call> p<154> c<146> l<25>
n<> u<154> t<Subroutine_call_statement> p<155> c<153> l<25>
n<> u<155> t<Statement_item> p<156> c<154> l<25>
n<> u<156> t<Statement> p<157> c<155> l<25>
n<> u<157> t<Statement_or_null> p<174> c<156> s<172> l<25>
n<out> u<158> t<StringConst> p<159> l<26>
n<> u<159> t<Hierarchical_identifier> p<162> c<158> s<161> l<26>
n<> u<160> t<Bit_select> p<161> l<26>
n<> u<161> t<Select> p<162> c<160> l<26>
n<> u<162> t<Variable_lvalue> p<167> c<159> s<166> l<26>
n<> u<163> t<Number_1Tickb0> p<164> l<26>
n<> u<164> t<Primary_literal> p<165> c<163> l<26>
n<> u<165> t<Primary> p<166> c<164> l<26>
n<> u<166> t<Expression> p<167> c<165> l<26>
n<> u<167> t<Variable_assignment> p<169> c<162> l<26>
n<> u<168> t<Assign> p<169> s<167> l<26>
n<> u<169> t<Procedural_continuous_assignment> p<170> c<168> l<26>
n<> u<170> t<Statement_item> p<171> c<169> l<26>
n<> u<171> t<Statement> p<172> c<170> l<26>
n<> u<172> t<Statement_or_null> p<174> c<171> s<173> l<26>
n<> u<173> t<End> p<174> l<27>
n<> u<174> t<Seq_block> p<175> c<145> l<24>
n<> u<175> t<Statement_item> p<176> c<174> l<24>
n<> u<176> t<Statement> p<177> c<175> l<24>
n<> u<177> t<Statement_or_null> p<178> c<176> l<24>
n<> u<178> t<Conditional_statement> p<179> c<144> l<24>
n<> u<179> t<Statement_item> p<180> c<178> l<24>
n<> u<180> t<Statement> p<181> c<179> l<24>
n<> u<181> t<Statement_or_null> p<183> c<180> s<182> l<24>
n<> u<182> t<End> p<183> l<28>
n<> u<183> t<Seq_block> p<184> c<132> l<18>
n<> u<184> t<Statement_item> p<185> c<183> l<18>
n<> u<185> t<Statement> p<186> c<184> l<18>
n<> u<186> t<Statement_or_null> p<187> c<185> l<18>
n<> u<187> t<Initial_construct> p<188> c<186> l<18>
n<> u<188> t<Module_common_item> p<189> c<187> l<18>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<18>
n<> u<190> t<Non_port_module_item> p<191> c<189> l<18>
n<> u<191> t<Module_declaration> p<192> c<79> l<12>
n<> u<192> t<Description> p<193> c<191> l<12>
n<> u<193> t<Source_text> p<194> c<54> l<3>
n<> u<194> t<Top_level_rule> l<3>
[WRN:PA0205] dut.sv:3: No timescale set for "dut".

[WRN:PA0205] dut.sv:12: No timescale set for "ram_1p".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:3: Compile module "work@dut".

[INF:CP0303] dut.sv:12: Compile module "work@ram_1p".

[INF:EL0526] Design Elaboration...

[ERR:EL0506] No top level module in design.

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/ParamFileNoTop/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:3: , parent:unnamed
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (o), line:3, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:3, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.o), line:3, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:4, parent:work@dut
    |vpiRhs:
    \_constant: , line:4
      |vpiConstType:6
      |STRING:
    |vpiLhs:
    \_parameter: (work@dut.SRAMInitFile), line:4, parent:work@dut
      |vpiName:SRAMInitFile
      |vpiFullName:work@dut.SRAMInitFile
  |vpiParameter:
  \_parameter: (work@dut.SRAMInitFile), line:4, parent:work@dut
|uhdmallModules:
\_module: work@ram_1p (work@ram_1p) dut.sv:12: , parent:unnamed
  |vpiDefName:work@ram_1p
  |vpiFullName:work@ram_1p
  |vpiProcess:
  \_initial: , parent:work@ram_1p
    |vpiStmt:
    \_begin: (work@ram_1p), line:18
      |vpiFullName:work@ram_1p
      |vpiStmt:
      \_if_stmt: , line:19, parent:work@ram_1p
        |vpiCondition:
        \_operation: , line:19
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@ram_1p.MemInitFile), line:19
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
          |vpiOperand:
          \_constant: , line:19
            |vpiConstType:6
            |STRING:
        |vpiStmt:
        \_named_begin: (work@ram_1p.gen_meminit), line:19
          |vpiName:gen_meminit
          |vpiFullName:work@ram_1p.gen_meminit
          |vpiStmt:
          \_sys_func_call: ($display), line:20, parent:work@ram_1p.gen_meminit
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:20
              |vpiConstType:6
              |vpiDecompile:Initializing memory %m from file '%s'.
              |vpiSize:38
              |STRING:Initializing memory %m from file '%s'.
            |vpiArgument:
            \_ref_obj: (MemInitFile), line:20
              |vpiName:MemInitFile
          |vpiStmt:
          \_assign_stmt: , line:21, parent:work@ram_1p.gen_meminit
            |vpiRhs:
            \_constant: , line:21
              |vpiConstType:3
              |vpiDecompile:'b1
              |vpiSize:1
              |BIN:1
            |vpiLhs:
            \_ref_obj: (work@ram_1p.gen_meminit.out), line:21
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_meminit.out
      |vpiStmt:
      \_if_stmt: , line:24, parent:work@ram_1p
        |vpiCondition:
        \_operation: , line:24
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@ram_1p.MemInitFile), line:24
            |vpiName:MemInitFile
            |vpiFullName:work@ram_1p.MemInitFile
          |vpiOperand:
          \_constant: , line:24
            |vpiConstType:6
            |STRING:
        |vpiStmt:
        \_named_begin: (work@ram_1p.gen_nomeminit), line:24
          |vpiName:gen_nomeminit
          |vpiFullName:work@ram_1p.gen_nomeminit
          |vpiStmt:
          \_sys_func_call: ($display), line:25, parent:work@ram_1p.gen_nomeminit
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:25
              |vpiConstType:6
              |vpiDecompile:Initializing memory file is empty.
              |vpiSize:34
              |STRING:Initializing memory file is empty.
          |vpiStmt:
          \_assign_stmt: , line:26, parent:work@ram_1p.gen_nomeminit
            |vpiRhs:
            \_constant: , line:26
              |vpiConstType:3
              |vpiDecompile:'b0
              |vpiSize:1
              |BIN:0
            |vpiLhs:
            \_ref_obj: (work@ram_1p.gen_nomeminit.out), line:26
              |vpiName:out
              |vpiFullName:work@ram_1p.gen_nomeminit.out
  |vpiPort:
  \_port: (out), line:15, parent:work@ram_1p
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ram_1p.out), line:15, parent:work@ram_1p
        |vpiName:out
        |vpiFullName:work@ram_1p.out
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ram_1p.out), line:15, parent:work@ram_1p
  |vpiParamAssign:
  \_param_assign: , line:13, parent:work@ram_1p
    |vpiRhs:
    \_constant: , line:13
      |vpiConstType:6
      |STRING:
    |vpiLhs:
    \_parameter: (work@ram_1p.MemInitFile), line:13, parent:work@ram_1p
      |vpiName:MemInitFile
      |vpiFullName:work@ram_1p.MemInitFile
  |vpiParameter:
  \_parameter: (work@ram_1p.MemInitFile), line:13, parent:work@ram_1p
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 4

