# Digital Clock

## ðŸ“Œ Overview
**Digital Clock** is a Casio-style digital clock fully implemented in **Verilog HDL** and verified on a **Terasic DE1-115 FPGA development board**.  
The system integrates multiple time-related functionalitiesâ€”real-time clock, alarm, stopwatch, and countdown timerâ€”under a unified, modular, and deterministic digital architecture.

This project was developed with an educational and competitive focus, emphasizing modularity, hardware reuse, and clean state-based control.

---

## ðŸ§© Features
- â° Real-time clock with **12-hour and 24-hour formats**
- ðŸŒ— AM / PM indication
- â± Stopwatch (MM:SS:cs format)
- â² Countdown timer
- â° Alarm with visual and buzzer indicators
- ðŸŽ› User interface based on **4 physical buttons**
- ðŸ”¢ Output to 8 7-segment diplays
- ðŸ’¡ LED indicators:
  - Alarm enabled
  - Alarm / timer buzzer simulation

---

## ðŸ§  System Architecture
The system is composed of independent functional modules coordinated by a global **Mealy-type Finite State Machine (FSM)**.  
This approach guarantees isolated operation, predictable behavior, and conflict-free user interaction.

### Main Modules
- `clock` â€“ Real-time clock core
- `alarm` â€“ Alarm configuration and monitoring
- `cronometer` â€“ Stopwatch
- `temp` â€“ Countdown timer
- `fsm` â€“ Mode controller
- `freq_divider` â€“ Clock generation
- Display interface and routing logic

---

## ðŸ§© Block Diagram

The following diagram shows a **high-level architectural overview** of the system.
It is intentionally simplified to highlight module interaction and data flow,
rather than internal implementation details.

![Block Diagram](docs/block_diagram.png)

---

## â° Clock Module
The `clock` module constitutes the heart of the system and performs continuous time counting using a **1 Hz clock** generated by the frequency divider.

### Responsibilities
- Seconds, minutes, and hours counting
- 12 h / 24 h format selection
- AM / PM logic
- Hour and minute adjustment via buttons
- BCD output reused by the alarm module

The clock **never stops running**, even when other modes are active, ensuring global time consistency.

---

## â° Alarm Module
The `alarm` module allows the user to store a target alarm time and continuously compares it with the current clock output.

- Generates `alarm_flag` when the times match
- Activates LED and buzzer indicators
- Configuration only allowed in Alarm mode
- Alarm remains active after exiting configuration mode

---

## â± Stopwatch (Cronometer)
The `cronometer` module implements an ascending time counter in the format:


- Driven by a **1 kHz clock**
- Implemented using chained BCD counters
- Supports start, pause, and reset operations
- Provides fine time resolution without external hardware

---

## â² Timer Module
The `temp` module performs a countdown from a user-defined initial value.

- Based on BCD down-counters
- Configuration only allowed while stopped
- When reaching `00:00:00`, asserts `flag_done`
- Uses the same 1 kHz time base as the stopwatch

---

## ðŸ” Finite State Machine (FSM)
A global Mealy-type FSM determines the systemâ€™s operating mode and routes all control signals accordingly.

### FSM States
- `S_CLOCK` â€“ Real-time clock (default)
- `S_ALARM` â€“ Alarm configuration
- `S_CRON`  â€“ Stopwatch operation
- `S_TEMP`  â€“ Timer operation

The FSM ensures:
- Mutual exclusion between modules
- Clean and predictable transitions
- No race conditions or signal conflicts

![FSM diagram](docs/fsm.jpg)

---

## ðŸ–¥ Display Behavior
- **8 independent 7-segment displays**
- The two leftmost displays indicate the current mode:
  - `AL` â†’ Alarm
  - `Cr` â†’ Stopwatch
  - `te` â†’ Timer
  - `Pn` / `An` â†’ PM / AM (Clock mode)

---

## ðŸŽ› User Interface

### Buttons
- **Mode button** â€“ Cycles through operating modes
- **Function buttons (3)** â€“ Context-dependent behavior

### Clock Adjustment Procedure
1. Enter Clock mode (default state)
2. Press *Edit Mode* button
3. Minutes blink â†’ adjust using *Hour Adjust* button
4. Press *Edit Mode* again
5. Hours blink â†’ adjust
6. Press *Edit Mode* a third time to save and exit

---

## ðŸ§© RTL Architecture
The following RTL view was generated using **Intel Quartus RTL Viewer** and shows the hierarchical and modular structure of the design.

It highlights:
- Clear separation between functional blocks
- Extensive reuse of BCD counters
- Centralized FSM control
- Clean signal routing between clock domains

![RTL view](docs/RTL_view.png)

---

## ðŸ›  Tools & Platform
- **HDL**: Verilog
- **FPGA**: Terasic DE1-115
- **Software**: Intel Quartus Prime


---

## ðŸ“ Repository Structure

---

## ðŸ“¸ Hardware Note
> Hardware photographs are not available, as the project was developed and tested during a competition where personal devices were not allowed.

---

## ðŸš€ Project Status
âœ… Fully implemented and verified on hardware  
ðŸ”§ Open to future feature extensions

---

## ðŸ”® Future Work
- Dedicated PCB implementation using a CPLD
- Standalone digital clock hardware
- Integrated buzzer and tactile buttons
- Low-power optimization
- Optional date or lap-time functionality

---

## ðŸ“œ License
Released for educational and academic use.  
Feel free to study, modify, and extend this project with proper attribution.
