# Generated by Yosys 0.8+17 (git sha1 11c8a9eb, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)
autoidx 239
attribute \cells_not_processed 1
attribute \src "device.v:1"
module \Controller
  attribute \src "device.v:10"
  wire width 2 $0\tar_add[1:0]
  attribute \src "device.v:3"
  wire width 32 inout 8 \AD
  attribute \src "device.v:2"
  wire width 4 input 2 \BE
  attribute \src "device.v:3"
  wire width 4 inout 9 \C_BE
  attribute \src "device.v:2"
  wire input 6 \burst
  attribute \src "device.v:18"
  wire \bus_is_mine
  attribute \src "device.v:3"
  wire input 7 \clk
  attribute \src "device.v:2"
  wire width 2 input 1 \devaddress
  attribute \src "device.v:3"
  wire inout 10 \devsel
  attribute \src "device.v:17"
  wire \fburst
  attribute \src "device.v:17"
  wire \fcount
  attribute \src "device.v:17"
  wire \fend_count
  attribute \src "device.v:17"
  wire \ffinished
  attribute \src "device.v:2"
  wire input 3 \force_req
  attribute \src "device.v:3"
  wire inout 11 \frame
  attribute \src "device.v:17"
  wire \fvalid
  attribute \src "device.v:4"
  wire input 14 \gnt
  attribute \src "device.v:3"
  wire inout 12 \irdy
  attribute \src "device.v:2"
  wire input 4 \rd_wr
  attribute \src "device.v:4"
  wire output 15 \req
  attribute \src "device.v:5"
  wire input 16 \reset_address
  attribute \src "device.v:8"
  wire width 3 \state
  attribute \src "device.v:9"
  wire width 2 \tar_add
  attribute \src "device.v:3"
  wire inout 13 \trdy
  attribute \src "device.v:2"
  wire width 32 input 5 \write_data
  attribute \module_not_derived 1
  attribute \src "device.v:20"
  cell \Initiator_Controller \ic
    connect $1 \devaddress
    connect $10 \irdy
    connect $11 \req
    connect $12 \state
    connect $13 \fcount
    connect $14 \fend_count
    connect $15 \ffinished
    connect $16 \fvalid
    connect $17 \bus_is_mine
    connect $18 \fburst
    connect $2 \BE
    connect $3 \force_req
    connect $4 \rd_wr
    connect $5 \write_data
    connect $6 \clk
    connect $7 \AD
    connect $8 \C_BE
    connect $9 \frame
  end
  attribute \module_not_derived 1
  attribute \src "device.v:16"
  cell \State_Machine \sm
    connect $1 \frame
    connect $10 \gnt
    connect $11 \C_BE [0]
    connect $12 \fcount
    connect $13 \fend_count
    connect $14 \ffinished
    connect $15 \fvalid
    connect $16 \fburst
    connect $17 \bus_is_mine
    connect $2 \irdy
    connect $3 \trdy
    connect $4 \devsel
    connect $5 \state
    connect $6 \clk
    connect $7 \force_req
    connect $8 \burst
    connect $9 \req
  end
  attribute \module_not_derived 1
  attribute \src "device.v:25"
  cell \Target_Controller \tc
    connect $1 \clk
    connect $2 \AD
    connect $3 \C_BE
    connect $4 \devsel
    connect $5 \trdy
    connect $6 \state
    connect $7 \fvalid
    connect $8 \tar_add
    connect $9 \frame
  end
  attribute \src "device.v:10"
  process $proc$device.v:10$1
    assign $0\tar_add[1:0] \tar_add
    attribute \src "device.v:11"
    switch \reset_address
      case 1'1
        assign $0\tar_add[1:0] \devaddress
      case 
    end
    sync always
      update \tar_add $0\tar_add[1:0]
  end
end
attribute \cells_not_processed 1
attribute \src "initiator.v:1"
module \Initiator_Controller
  parameter \address
  parameter \data
  parameter \finish
  parameter \idle
  parameter \turnaround
  attribute \src "initiator.v:22"
  wire width 2 $0$memwr$\command$initiator.v:25$3_ADDR[1:0]$11
  attribute \src "initiator.v:22"
  wire width 4 $0$memwr$\command$initiator.v:25$3_DATA[3:0]$12
  attribute \src "initiator.v:22"
  wire width 4 $0$memwr$\command$initiator.v:25$3_EN[3:0]$13
  attribute \src "initiator.v:22"
  wire width 32 $0$memwr$\memory$initiator.v:24$2_ADDR[31:0]$8
  attribute \src "initiator.v:22"
  wire width 32 $0$memwr$\memory$initiator.v:24$2_DATA[31:0]$9
  attribute \src "initiator.v:22"
  wire width 32 $0$memwr$\memory$initiator.v:24$2_EN[31:0]$10
  attribute \src "initiator.v:89"
  wire width 4 $0$memwr$\memory$initiator.v:91$4_ADDR[3:0]$107
  attribute \src "initiator.v:89"
  wire width 32 $0$memwr$\memory$initiator.v:91$4_DATA[31:0]$108
  attribute \src "initiator.v:89"
  wire width 32 $0$memwr$\memory$initiator.v:91$4_EN[31:0]$109
  attribute \src "initiator.v:89"
  wire width 32 $0$memwr$\memory$initiator.v:97$5_ADDR[31:0]$110
  attribute \src "initiator.v:89"
  wire width 32 $0$memwr$\memory$initiator.v:97$5_DATA[31:0]$111
  attribute \src "initiator.v:89"
  wire width 32 $0$memwr$\memory$initiator.v:97$5_EN[31:0]$112
  attribute \src "initiator.v:37"
  wire width 2 $0\counter[1:0]
  attribute \src "initiator.v:37"
  wire width 3 $0\failed_counter[2:0]
  attribute \src "initiator.v:37"
  wire width 2 $0\max[1:0]
  attribute \src "initiator.v:54"
  wire width 3 $0\mp[2:0]
  attribute \src "initiator.v:54"
  wire width 2 $1\counter[1:0]
  attribute \src "initiator.v:54"
  wire width 2 $1\max[1:0]
  attribute \src "initiator.v:89"
  wire width 3 $1\mp[2:0]
  attribute \src "initiator.v:101"
  wire width 3 $2\mp[2:0]
  attribute \src "initiator.v:103"
  wire width 32 $add$initiator.v:103$134_Y
  attribute \src "initiator.v:106"
  wire width 32 $add$initiator.v:106$135_Y
  attribute \src "initiator.v:39"
  wire width 32 $add$initiator.v:39$16_Y
  attribute \src "initiator.v:40"
  wire width 32 $add$initiator.v:40$17_Y
  attribute \src "initiator.v:48"
  wire width 32 $add$initiator.v:48$31_Y
  attribute \src "initiator.v:70"
  wire width 32 $add$initiator.v:70$69_Y
  attribute \src "initiator.v:102"
  wire $eq$initiator.v:102$125_Y
  attribute \src "initiator.v:102"
  wire $eq$initiator.v:102$132_Y
  attribute \src "initiator.v:108"
  wire $eq$initiator.v:108$136_Y
  attribute \src "initiator.v:43"
  wire $eq$initiator.v:43$18_Y
  attribute \src "initiator.v:47"
  wire $eq$initiator.v:47$25_Y
  attribute \src "initiator.v:47"
  wire $eq$initiator.v:47$26_Y
  attribute \src "initiator.v:50"
  wire $eq$initiator.v:50$32_Y
  attribute \src "initiator.v:63"
  wire $eq$initiator.v:63$37_Y
  attribute \src "initiator.v:67"
  wire $eq$initiator.v:67$53_Y
  attribute \src "initiator.v:67"
  wire $eq$initiator.v:67$54_Y
  attribute \src "initiator.v:67"
  wire $eq$initiator.v:67$55_Y
  attribute \src "initiator.v:70"
  wire $eq$initiator.v:70$64_Y
  attribute \src "initiator.v:71"
  wire $eq$initiator.v:71$78_Y
  attribute \src "initiator.v:74"
  wire $eq$initiator.v:74$88_Y
  attribute \src "initiator.v:74"
  wire $eq$initiator.v:74$89_Y
  attribute \src "initiator.v:74"
  wire $eq$initiator.v:74$93_Y
  attribute \src "initiator.v:74"
  wire $eq$initiator.v:74$94_Y
  attribute \src "initiator.v:90"
  wire $eq$initiator.v:90$113_Y
  attribute \src "initiator.v:90"
  wire $eq$initiator.v:90$118_Y
  attribute \src "initiator.v:93"
  wire $eq$initiator.v:93$120_Y
  attribute \src "initiator.v:93"
  wire $eq$initiator.v:93$121_Y
  attribute \src "initiator.v:61"
  wire $eqx$initiator.v:61$35_Y
  attribute \src "initiator.v:67"
  wire $eqx$initiator.v:67$49_Y
  attribute \src "initiator.v:70"
  wire $eqx$initiator.v:70$65_Y
  attribute \src "initiator.v:70"
  wire $eqx$initiator.v:70$72_Y
  attribute \src "initiator.v:70"
  wire $eqx$initiator.v:70$74_Y
  attribute \src "initiator.v:71"
  wire $eqx$initiator.v:71$79_Y
  attribute \src "initiator.v:71"
  wire $eqx$initiator.v:71$83_Y
  attribute \src "initiator.v:74"
  wire $eqx$initiator.v:74$87_Y
  attribute \src "initiator.v:74"
  wire $eqx$initiator.v:74$92_Y
  attribute \src "initiator.v:67"
  wire width 32 $extend$initiator.v:67$62_Y
  attribute \src "initiator.v:74"
  wire width 32 $extend$initiator.v:74$97_Y
  attribute \src "initiator.v:43"
  wire $gt$initiator.v:43$20_Y
  attribute \src "initiator.v:64"
  wire $gt$initiator.v:64$45_Y
  attribute \src "initiator.v:102"
  wire $logic_and$initiator.v:102$126_Y
  attribute \src "initiator.v:102"
  wire $logic_and$initiator.v:102$127_Y
  attribute \src "initiator.v:102"
  wire $logic_and$initiator.v:102$129_Y
  attribute \src "initiator.v:102"
  wire $logic_and$initiator.v:102$133_Y
  attribute \src "initiator.v:43"
  wire $logic_and$initiator.v:43$22_Y
  attribute \src "initiator.v:43"
  wire $logic_and$initiator.v:43$23_Y
  attribute \src "initiator.v:47"
  wire $logic_and$initiator.v:47$29_Y
  attribute \src "initiator.v:47"
  wire $logic_and$initiator.v:47$30_Y
  attribute \src "initiator.v:50"
  wire $logic_and$initiator.v:50$33_Y
  attribute \src "initiator.v:63"
  wire $logic_and$initiator.v:63$38_Y
  attribute \src "initiator.v:63"
  wire $logic_and$initiator.v:63$40_Y
  attribute \src "initiator.v:63"
  wire $logic_and$initiator.v:63$42_Y
  attribute \src "initiator.v:64"
  wire $logic_and$initiator.v:64$44_Y
  attribute \src "initiator.v:64"
  wire $logic_and$initiator.v:64$47_Y
  attribute \src "initiator.v:67"
  wire $logic_and$initiator.v:67$51_Y
  attribute \src "initiator.v:67"
  wire $logic_and$initiator.v:67$52_Y
  attribute \src "initiator.v:67"
  wire $logic_and$initiator.v:67$58_Y
  attribute \src "initiator.v:67"
  wire $logic_and$initiator.v:67$59_Y
  attribute \src "initiator.v:70"
  wire $logic_and$initiator.v:70$66_Y
  attribute \src "initiator.v:70"
  wire $logic_and$initiator.v:70$73_Y
  attribute \src "initiator.v:70"
  wire $logic_and$initiator.v:70$75_Y
  attribute \src "initiator.v:71"
  wire $logic_and$initiator.v:71$80_Y
  attribute \src "initiator.v:71"
  wire $logic_and$initiator.v:71$84_Y
  attribute \src "initiator.v:74"
  wire $logic_and$initiator.v:74$91_Y
  attribute \src "initiator.v:74"
  wire $logic_and$initiator.v:74$96_Y
  attribute \src "initiator.v:90"
  wire $logic_and$initiator.v:90$114_Y
  attribute \src "initiator.v:90"
  wire $logic_and$initiator.v:90$115_Y
  attribute \src "initiator.v:90"
  wire $logic_and$initiator.v:90$119_Y
  attribute \src "initiator.v:93"
  wire $logic_and$initiator.v:93$122_Y
  attribute \src "initiator.v:43"
  wire $logic_not$initiator.v:43$19_Y
  attribute \src "initiator.v:47"
  wire $logic_not$initiator.v:47$28_Y
  attribute \src "initiator.v:63"
  wire $logic_not$initiator.v:63$36_Y
  attribute \src "initiator.v:43"
  wire $logic_or$initiator.v:43$21_Y
  attribute \src "initiator.v:47"
  wire $logic_or$initiator.v:47$27_Y
  attribute \src "initiator.v:63"
  wire $logic_or$initiator.v:63$39_Y
  attribute \src "initiator.v:63"
  wire $logic_or$initiator.v:63$43_Y
  attribute \src "initiator.v:64"
  wire $logic_or$initiator.v:64$46_Y
  attribute \src "initiator.v:67"
  wire $logic_or$initiator.v:67$56_Y
  attribute \src "initiator.v:67"
  wire $logic_or$initiator.v:67$60_Y
  attribute \src "initiator.v:74"
  wire $logic_or$initiator.v:74$90_Y
  attribute \src "initiator.v:74"
  wire $logic_or$initiator.v:74$95_Y
  attribute \src "initiator.v:102"
  wire $lt$initiator.v:102$128_Y
  attribute \src "initiator.v:63"
  wire $lt$initiator.v:63$41_Y
  attribute \src "initiator.v:67"
  wire $lt$initiator.v:67$57_Y
  attribute \src "initiator.v:102"
  wire width 4 $memrd$\command$initiator.v:102$130_DATA
  attribute \src "initiator.v:17"
  wire width 4 $memrd$\command$initiator.v:17$6_DATA
  attribute \src "initiator.v:70"
  wire width 4 $memrd$\command$initiator.v:70$70_DATA
  attribute \src "initiator.v:71"
  wire width 4 $memrd$\command$initiator.v:71$81_DATA
  attribute \src "initiator.v:90"
  wire width 4 $memrd$\command$initiator.v:90$116_DATA
  attribute \src "initiator.v:70"
  wire width 32 $memrd$\memory$initiator.v:70$67_DATA
  attribute \src "initiator.v:82"
  wire width 32 $memrd$\memory$initiator.v:82$100_DATA
  attribute \src "initiator.v:83"
  wire width 32 $memrd$\memory$initiator.v:83$101_DATA
  attribute \src "initiator.v:84"
  wire width 32 $memrd$\memory$initiator.v:84$102_DATA
  attribute \src "initiator.v:85"
  wire width 32 $memrd$\memory$initiator.v:85$103_DATA
  attribute \src "initiator.v:86"
  wire width 32 $memrd$\memory$initiator.v:86$104_DATA
  attribute \src "initiator.v:87"
  wire width 32 $memrd$\memory$initiator.v:87$105_DATA
  attribute \src "initiator.v:25"
  wire width 2 $memwr$\command$initiator.v:25$3_ADDR
  attribute \src "initiator.v:25"
  wire width 4 $memwr$\command$initiator.v:25$3_DATA
  attribute \src "initiator.v:25"
  wire width 4 $memwr$\command$initiator.v:25$3_EN
  attribute \src "initiator.v:24"
  wire width 32 $memwr$\memory$initiator.v:24$2_ADDR
  attribute \src "initiator.v:24"
  wire width 32 $memwr$\memory$initiator.v:24$2_DATA
  attribute \src "initiator.v:24"
  wire width 32 $memwr$\memory$initiator.v:24$2_EN
  attribute \src "initiator.v:91"
  wire width 4 $memwr$\memory$initiator.v:91$4_ADDR
  attribute \src "initiator.v:91"
  wire width 32 $memwr$\memory$initiator.v:91$4_DATA
  attribute \src "initiator.v:91"
  wire width 32 $memwr$\memory$initiator.v:91$4_EN
  attribute \src "initiator.v:97"
  wire width 32 $memwr$\memory$initiator.v:97$5_ADDR
  attribute \src "initiator.v:97"
  wire width 32 $memwr$\memory$initiator.v:97$5_DATA
  attribute \src "initiator.v:97"
  wire width 32 $memwr$\memory$initiator.v:97$5_EN
  attribute \src "initiator.v:67"
  wire $ne$initiator.v:67$50_Y
  attribute \src "initiator.v:102"
  wire width 2 $sub$initiator.v:102$131_Y
  attribute \src "initiator.v:24"
  wire width 32 $sub$initiator.v:24$14_Y
  attribute \src "initiator.v:44"
  wire width 32 $sub$initiator.v:44$24_Y
  attribute \src "initiator.v:70"
  wire width 32 $sub$initiator.v:70$68_Y
  attribute \src "initiator.v:70"
  wire width 2 $sub$initiator.v:70$71_Y
  attribute \src "initiator.v:71"
  wire width 2 $sub$initiator.v:71$82_Y
  attribute \src "initiator.v:90"
  wire width 2 $sub$initiator.v:90$117_Y
  attribute \src "initiator.v:97"
  wire width 32 $sub$initiator.v:97$123_Y
  attribute \src "initiator.v:64"
  wire width 32 $ternary$initiator.v:64$48_Y
  attribute \src "initiator.v:67"
  wire width 32 $ternary$initiator.v:67$61_Y
  attribute \src "initiator.v:67"
  wire width 32 $ternary$initiator.v:67$63_Y
  attribute \src "initiator.v:70"
  wire width 32 $ternary$initiator.v:70$76_Y
  attribute \src "initiator.v:70"
  wire width 32 $ternary$initiator.v:70$77_Y
  attribute \src "initiator.v:71"
  wire width 4 $ternary$initiator.v:71$85_Y
  attribute \src "initiator.v:71"
  wire width 4 $ternary$initiator.v:71$86_Y
  attribute \src "initiator.v:74"
  wire width 32 $ternary$initiator.v:74$98_Y
  attribute \src "initiator.v:74"
  wire width 32 $ternary$initiator.v:74$99_Y
  attribute \src "initiator.v:3"
  wire width 32 inout 7 \AD
  attribute \src "initiator.v:2"
  wire width 4 input 2 \BE
  attribute \src "initiator.v:3"
  wire width 4 output 8 \C_BE
  attribute \src "initiator.v:5"
  wire input 17 \bus_is_mine
  attribute \src "initiator.v:3"
  wire input 6 \clk
  attribute \src "initiator.v:16"
  wire width 4 \comm
  attribute \src "initiator.v:36"
  wire width 2 \counter
  attribute \src "initiator.v:2"
  wire width 2 input 1 \devaddress
  attribute \src "initiator.v:35"
  wire width 3 \failed_counter
  attribute \src "initiator.v:6"
  wire input 18 \fburst
  attribute \src "initiator.v:5"
  wire input 13 \fcount
  attribute \src "initiator.v:5"
  wire input 14 \fend_count
  attribute \src "initiator.v:5"
  wire input 15 \ffinished
  attribute \src "initiator.v:2"
  wire input 3 \force_req
  attribute \src "initiator.v:3"
  wire output 9 \frame
  attribute \src "initiator.v:5"
  wire input 16 \fvalid
  attribute \src "initiator.v:3"
  wire output 10 \irdy
  attribute \src "initiator.v:36"
  wire width 2 \max
  attribute \src "initiator.v:81"
  wire width 32 \mem1
  attribute \src "initiator.v:81"
  wire width 32 \mem10
  attribute \src "initiator.v:81"
  wire width 32 \mem2
  attribute \src "initiator.v:81"
  wire width 32 \mem3
  attribute \src "initiator.v:81"
  wire width 32 \mem4
  attribute \src "initiator.v:81"
  wire width 32 \mem9
  attribute \src "initiator.v:79"
  wire width 3 \mp
  attribute \src "initiator.v:2"
  wire input 4 \rd_wr
  attribute \src "initiator.v:4"
  wire output 11 \req
  attribute \src "initiator.v:5"
  wire width 3 input 12 \state
  attribute \src "initiator.v:2"
  wire width 32 input 5 \write_data
  attribute \src "initiator.v:15"
  memory width 4 size 4 \command
  attribute \src "initiator.v:80"
  memory width 32 size 10 \memory
  attribute \src "initiator.v:103"
  cell $add $add$initiator.v:103$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mp
    connect \B 1
    connect \Y $add$initiator.v:103$134_Y
  end
  attribute \src "initiator.v:106"
  cell $add $add$initiator.v:106$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mp
    connect \B 1
    connect \Y $add$initiator.v:106$135_Y
  end
  attribute \src "initiator.v:39"
  cell $add $add$initiator.v:39$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1
    connect \Y $add$initiator.v:39$16_Y
  end
  attribute \src "initiator.v:40"
  cell $add $add$initiator.v:40$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1
    connect \Y $add$initiator.v:40$17_Y
  end
  attribute \src "initiator.v:48"
  cell $add $add$initiator.v:48$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \failed_counter
    connect \B 1
    connect \Y $add$initiator.v:48$31_Y
  end
  attribute \src "initiator.v:70"
  cell $add $add$initiator.v:70$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A $sub$initiator.v:70$68_Y
    connect \B \counter
    connect \Y $add$initiator.v:70$69_Y
  end
  attribute \src "initiator.v:102"
  cell $eq $eq$initiator.v:102$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:102$125_Y
  end
  attribute \src "initiator.v:102"
  cell $eq $eq$initiator.v:102$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\command$initiator.v:102$130_DATA
    connect \B 1
    connect \Y $eq$initiator.v:102$132_Y
  end
  attribute \src "initiator.v:108"
  cell $eq $eq$initiator.v:108$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$initiator.v:108$136_Y
  end
  attribute \src "initiator.v:43"
  cell $eq $eq$initiator.v:43$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$initiator.v:43$18_Y
  end
  attribute \src "initiator.v:47"
  cell $eq $eq$initiator.v:47$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:47$25_Y
  end
  attribute \src "initiator.v:47"
  cell $eq $eq$initiator.v:47$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $eq$initiator.v:47$26_Y
  end
  attribute \src "initiator.v:50"
  cell $eq $eq$initiator.v:50$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:50$32_Y
  end
  attribute \src "initiator.v:63"
  cell $eq $eq$initiator.v:63$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'000
    connect \Y $eq$initiator.v:63$37_Y
  end
  attribute \src "initiator.v:67"
  cell $eq $eq$initiator.v:67$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$initiator.v:67$53_Y
  end
  attribute \src "initiator.v:67"
  cell $eq $eq$initiator.v:67$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:67$54_Y
  end
  attribute \src "initiator.v:67"
  cell $eq $eq$initiator.v:67$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $eq$initiator.v:67$55_Y
  end
  attribute \src "initiator.v:70"
  cell $eq $eq$initiator.v:70$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$initiator.v:70$64_Y
  end
  attribute \src "initiator.v:71"
  cell $eq $eq$initiator.v:71$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$initiator.v:71$78_Y
  end
  attribute \src "initiator.v:74"
  cell $eq $eq$initiator.v:74$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $eq$initiator.v:74$88_Y
  end
  attribute \src "initiator.v:74"
  cell $eq $eq$initiator.v:74$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:74$89_Y
  end
  attribute \src "initiator.v:74"
  cell $eq $eq$initiator.v:74$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$initiator.v:74$93_Y
  end
  attribute \src "initiator.v:74"
  cell $eq $eq$initiator.v:74$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$initiator.v:74$94_Y
  end
  attribute \src "initiator.v:90"
  cell $eq $eq$initiator.v:90$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$initiator.v:90$113_Y
  end
  attribute \src "initiator.v:90"
  cell $eq $eq$initiator.v:90$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\command$initiator.v:90$116_DATA
    connect \B 1
    connect \Y $eq$initiator.v:90$118_Y
  end
  attribute \src "initiator.v:93"
  cell $eq $eq$initiator.v:93$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'000
    connect \Y $eq$initiator.v:93$120_Y
  end
  attribute \src "initiator.v:93"
  cell $eq $eq$initiator.v:93$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 0
    connect \Y $eq$initiator.v:93$121_Y
  end
  attribute \src "initiator.v:61"
  cell $eqx $eqx$initiator.v:61$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fend_count
    connect \B 1
    connect \Y $eqx$initiator.v:61$35_Y
  end
  attribute \src "initiator.v:67"
  cell $eqx $eqx$initiator.v:67$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B 1
    connect \Y $eqx$initiator.v:67$49_Y
  end
  attribute \src "initiator.v:70"
  cell $eqx $eqx$initiator.v:70$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B 1
    connect \Y $eqx$initiator.v:70$65_Y
  end
  attribute \src "initiator.v:70"
  cell $eqx $eqx$initiator.v:70$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $memrd$\command$initiator.v:70$70_DATA
    connect \B 0
    connect \Y $eqx$initiator.v:70$72_Y
  end
  attribute \src "initiator.v:70"
  cell $eqx $eqx$initiator.v:70$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eqx$initiator.v:70$74_Y
  end
  attribute \src "initiator.v:71"
  cell $eqx $eqx$initiator.v:71$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B 1
    connect \Y $eqx$initiator.v:71$79_Y
  end
  attribute \src "initiator.v:71"
  cell $eqx $eqx$initiator.v:71$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eqx$initiator.v:71$83_Y
  end
  attribute \src "initiator.v:74"
  cell $eqx $eqx$initiator.v:74$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B 1
    connect \Y $eqx$initiator.v:74$87_Y
  end
  attribute \src "initiator.v:74"
  cell $eqx $eqx$initiator.v:74$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B 1
    connect \Y $eqx$initiator.v:74$92_Y
  end
  attribute \src "initiator.v:67"
  cell $pos $extend$initiator.v:67$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'z
    connect \Y $extend$initiator.v:67$62_Y
  end
  attribute \src "initiator.v:74"
  cell $pos $extend$initiator.v:74$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'z
    connect \Y $extend$initiator.v:74$97_Y
  end
  attribute \src "initiator.v:43"
  cell $gt $gt$initiator.v:43$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \failed_counter
    connect \B 4
    connect \Y $gt$initiator.v:43$20_Y
  end
  attribute \src "initiator.v:64"
  cell $gt $gt$initiator.v:64$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 1
    connect \Y $gt$initiator.v:64$45_Y
  end
  attribute \src "initiator.v:102"
  cell $logic_and $logic_and$initiator.v:102$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:102$125_Y
    connect \B \fvalid
    connect \Y $logic_and$initiator.v:102$126_Y
  end
  attribute \src "initiator.v:102"
  cell $logic_and $logic_and$initiator.v:102$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B $logic_and$initiator.v:102$126_Y
    connect \Y $logic_and$initiator.v:102$127_Y
  end
  attribute \src "initiator.v:102"
  cell $logic_and $logic_and$initiator.v:102$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:102$127_Y
    connect \B $lt$initiator.v:102$128_Y
    connect \Y $logic_and$initiator.v:102$129_Y
  end
  attribute \src "initiator.v:102"
  cell $logic_and $logic_and$initiator.v:102$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:102$129_Y
    connect \B $eq$initiator.v:102$132_Y
    connect \Y $logic_and$initiator.v:102$133_Y
  end
  attribute \src "initiator.v:43"
  cell $logic_and $logic_and$initiator.v:43$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:43$18_Y
    connect \B $logic_or$initiator.v:43$21_Y
    connect \Y $logic_and$initiator.v:43$22_Y
  end
  attribute \src "initiator.v:43"
  cell $logic_and $logic_and$initiator.v:43$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:43$22_Y
    connect \B \bus_is_mine
    connect \Y $logic_and$initiator.v:43$23_Y
  end
  attribute \src "initiator.v:47"
  cell $logic_and $logic_and$initiator.v:47$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$initiator.v:47$27_Y
    connect \B $logic_not$initiator.v:47$28_Y
    connect \Y $logic_and$initiator.v:47$29_Y
  end
  attribute \src "initiator.v:47"
  cell $logic_and $logic_and$initiator.v:47$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:47$29_Y
    connect \B \fburst
    connect \Y $logic_and$initiator.v:47$30_Y
  end
  attribute \src "initiator.v:50"
  cell $logic_and $logic_and$initiator.v:50$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:50$32_Y
    connect \B \fvalid
    connect \Y $logic_and$initiator.v:50$33_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_and $logic_and$initiator.v:63$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B $eq$initiator.v:63$37_Y
    connect \Y $logic_and$initiator.v:63$38_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_and $logic_and$initiator.v:63$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B \fburst
    connect \Y $logic_and$initiator.v:63$40_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_and $logic_and$initiator.v:63$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:63$40_Y
    connect \B $lt$initiator.v:63$41_Y
    connect \Y $logic_and$initiator.v:63$42_Y
  end
  attribute \src "initiator.v:64"
  cell $logic_and $logic_and$initiator.v:64$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B $logic_or$initiator.v:63$43_Y
    connect \Y $logic_and$initiator.v:64$44_Y
  end
  attribute \src "initiator.v:64"
  cell $logic_and $logic_and$initiator.v:64$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$initiator.v:61$35_Y
    connect \B $logic_or$initiator.v:64$46_Y
    connect \Y $logic_and$initiator.v:64$47_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_and $logic_and$initiator.v:67$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$initiator.v:67$49_Y
    connect \B $ne$initiator.v:67$50_Y
    connect \Y $logic_and$initiator.v:67$51_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_and $logic_and$initiator.v:67$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:67$51_Y
    connect \B \counter
    connect \Y $logic_and$initiator.v:67$52_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_and $logic_and$initiator.v:67$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fburst
    connect \B $lt$initiator.v:67$57_Y
    connect \Y $logic_and$initiator.v:67$58_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_and $logic_and$initiator.v:67$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$initiator.v:67$56_Y
    connect \B $logic_and$initiator.v:67$58_Y
    connect \Y $logic_and$initiator.v:67$59_Y
  end
  attribute \src "initiator.v:70"
  cell $logic_and $logic_and$initiator.v:70$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:70$64_Y
    connect \B $eqx$initiator.v:70$65_Y
    connect \Y $logic_and$initiator.v:70$66_Y
  end
  attribute \src "initiator.v:70"
  cell $logic_and $logic_and$initiator.v:70$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B $eqx$initiator.v:70$72_Y
    connect \Y $logic_and$initiator.v:70$73_Y
  end
  attribute \src "initiator.v:70"
  cell $logic_and $logic_and$initiator.v:70$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:70$73_Y
    connect \B $eqx$initiator.v:70$74_Y
    connect \Y $logic_and$initiator.v:70$75_Y
  end
  attribute \src "initiator.v:71"
  cell $logic_and $logic_and$initiator.v:71$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:71$78_Y
    connect \B $eqx$initiator.v:71$79_Y
    connect \Y $logic_and$initiator.v:71$80_Y
  end
  attribute \src "initiator.v:71"
  cell $logic_and $logic_and$initiator.v:71$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$initiator.v:71$83_Y
    connect \B \bus_is_mine
    connect \Y $logic_and$initiator.v:71$84_Y
  end
  attribute \src "initiator.v:74"
  cell $logic_and $logic_and$initiator.v:74$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$initiator.v:74$87_Y
    connect \B $logic_or$initiator.v:74$90_Y
    connect \Y $logic_and$initiator.v:74$91_Y
  end
  attribute \src "initiator.v:74"
  cell $logic_and $logic_and$initiator.v:74$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$initiator.v:74$92_Y
    connect \B $logic_or$initiator.v:74$95_Y
    connect \Y $logic_and$initiator.v:74$96_Y
  end
  attribute \src "initiator.v:90"
  cell $logic_and $logic_and$initiator.v:90$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:90$113_Y
    connect \B \fvalid
    connect \Y $logic_and$initiator.v:90$114_Y
  end
  attribute \src "initiator.v:90"
  cell $logic_and $logic_and$initiator.v:90$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \B $logic_and$initiator.v:90$114_Y
    connect \Y $logic_and$initiator.v:90$115_Y
  end
  attribute \src "initiator.v:90"
  cell $logic_and $logic_and$initiator.v:90$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:90$115_Y
    connect \B $eq$initiator.v:90$118_Y
    connect \Y $logic_and$initiator.v:90$119_Y
  end
  attribute \src "initiator.v:93"
  cell $logic_and $logic_and$initiator.v:93$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:93$120_Y
    connect \B $eq$initiator.v:93$121_Y
    connect \Y $logic_and$initiator.v:93$122_Y
  end
  attribute \src "initiator.v:43"
  cell $logic_not $logic_not$initiator.v:43$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fburst
    connect \Y $logic_not$initiator.v:43$19_Y
  end
  attribute \src "initiator.v:47"
  cell $logic_not $logic_not$initiator.v:47$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fvalid
    connect \Y $logic_not$initiator.v:47$28_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_not $logic_not$initiator.v:63$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_is_mine
    connect \Y $logic_not$initiator.v:63$36_Y
  end
  attribute \src "initiator.v:43"
  cell $logic_or $logic_or$initiator.v:43$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$initiator.v:43$19_Y
    connect \B $gt$initiator.v:43$20_Y
    connect \Y $logic_or$initiator.v:43$21_Y
  end
  attribute \src "initiator.v:47"
  cell $logic_or $logic_or$initiator.v:47$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:47$25_Y
    connect \B $eq$initiator.v:47$26_Y
    connect \Y $logic_or$initiator.v:47$27_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_or $logic_or$initiator.v:63$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$initiator.v:63$36_Y
    connect \B $logic_and$initiator.v:63$38_Y
    connect \Y $logic_or$initiator.v:63$39_Y
  end
  attribute \src "initiator.v:63"
  cell $logic_or $logic_or$initiator.v:63$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$initiator.v:63$39_Y
    connect \B $logic_and$initiator.v:63$42_Y
    connect \Y $logic_or$initiator.v:63$43_Y
  end
  attribute \src "initiator.v:64"
  cell $logic_or $logic_or$initiator.v:64$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$initiator.v:64$44_Y
    connect \B $gt$initiator.v:64$45_Y
    connect \Y $logic_or$initiator.v:64$46_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_or $logic_or$initiator.v:67$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:67$54_Y
    connect \B $eq$initiator.v:67$55_Y
    connect \Y $logic_or$initiator.v:67$56_Y
  end
  attribute \src "initiator.v:67"
  cell $logic_or $logic_or$initiator.v:67$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:67$53_Y
    connect \B $logic_and$initiator.v:67$59_Y
    connect \Y $logic_or$initiator.v:67$60_Y
  end
  attribute \src "initiator.v:74"
  cell $logic_or $logic_or$initiator.v:74$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:74$88_Y
    connect \B $eq$initiator.v:74$89_Y
    connect \Y $logic_or$initiator.v:74$90_Y
  end
  attribute \src "initiator.v:74"
  cell $logic_or $logic_or$initiator.v:74$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$initiator.v:74$93_Y
    connect \B $eq$initiator.v:74$94_Y
    connect \Y $logic_or$initiator.v:74$95_Y
  end
  attribute \src "initiator.v:102"
  cell $lt $lt$initiator.v:102$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \mp
    connect \B 8
    connect \Y $lt$initiator.v:102$128_Y
  end
  attribute \src "initiator.v:63"
  cell $lt $lt$initiator.v:63$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \failed_counter
    connect \B 4
    connect \Y $lt$initiator.v:63$41_Y
  end
  attribute \src "initiator.v:67"
  cell $lt $lt$initiator.v:67$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \failed_counter
    connect \B 4
    connect \Y $lt$initiator.v:67$57_Y
  end
  attribute \src "initiator.v:102"
  cell $memrd $memrd$\command$initiator.v:102$130
    parameter \ABITS 2
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR $sub$initiator.v:102$131_Y
    connect \CLK 1'x
    connect \DATA $memrd$\command$initiator.v:102$130_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:17"
  cell $memrd $memrd$\command$initiator.v:17$6
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR 0
    connect \CLK 1'x
    connect \DATA $memrd$\command$initiator.v:17$6_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:70"
  cell $memrd $memrd$\command$initiator.v:70$70
    parameter \ABITS 2
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR $sub$initiator.v:70$71_Y
    connect \CLK 1'x
    connect \DATA $memrd$\command$initiator.v:70$70_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:71"
  cell $memrd $memrd$\command$initiator.v:71$81
    parameter \ABITS 2
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR $sub$initiator.v:71$82_Y
    connect \CLK 1'x
    connect \DATA $memrd$\command$initiator.v:71$81_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:90"
  cell $memrd $memrd$\command$initiator.v:90$116
    parameter \ABITS 2
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR $sub$initiator.v:90$117_Y
    connect \CLK 1'x
    connect \DATA $memrd$\command$initiator.v:90$116_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:70"
  cell $memrd $memrd$\memory$initiator.v:70$67
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR $add$initiator.v:70$69_Y
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:70$67_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:82"
  cell $memrd $memrd$\memory$initiator.v:82$100
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 0
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:82$100_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:83"
  cell $memrd $memrd$\memory$initiator.v:83$101
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 1
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:83$101_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:84"
  cell $memrd $memrd$\memory$initiator.v:84$102
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 2
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:84$102_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:85"
  cell $memrd $memrd$\memory$initiator.v:85$103
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 3
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:85$103_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:86"
  cell $memrd $memrd$\memory$initiator.v:86$104
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 8
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:86$104_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:87"
  cell $memrd $memrd$\memory$initiator.v:87$105
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 9
    connect \CLK 1'x
    connect \DATA $memrd$\memory$initiator.v:87$105_DATA
    connect \EN 1'x
  end
  attribute \src "initiator.v:25"
  cell $memwr $memwr$\command$initiator.v:25$138
    parameter \ABITS 2
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\command"
    parameter \PRIORITY 138
    parameter \WIDTH 4
    connect \ADDR $memwr$\command$initiator.v:25$3_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\command$initiator.v:25$3_DATA
    connect \EN $memwr$\command$initiator.v:25$3_EN
  end
  attribute \src "initiator.v:24"
  cell $memwr $memwr$\memory$initiator.v:24$137
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 137
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$initiator.v:24$2_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$initiator.v:24$2_DATA
    connect \EN $memwr$\memory$initiator.v:24$2_EN
  end
  attribute \src "initiator.v:91"
  cell $memwr $memwr$\memory$initiator.v:91$139
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 139
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$initiator.v:91$4_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$initiator.v:91$4_DATA
    connect \EN $memwr$\memory$initiator.v:91$4_EN
  end
  attribute \src "initiator.v:97"
  cell $memwr $memwr$\memory$initiator.v:97$140
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 140
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$initiator.v:97$5_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$initiator.v:97$5_DATA
    connect \EN $memwr$\memory$initiator.v:97$5_EN
  end
  attribute \src "initiator.v:67"
  cell $ne $ne$initiator.v:67$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $ne$initiator.v:67$50_Y
  end
  attribute \src "initiator.v:102"
  cell $sub $sub$initiator.v:102$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \max
    connect \B \counter
    connect \Y $sub$initiator.v:102$131_Y
  end
  attribute \src "initiator.v:24"
  cell $sub $sub$initiator.v:24$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A 9
    connect \B \counter
    connect \Y $sub$initiator.v:24$14_Y
  end
  attribute \src "initiator.v:44"
  cell $sub $sub$initiator.v:44$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1
    connect \Y $sub$initiator.v:44$24_Y
  end
  attribute \src "initiator.v:70"
  cell $sub $sub$initiator.v:70$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A 9
    connect \B \max
    connect \Y $sub$initiator.v:70$68_Y
  end
  attribute \src "initiator.v:70"
  cell $sub $sub$initiator.v:70$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \max
    connect \B \counter
    connect \Y $sub$initiator.v:70$71_Y
  end
  attribute \src "initiator.v:71"
  cell $sub $sub$initiator.v:71$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \max
    connect \B \counter
    connect \Y $sub$initiator.v:71$82_Y
  end
  attribute \src "initiator.v:90"
  cell $sub $sub$initiator.v:90$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \max
    connect \B \counter
    connect \Y $sub$initiator.v:90$117_Y
  end
  attribute \src "initiator.v:97"
  cell $sub $sub$initiator.v:97$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A 9
    connect \B \mp
    connect \Y $sub$initiator.v:97$123_Y
  end
  attribute \src "initiator.v:64"
  cell $mux $ternary$initiator.v:64$48
    parameter \WIDTH 32
    connect \A 1
    connect \B 0
    connect \S $logic_and$initiator.v:64$47_Y
    connect \Y $ternary$initiator.v:64$48_Y
  end
  attribute \src "initiator.v:67"
  cell $mux $ternary$initiator.v:67$61
    parameter \WIDTH 32
    connect \A 1
    connect \B 0
    connect \S $logic_or$initiator.v:67$60_Y
    connect \Y $ternary$initiator.v:67$61_Y
  end
  attribute \src "initiator.v:67"
  cell $mux $ternary$initiator.v:67$63
    parameter \WIDTH 32
    connect \A $extend$initiator.v:67$62_Y
    connect \B $ternary$initiator.v:67$61_Y
    connect \S $logic_and$initiator.v:67$52_Y
    connect \Y $ternary$initiator.v:67$63_Y
  end
  attribute \src "initiator.v:70"
  cell $mux $ternary$initiator.v:70$76
    parameter \WIDTH 32
    connect \A 32'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
    connect \B \write_data
    connect \S $logic_and$initiator.v:70$75_Y
    connect \Y $ternary$initiator.v:70$76_Y
  end
  attribute \src "initiator.v:70"
  cell $mux $ternary$initiator.v:70$77
    parameter \WIDTH 32
    connect \A $ternary$initiator.v:70$76_Y
    connect \B $memrd$\memory$initiator.v:70$67_DATA
    connect \S $logic_and$initiator.v:70$66_Y
    connect \Y $ternary$initiator.v:70$77_Y
  end
  attribute \src "initiator.v:71"
  cell $mux $ternary$initiator.v:71$85
    parameter \WIDTH 4
    connect \A 4'zzzz
    connect \B \BE
    connect \S $logic_and$initiator.v:71$84_Y
    connect \Y $ternary$initiator.v:71$85_Y
  end
  attribute \src "initiator.v:71"
  cell $mux $ternary$initiator.v:71$86
    parameter \WIDTH 4
    connect \A $ternary$initiator.v:71$85_Y
    connect \B $memrd$\command$initiator.v:71$81_DATA
    connect \S $logic_and$initiator.v:71$80_Y
    connect \Y $ternary$initiator.v:71$86_Y
  end
  attribute \src "initiator.v:74"
  cell $mux $ternary$initiator.v:74$98
    parameter \WIDTH 32
    connect \A $extend$initiator.v:74$97_Y
    connect \B 1
    connect \S $logic_and$initiator.v:74$96_Y
    connect \Y $ternary$initiator.v:74$98_Y
  end
  attribute \src "initiator.v:74"
  cell $mux $ternary$initiator.v:74$99
    parameter \WIDTH 32
    connect \A $ternary$initiator.v:74$98_Y
    connect \B 0
    connect \S $logic_and$initiator.v:74$91_Y
    connect \Y $ternary$initiator.v:74$99_Y
  end
  attribute \src "initiator.v:101"
  process $proc$initiator.v:101$124
    assign $2\mp[2:0] \mp
    attribute \src "initiator.v:102"
    switch $logic_and$initiator.v:102$133_Y
      case 1'1
        assign $2\mp[2:0] $add$initiator.v:103$134_Y [2:0]
      case 
    end
    attribute \src "initiator.v:105"
    switch \fcount
      case 1'1
        assign $2\mp[2:0] $add$initiator.v:106$135_Y [2:0]
      case 
    end
    attribute \src "initiator.v:108"
    switch $eq$initiator.v:108$136_Y
      case 1'1
        assign $2\mp[2:0] 3'000
      case 
    end
    sync negedge \clk
      update \mp $2\mp[2:0]
  end
  attribute \src "initiator.v:22"
  process $proc$initiator.v:22$7
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$memwr$\command$initiator.v:25$3_ADDR[1:0]$11 2'xx
    assign $0$memwr$\command$initiator.v:25$3_DATA[3:0]$12 4'xxxx
    assign $0$memwr$\command$initiator.v:25$3_EN[3:0]$13 4'0000
    assign $0$memwr$\memory$initiator.v:24$2_ADDR[31:0]$8 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$initiator.v:24$2_DATA[31:0]$9 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$initiator.v:24$2_EN[31:0]$10 0
    attribute \src "initiator.v:23"
    switch \fcount
      case 1'1
        assign $0$memwr$\memory$initiator.v:24$2_ADDR[31:0]$8 $sub$initiator.v:24$14_Y
        assign $0$memwr$\memory$initiator.v:24$2_DATA[31:0]$9 { 30'000000000000000000000000000000 \devaddress }
        assign $0$memwr$\memory$initiator.v:24$2_EN[31:0]$10 32'11111111111111111111111111111111
        assign $0$memwr$\command$initiator.v:25$3_ADDR[1:0]$11 \counter
        assign $0$memwr$\command$initiator.v:25$3_DATA[3:0]$12 { 3'000 \rd_wr }
        assign $0$memwr$\command$initiator.v:25$3_EN[3:0]$13 4'1111
      case 
    end
    sync posedge \clk
      update $memwr$\memory$initiator.v:24$2_ADDR $0$memwr$\memory$initiator.v:24$2_ADDR[31:0]$8
      update $memwr$\memory$initiator.v:24$2_DATA $0$memwr$\memory$initiator.v:24$2_DATA[31:0]$9
      update $memwr$\memory$initiator.v:24$2_EN $0$memwr$\memory$initiator.v:24$2_EN[31:0]$10
      update $memwr$\command$initiator.v:25$3_ADDR $0$memwr$\command$initiator.v:25$3_ADDR[1:0]$11
      update $memwr$\command$initiator.v:25$3_DATA $0$memwr$\command$initiator.v:25$3_DATA[3:0]$12
      update $memwr$\command$initiator.v:25$3_EN $0$memwr$\command$initiator.v:25$3_EN[3:0]$13
  end
  attribute \src "initiator.v:37"
  process $proc$initiator.v:37$15
    assign $0\failed_counter[2:0] \failed_counter
    assign $0\counter[1:0] \counter
    assign $0\max[1:0] \max
    attribute \src "initiator.v:38"
    switch \fcount
      case 1'1
        assign $0\counter[1:0] $add$initiator.v:39$16_Y [1:0]
        assign $0\max[1:0] $add$initiator.v:40$17_Y [1:0]
        assign $0\failed_counter[2:0] 3'000
      case 
    end
    attribute \src "initiator.v:43"
    switch $logic_and$initiator.v:43$23_Y
      case 1'1
        assign $0\counter[1:0] $sub$initiator.v:44$24_Y [1:0]
        assign $0\failed_counter[2:0] 3'000
      case 
    end
    attribute \src "initiator.v:47"
    switch $logic_and$initiator.v:47$30_Y
      case 1'1
        assign $0\failed_counter[2:0] $add$initiator.v:48$31_Y [2:0]
      case 
    end
    attribute \src "initiator.v:50"
    switch $logic_and$initiator.v:50$33_Y
      case 1'1
        assign $0\failed_counter[2:0] 3'000
      case 
    end
    sync negedge \clk
      update \failed_counter $0\failed_counter[2:0]
      update \counter $0\counter[1:0]
      update \max $0\max[1:0]
  end
  attribute \src "initiator.v:54"
  process $proc$initiator.v:54$34
    assign { } { }
    assign { } { }
    assign { } { }
    assign $1\counter[1:0] 2'00
    assign $1\max[1:0] 2'00
    assign $0\mp[2:0] 3'000
    sync posedge \force_req
      update \counter $1\counter[1:0]
      update \max $1\max[1:0]
      update \mp $0\mp[2:0]
  end
  attribute \src "initiator.v:89"
  process $proc$initiator.v:89$106
    assign $1\mp[2:0] \mp
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$memwr$\memory$initiator.v:97$5_ADDR[31:0]$110 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$initiator.v:97$5_DATA[31:0]$111 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$initiator.v:97$5_EN[31:0]$112 0
    assign $0$memwr$\memory$initiator.v:91$4_ADDR[3:0]$107 4'xxxx
    assign $0$memwr$\memory$initiator.v:91$4_DATA[31:0]$108 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$initiator.v:91$4_EN[31:0]$109 0
    attribute \src "initiator.v:90"
    switch $logic_and$initiator.v:90$119_Y
      case 1'1
        assign $0$memwr$\memory$initiator.v:91$4_ADDR[3:0]$107 { 1'0 \mp }
        assign $0$memwr$\memory$initiator.v:91$4_DATA[31:0]$108 \AD
        assign $0$memwr$\memory$initiator.v:91$4_EN[31:0]$109 32'11111111111111111111111111111111
      case 
    end
    attribute \src "initiator.v:93"
    switch $logic_and$initiator.v:93$122_Y
      case 1'1
        assign $1\mp[2:0] 3'000
      case 
    end
    attribute \src "initiator.v:96"
    switch \fcount
      case 1'1
        assign $0$memwr$\memory$initiator.v:97$5_ADDR[31:0]$110 $sub$initiator.v:97$123_Y
        assign $0$memwr$\memory$initiator.v:97$5_DATA[31:0]$111 { 30'000000000000000000000000000000 \devaddress }
        assign $0$memwr$\memory$initiator.v:97$5_EN[31:0]$112 32'11111111111111111111111111111111
      case 
    end
    sync posedge \clk
      update \mp $1\mp[2:0]
      update $memwr$\memory$initiator.v:91$4_ADDR $0$memwr$\memory$initiator.v:91$4_ADDR[3:0]$107
      update $memwr$\memory$initiator.v:91$4_DATA $0$memwr$\memory$initiator.v:91$4_DATA[31:0]$108
      update $memwr$\memory$initiator.v:91$4_EN $0$memwr$\memory$initiator.v:91$4_EN[31:0]$109
      update $memwr$\memory$initiator.v:97$5_ADDR $0$memwr$\memory$initiator.v:97$5_ADDR[31:0]$110
      update $memwr$\memory$initiator.v:97$5_DATA $0$memwr$\memory$initiator.v:97$5_DATA[31:0]$111
      update $memwr$\memory$initiator.v:97$5_EN $0$memwr$\memory$initiator.v:97$5_EN[31:0]$112
  end
  connect \comm $memrd$\command$initiator.v:17$6_DATA
  connect \req $ternary$initiator.v:64$48_Y [0]
  connect \frame $ternary$initiator.v:67$63_Y [0]
  connect \AD $ternary$initiator.v:70$77_Y
  connect \C_BE $ternary$initiator.v:71$86_Y
  connect \irdy $ternary$initiator.v:74$99_Y [0]
  connect \mem1 $memrd$\memory$initiator.v:82$100_DATA
  connect \mem2 $memrd$\memory$initiator.v:83$101_DATA
  connect \mem3 $memrd$\memory$initiator.v:84$102_DATA
  connect \mem4 $memrd$\memory$initiator.v:85$103_DATA
  connect \mem9 $memrd$\memory$initiator.v:86$104_DATA
  connect \mem10 $memrd$\memory$initiator.v:87$105_DATA
end
attribute \cells_not_processed 1
attribute \src "state_machine.v:1"
module \State_Machine
  parameter \address
  parameter \data
  parameter \finish
  parameter \idle
  parameter \turnaround
  attribute \src "state_machine.v:64"
  wire $0\bus_is_mine[0:0]
  attribute \src "state_machine.v:36"
  wire $0\fburst[0:0]
  attribute \src "state_machine.v:36"
  wire $0\fcount[0:0]
  attribute \src "state_machine.v:36"
  wire $0\fend_count[0:0]
  attribute \src "state_machine.v:36"
  wire $0\ffinished[0:0]
  attribute \src "state_machine.v:36"
  wire $0\fgnt[0:0]
  attribute \src "state_machine.v:64"
  wire $0\fvalid[0:0]
  attribute \src "state_machine.v:64"
  wire width 3 $0\next_state[2:0]
  attribute \src "state_machine.v:36"
  wire width 3 $0\state[2:0]
  attribute \src "state_machine.v:64"
  wire $1\bus_is_mine[0:0]
  attribute \src "state_machine.v:64"
  wire $1\fvalid[0:0]
  attribute \src "state_machine.v:64"
  wire width 3 $1\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire $2\bus_is_mine[0:0]
  attribute \src "state_machine.v:64"
  wire $2\fvalid[0:0]
  attribute \src "state_machine.v:64"
  wire width 3 $2\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire $3\bus_is_mine[0:0]
  attribute \src "state_machine.v:64"
  wire width 3 $3\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire width 3 $4\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire width 3 $5\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire width 3 $6\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire width 3 $7\next_state[2:0]
  attribute \src "state_machine.v:64"
  wire width 3 $8\next_state[2:0]
  attribute \src "state_machine.v:46"
  wire $eq$state_machine.v:46$218_Y
  attribute \src "state_machine.v:49"
  wire $eq$state_machine.v:49$219_Y
  attribute \src "state_machine.v:105"
  wire $eqx$state_machine.v:105$232_Y
  attribute \src "state_machine.v:111"
  wire $eqx$state_machine.v:111$234_Y
  attribute \src "state_machine.v:111"
  wire $eqx$state_machine.v:111$235_Y
  attribute \src "state_machine.v:111"
  wire $eqx$state_machine.v:111$237_Y
  attribute \src "state_machine.v:105"
  wire $logic_and$state_machine.v:105$233_Y
  attribute \src "state_machine.v:111"
  wire $logic_and$state_machine.v:111$236_Y
  attribute \src "state_machine.v:111"
  wire $logic_and$state_machine.v:111$238_Y
  attribute \src "state_machine.v:42"
  wire $logic_and$state_machine.v:42$217_Y
  attribute \src "state_machine.v:70"
  wire $logic_and$state_machine.v:70$223_Y
  attribute \src "state_machine.v:74"
  wire $logic_and$state_machine.v:74$225_Y
  attribute \src "state_machine.v:74"
  wire $logic_and$state_machine.v:74$227_Y
  attribute \src "state_machine.v:77"
  wire $logic_and$state_machine.v:77$230_Y
  attribute \src "state_machine.v:42"
  wire $logic_not$state_machine.v:42$216_Y
  attribute \src "state_machine.v:52"
  wire $logic_not$state_machine.v:52$220_Y
  attribute \src "state_machine.v:70"
  wire $logic_not$state_machine.v:70$222_Y
  attribute \src "state_machine.v:74"
  wire $logic_not$state_machine.v:74$224_Y
  attribute \src "state_machine.v:74"
  wire $logic_not$state_machine.v:74$226_Y
  attribute \src "state_machine.v:77"
  wire $logic_not$state_machine.v:77$228_Y
  attribute \src "state_machine.v:77"
  wire $logic_not$state_machine.v:77$229_Y
  attribute \src "state_machine.v:88"
  wire $logic_not$state_machine.v:88$231_Y
  attribute \src "state_machine.v:11"
  wire input 8 \burst
  attribute \src "state_machine.v:27"
  wire output 17 \bus_is_mine
  attribute \src "state_machine.v:11"
  wire input 6 \clk
  attribute \src "state_machine.v:11"
  wire input 4 \devsel
  attribute \src "state_machine.v:27"
  wire output 16 \fburst
  attribute \src "state_machine.v:27"
  wire output 12 \fcount
  attribute \src "state_machine.v:27"
  wire output 13 \fend_count
  attribute \src "state_machine.v:27"
  wire output 14 \ffinished
  attribute \src "state_machine.v:34"
  wire \fgnt
  attribute \src "state_machine.v:11"
  wire input 7 \force_req
  attribute \src "state_machine.v:11"
  wire input 1 \frame
  attribute \src "state_machine.v:27"
  wire output 15 \fvalid
  attribute \src "state_machine.v:11"
  wire input 10 \gnt
  attribute \src "state_machine.v:11"
  wire input 2 \irdy
  attribute \src "state_machine.v:13"
  wire width 3 \next_state
  attribute \src "state_machine.v:11"
  wire input 11 \rd_wr
  attribute \src "state_machine.v:11"
  wire input 9 \req
  attribute \src "state_machine.v:12"
  wire width 3 output 5 \state
  attribute \src "state_machine.v:11"
  wire input 3 \trdy
  attribute \src "state_machine.v:46"
  cell $eq $eq$state_machine.v:46$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'001
    connect \Y $eq$state_machine.v:46$218_Y
  end
  attribute \src "state_machine.v:49"
  cell $eq $eq$state_machine.v:49$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$state_machine.v:49$219_Y
  end
  attribute \src "state_machine.v:105"
  cell $eqx $eqx$state_machine.v:105$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fgnt
    connect \B 0
    connect \Y $eqx$state_machine.v:105$232_Y
  end
  attribute \src "state_machine.v:111"
  cell $eqx $eqx$state_machine.v:111$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \trdy
    connect \B 0
    connect \Y $eqx$state_machine.v:111$234_Y
  end
  attribute \src "state_machine.v:111"
  cell $eqx $eqx$state_machine.v:111$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \irdy
    connect \B 0
    connect \Y $eqx$state_machine.v:111$235_Y
  end
  attribute \src "state_machine.v:111"
  cell $eqx $eqx$state_machine.v:111$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \devsel
    connect \B 0
    connect \Y $eqx$state_machine.v:111$237_Y
  end
  attribute \src "state_machine.v:105"
  cell $logic_and $logic_and$state_machine.v:105$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$state_machine.v:105$232_Y
    connect \B \bus_is_mine
    connect \Y $logic_and$state_machine.v:105$233_Y
  end
  attribute \src "state_machine.v:111"
  cell $logic_and $logic_and$state_machine.v:111$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eqx$state_machine.v:111$234_Y
    connect \B $eqx$state_machine.v:111$235_Y
    connect \Y $logic_and$state_machine.v:111$236_Y
  end
  attribute \src "state_machine.v:111"
  cell $logic_and $logic_and$state_machine.v:111$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$state_machine.v:111$236_Y
    connect \B $eqx$state_machine.v:111$237_Y
    connect \Y $logic_and$state_machine.v:111$238_Y
  end
  attribute \src "state_machine.v:42"
  cell $logic_and $logic_and$state_machine.v:42$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$state_machine.v:42$216_Y
    connect \B \fcount
    connect \Y $logic_and$state_machine.v:42$217_Y
  end
  attribute \src "state_machine.v:70"
  cell $logic_and $logic_and$state_machine.v:70$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fgnt
    connect \B $logic_not$state_machine.v:70$222_Y
    connect \Y $logic_and$state_machine.v:70$223_Y
  end
  attribute \src "state_machine.v:74"
  cell $logic_and $logic_and$state_machine.v:74$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fgnt
    connect \B $logic_not$state_machine.v:74$224_Y
    connect \Y $logic_and$state_machine.v:74$225_Y
  end
  attribute \src "state_machine.v:74"
  cell $logic_and $logic_and$state_machine.v:74$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$state_machine.v:74$225_Y
    connect \B $logic_not$state_machine.v:74$226_Y
    connect \Y $logic_and$state_machine.v:74$227_Y
  end
  attribute \src "state_machine.v:77"
  cell $logic_and $logic_and$state_machine.v:77$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$state_machine.v:77$228_Y
    connect \B $logic_not$state_machine.v:77$229_Y
    connect \Y $logic_and$state_machine.v:77$230_Y
  end
  attribute \src "state_machine.v:42"
  cell $logic_not $logic_not$state_machine.v:42$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \force_req
    connect \Y $logic_not$state_machine.v:42$216_Y
  end
  attribute \src "state_machine.v:52"
  cell $logic_not $logic_not$state_machine.v:52$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt
    connect \Y $logic_not$state_machine.v:52$220_Y
  end
  attribute \src "state_machine.v:70"
  cell $logic_not $logic_not$state_machine.v:70$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req
    connect \Y $logic_not$state_machine.v:70$222_Y
  end
  attribute \src "state_machine.v:74"
  cell $logic_not $logic_not$state_machine.v:74$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req
    connect \Y $logic_not$state_machine.v:74$224_Y
  end
  attribute \src "state_machine.v:74"
  cell $logic_not $logic_not$state_machine.v:74$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$state_machine.v:74$226_Y
  end
  attribute \src "state_machine.v:77"
  cell $logic_not $logic_not$state_machine.v:77$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$state_machine.v:77$228_Y
  end
  attribute \src "state_machine.v:77"
  cell $logic_not $logic_not$state_machine.v:77$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3\bus_is_mine[0:0]
    connect \Y $logic_not$state_machine.v:77$229_Y
  end
  attribute \src "state_machine.v:88"
  cell $logic_not $logic_not$state_machine.v:88$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$state_machine.v:88$231_Y
  end
  attribute \src "state_machine.v:36"
  process $proc$state_machine.v:36$215
    assign { } { }
    assign $0\fcount[0:0] \fcount
    assign $0\fend_count[0:0] \fend_count
    assign $0\ffinished[0:0] \ffinished
    assign $0\fburst[0:0] \fburst
    assign $0\fgnt[0:0] \fgnt
    assign $0\state[2:0] \next_state
    attribute \src "state_machine.v:38"
    switch \force_req
      case 1'1
        assign $0\fend_count[0:0] 1'0
        assign $0\fcount[0:0] 1'1
      case 
    end
    attribute \src "state_machine.v:42"
    switch $logic_and$state_machine.v:42$217_Y
      case 1'1
        assign $0\fcount[0:0] 1'0
        assign $0\fend_count[0:0] 1'1
      case 
    end
    attribute \src "state_machine.v:46"
    switch $eq$state_machine.v:46$218_Y
      case 1'1
        assign $0\ffinished[0:0] 1'0
      case 
    end
    attribute \src "state_machine.v:49"
    switch $eq$state_machine.v:49$219_Y
      case 1'1
        assign $0\ffinished[0:0] 1'1
      case 
    end
    attribute \src "state_machine.v:52"
    switch $logic_not$state_machine.v:52$220_Y
      case 1'1
        assign $0\fgnt[0:0] 1'1
      case 
        assign $0\fgnt[0:0] 1'0
    end
    attribute \src "state_machine.v:57"
    switch \burst
      case 1'1
        assign $0\fburst[0:0] 1'1
      case 
        assign $0\fburst[0:0] 1'0
    end
    sync negedge \clk
      update \state $0\state[2:0]
      update \fcount $0\fcount[0:0]
      update \fend_count $0\fend_count[0:0]
      update \ffinished $0\ffinished[0:0]
      update \fburst $0\fburst[0:0]
      update \fgnt $0\fgnt[0:0]
  end
  attribute \src "state_machine.v:64"
  process $proc$state_machine.v:64$221
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fvalid[0:0] $1\fvalid[0:0]
    assign $0\bus_is_mine[0:0] $1\bus_is_mine[0:0]
    assign $0\next_state[2:0] $1\next_state[2:0]
    attribute \src "state_machine.v:65"
    switch \state
      case 3'000
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\fvalid[0:0] 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\bus_is_mine[0:0] $3\bus_is_mine[0:0]
        assign $1\next_state[2:0] $3\next_state[2:0]
        attribute \src "state_machine.v:70"
        switch $logic_and$state_machine.v:70$223_Y
          case 1'1
            assign { } { }
            assign { } { }
            assign $2\next_state[2:0] 3'001
            assign $2\bus_is_mine[0:0] 1'1
          case 
            assign $2\bus_is_mine[0:0] 1'0
            assign $2\next_state[2:0] \next_state
        end
        attribute \src "state_machine.v:74"
        switch $logic_and$state_machine.v:74$227_Y
          case 1'1
            assign { } { }
            assign $3\bus_is_mine[0:0] 1'0
          case 
            assign $3\bus_is_mine[0:0] $2\bus_is_mine[0:0]
        end
        attribute \src "state_machine.v:77"
        switch $logic_and$state_machine.v:77$230_Y
          case 1'1
            assign { } { }
            assign $3\next_state[2:0] $4\next_state[2:0]
            attribute \src "state_machine.v:78"
            switch \rd_wr
              case 1'1
                assign { } { }
                assign $4\next_state[2:0] 3'010
              case 
                assign { } { }
                assign $4\next_state[2:0] 3'011
            end
          case 
            assign $3\next_state[2:0] $2\next_state[2:0]
        end
      case 3'001
        assign { } { }
        assign $1\bus_is_mine[0:0] \bus_is_mine
        assign { } { }
        assign $1\next_state[2:0] $5\next_state[2:0]
        assign $1\fvalid[0:0] 1'1
        attribute \src "state_machine.v:88"
        switch $logic_not$state_machine.v:88$231_Y
          case 1'1
            assign { } { }
            assign $5\next_state[2:0] $6\next_state[2:0]
            attribute \src "state_machine.v:89"
            switch \rd_wr
              case 1'1
                assign { } { }
                assign $6\next_state[2:0] 3'010
              case 
                assign { } { }
                assign $6\next_state[2:0] 3'011
            end
          case 
            assign $5\next_state[2:0] \next_state
        end
      case 3'010
        assign { } { }
        assign $1\bus_is_mine[0:0] \bus_is_mine
        assign { } { }
        assign $1\fvalid[0:0] 1'1
        assign $1\next_state[2:0] 3'011
      case 3'011
        assign { } { }
        assign $1\bus_is_mine[0:0] \bus_is_mine
        assign { } { }
        assign { } { }
        assign $1\next_state[2:0] $8\next_state[2:0]
        assign $1\fvalid[0:0] $2\fvalid[0:0]
        attribute \src "state_machine.v:105"
        switch $logic_and$state_machine.v:105$233_Y
          case 1'1
            assign { } { }
            assign $7\next_state[2:0] 3'100
          case 
            assign $7\next_state[2:0] \next_state
        end
        attribute \src "state_machine.v:108"
        switch \frame
          case 1'1
            assign { } { }
            assign $8\next_state[2:0] 3'100
          case 
            assign $8\next_state[2:0] $7\next_state[2:0]
        end
        attribute \src "state_machine.v:111"
        switch $logic_and$state_machine.v:111$238_Y
          case 1'1
            assign { } { }
            assign $2\fvalid[0:0] 1'1
          case 
            assign { } { }
            assign $2\fvalid[0:0] 1'0
        end
      case 3'100
        assign $1\fvalid[0:0] \fvalid
        assign $1\bus_is_mine[0:0] \bus_is_mine
        assign { } { }
        assign $1\next_state[2:0] 3'000
      case 
        assign $1\fvalid[0:0] \fvalid
        assign $1\bus_is_mine[0:0] \bus_is_mine
        assign { } { }
        assign $1\next_state[2:0] 3'000
    end
    sync posedge \clk
      update \fvalid $0\fvalid[0:0]
      update \bus_is_mine $0\bus_is_mine[0:0]
      update \next_state $0\next_state[2:0]
  end
end
attribute \cells_not_processed 1
attribute \src "target.v:1"
module \Target_Controller
  parameter \address
  parameter \data
  parameter \finish
  parameter \idle
  parameter \read
  parameter \turnaround
  parameter \write
  attribute \src "target.v:18"
  wire width 4 $0$memwr$\memory$target.v:26$141_ADDR[3:0]$150
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:26$141_DATA[31:0]$151
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:26$141_EN[31:0]$152
  attribute \src "target.v:18"
  wire width 4 $0$memwr$\memory$target.v:29$142_ADDR[3:0]$153
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:29$142_DATA[31:0]$154
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:29$142_EN[31:0]$155
  attribute \src "target.v:18"
  wire width 4 $0$memwr$\memory$target.v:32$143_ADDR[3:0]$156
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:32$143_DATA[31:0]$157
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:32$143_EN[31:0]$158
  attribute \src "target.v:18"
  wire width 4 $0$memwr$\memory$target.v:35$144_ADDR[3:0]$159
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:35$144_DATA[31:0]$160
  attribute \src "target.v:18"
  wire width 32 $0$memwr$\memory$target.v:35$144_EN[31:0]$161
  attribute \src "target.v:18"
  wire width 32 $0\add[31:0]
  attribute \src "target.v:18"
  wire width 4 $0\command[3:0]
  attribute \src "target.v:18"
  wire width 4 $0\mp[3:0]
  attribute \src "target.v:42"
  wire width 4 $1\mp[3:0]
  attribute \src "target.v:44"
  wire width 32 $add$target.v:44$177_Y
  attribute \src "target.v:19"
  wire $eq$target.v:19$163_Y
  attribute \src "target.v:24"
  wire $eq$target.v:24$165_Y
  attribute \src "target.v:38"
  wire $eq$target.v:38$169_Y
  attribute \src "target.v:43"
  wire $eq$target.v:43$171_Y
  attribute \src "target.v:43"
  wire $eq$target.v:43$172_Y
  attribute \src "target.v:48"
  wire $eq$target.v:48$178_Y
  attribute \src "target.v:48"
  wire $eq$target.v:48$181_Y
  attribute \src "target.v:48"
  wire $eq$target.v:48$182_Y
  attribute \src "target.v:49"
  wire $eq$target.v:49$191_Y
  attribute \src "target.v:49"
  wire $eq$target.v:49$194_Y
  attribute \src "target.v:49"
  wire $eq$target.v:49$195_Y
  attribute \src "target.v:50"
  wire $eq$target.v:50$204_Y
  attribute \src "target.v:50"
  wire $eq$target.v:50$207_Y
  attribute \src "target.v:24"
  wire $eqx$target.v:24$167_Y
  attribute \src "target.v:43"
  wire $eqx$target.v:43$175_Y
  attribute \src "target.v:48"
  wire $eqx$target.v:48$179_Y
  attribute \src "target.v:48"
  wire $eqx$target.v:48$186_Y
  attribute \src "target.v:49"
  wire $eqx$target.v:49$192_Y
  attribute \src "target.v:49"
  wire $eqx$target.v:49$199_Y
  attribute \src "target.v:50"
  wire $eqx$target.v:50$205_Y
  attribute \src "target.v:48"
  wire width 32 $extend$target.v:48$188_Y
  attribute \src "target.v:49"
  wire width 32 $extend$target.v:49$201_Y
  attribute \src "target.v:19"
  wire $logic_and$target.v:19$164_Y
  attribute \src "target.v:24"
  wire $logic_and$target.v:24$166_Y
  attribute \src "target.v:24"
  wire $logic_and$target.v:24$168_Y
  attribute \src "target.v:43"
  wire $logic_and$target.v:43$173_Y
  attribute \src "target.v:43"
  wire $logic_and$target.v:43$174_Y
  attribute \src "target.v:43"
  wire $logic_and$target.v:43$176_Y
  attribute \src "target.v:48"
  wire $logic_and$target.v:48$180_Y
  attribute \src "target.v:48"
  wire $logic_and$target.v:48$187_Y
  attribute \src "target.v:49"
  wire $logic_and$target.v:49$193_Y
  attribute \src "target.v:49"
  wire $logic_and$target.v:49$200_Y
  attribute \src "target.v:50"
  wire $logic_and$target.v:50$206_Y
  attribute \src "target.v:50"
  wire $logic_and$target.v:50$208_Y
  attribute \src "target.v:19"
  wire $logic_not$target.v:19$162_Y
  attribute \src "target.v:48"
  wire $logic_not$target.v:48$184_Y
  attribute \src "target.v:49"
  wire $logic_not$target.v:49$197_Y
  attribute \src "target.v:48"
  wire $logic_or$target.v:48$183_Y
  attribute \src "target.v:48"
  wire $logic_or$target.v:48$185_Y
  attribute \src "target.v:49"
  wire $logic_or$target.v:49$196_Y
  attribute \src "target.v:49"
  wire $logic_or$target.v:49$198_Y
  attribute \src "target.v:13"
  wire width 32 $memrd$\memory$target.v:13$145_DATA
  attribute \src "target.v:14"
  wire width 32 $memrd$\memory$target.v:14$146_DATA
  attribute \src "target.v:15"
  wire width 32 $memrd$\memory$target.v:15$147_DATA
  attribute \src "target.v:16"
  wire width 32 $memrd$\memory$target.v:16$148_DATA
  attribute \src "target.v:50"
  wire width 32 $memrd$\memory$target.v:50$209_DATA
  attribute \src "target.v:26"
  wire width 4 $memwr$\memory$target.v:26$141_ADDR
  attribute \src "target.v:26"
  wire width 32 $memwr$\memory$target.v:26$141_DATA
  attribute \src "target.v:26"
  wire width 32 $memwr$\memory$target.v:26$141_EN
  attribute \src "target.v:29"
  wire width 4 $memwr$\memory$target.v:29$142_ADDR
  attribute \src "target.v:29"
  wire width 32 $memwr$\memory$target.v:29$142_DATA
  attribute \src "target.v:29"
  wire width 32 $memwr$\memory$target.v:29$142_EN
  attribute \src "target.v:32"
  wire width 4 $memwr$\memory$target.v:32$143_ADDR
  attribute \src "target.v:32"
  wire width 32 $memwr$\memory$target.v:32$143_DATA
  attribute \src "target.v:32"
  wire width 32 $memwr$\memory$target.v:32$143_EN
  attribute \src "target.v:35"
  wire width 4 $memwr$\memory$target.v:35$144_ADDR
  attribute \src "target.v:35"
  wire width 32 $memwr$\memory$target.v:35$144_DATA
  attribute \src "target.v:35"
  wire width 32 $memwr$\memory$target.v:35$144_EN
  attribute \src "target.v:48"
  wire width 32 $ternary$target.v:48$189_Y
  attribute \src "target.v:48"
  wire width 32 $ternary$target.v:48$190_Y
  attribute \src "target.v:49"
  wire width 32 $ternary$target.v:49$202_Y
  attribute \src "target.v:49"
  wire width 32 $ternary$target.v:49$203_Y
  attribute \src "target.v:50"
  wire width 32 $ternary$target.v:50$210_Y
  attribute \src "target.v:2"
  wire width 32 inout 2 \AD
  attribute \src "target.v:2"
  wire width 4 input 3 \C_BE
  attribute \src "target.v:10"
  wire width 32 \add
  attribute \src "target.v:2"
  wire input 1 \clk
  attribute \src "target.v:17"
  wire width 4 \command
  attribute \src "target.v:2"
  wire output 4 \devsel
  attribute \src "target.v:2"
  wire input 9 \frame
  attribute \src "target.v:2"
  wire input 7 \fvalid
  attribute \src "target.v:13"
  wire width 32 \mem1
  attribute \src "target.v:14"
  wire width 32 \mem2
  attribute \src "target.v:15"
  wire width 32 \mem3
  attribute \src "target.v:16"
  wire width 32 \mem4
  attribute \src "target.v:12"
  wire width 4 \mp
  attribute \src "target.v:2"
  wire width 3 input 6 \state
  attribute \src "target.v:2"
  wire width 2 input 8 \tar_address
  attribute \src "target.v:2"
  wire output 5 \trdy
  attribute \src "target.v:11"
  memory width 32 size 10 \memory
  attribute \src "target.v:44"
  cell $add $add$target.v:44$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mp
    connect \B 1
    connect \Y $add$target.v:44$177_Y
  end
  attribute \src "target.v:19"
  cell $eq $eq$target.v:19$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'000
    connect \Y $eq$target.v:19$163_Y
  end
  attribute \src "target.v:24"
  cell $eq $eq$target.v:24$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$target.v:24$165_Y
  end
  attribute \src "target.v:38"
  cell $eq $eq$target.v:38$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$target.v:38$169_Y
  end
  attribute \src "target.v:43"
  cell $eq $eq$target.v:43$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$target.v:43$171_Y
  end
  attribute \src "target.v:43"
  cell $eq $eq$target.v:43$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \command
    connect \B 4'0000
    connect \Y $eq$target.v:43$172_Y
  end
  attribute \src "target.v:48"
  cell $eq $eq$target.v:48$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$target.v:48$178_Y
  end
  attribute \src "target.v:48"
  cell $eq $eq$target.v:48$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$target.v:48$181_Y
  end
  attribute \src "target.v:48"
  cell $eq $eq$target.v:48$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $eq$target.v:48$182_Y
  end
  attribute \src "target.v:49"
  cell $eq $eq$target.v:49$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$target.v:49$191_Y
  end
  attribute \src "target.v:49"
  cell $eq $eq$target.v:49$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$target.v:49$194_Y
  end
  attribute \src "target.v:49"
  cell $eq $eq$target.v:49$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'010
    connect \Y $eq$target.v:49$195_Y
  end
  attribute \src "target.v:50"
  cell $eq $eq$target.v:50$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'011
    connect \Y $eq$target.v:50$204_Y
  end
  attribute \src "target.v:50"
  cell $eq $eq$target.v:50$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \command
    connect \B 4'0001
    connect \Y $eq$target.v:50$207_Y
  end
  attribute \src "target.v:24"
  cell $eqx $eqx$target.v:24$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:24$167_Y
  end
  attribute \src "target.v:43"
  cell $eqx $eqx$target.v:43$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:43$175_Y
  end
  attribute \src "target.v:48"
  cell $eqx $eqx$target.v:48$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:48$179_Y
  end
  attribute \src "target.v:48"
  cell $eqx $eqx$target.v:48$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:48$186_Y
  end
  attribute \src "target.v:49"
  cell $eqx $eqx$target.v:49$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:49$192_Y
  end
  attribute \src "target.v:49"
  cell $eqx $eqx$target.v:49$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:49$199_Y
  end
  attribute \src "target.v:50"
  cell $eqx $eqx$target.v:50$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \add
    connect \B \tar_address
    connect \Y $eqx$target.v:50$205_Y
  end
  attribute \src "target.v:48"
  cell $pos $extend$target.v:48$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'z
    connect \Y $extend$target.v:48$188_Y
  end
  attribute \src "target.v:49"
  cell $pos $extend$target.v:49$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'z
    connect \Y $extend$target.v:49$201_Y
  end
  attribute \src "target.v:19"
  cell $logic_and $logic_and$target.v:19$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$target.v:19$162_Y
    connect \B $eq$target.v:19$163_Y
    connect \Y $logic_and$target.v:19$164_Y
  end
  attribute \src "target.v:24"
  cell $logic_and $logic_and$target.v:24$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:24$165_Y
    connect \B \fvalid
    connect \Y $logic_and$target.v:24$166_Y
  end
  attribute \src "target.v:24"
  cell $logic_and $logic_and$target.v:24$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$target.v:24$166_Y
    connect \B $eqx$target.v:24$167_Y
    connect \Y $logic_and$target.v:24$168_Y
  end
  attribute \src "target.v:43"
  cell $logic_and $logic_and$target.v:43$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:43$171_Y
    connect \B $eq$target.v:43$172_Y
    connect \Y $logic_and$target.v:43$173_Y
  end
  attribute \src "target.v:43"
  cell $logic_and $logic_and$target.v:43$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$target.v:43$173_Y
    connect \B \fvalid
    connect \Y $logic_and$target.v:43$174_Y
  end
  attribute \src "target.v:43"
  cell $logic_and $logic_and$target.v:43$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$target.v:43$174_Y
    connect \B $eqx$target.v:43$175_Y
    connect \Y $logic_and$target.v:43$176_Y
  end
  attribute \src "target.v:48"
  cell $logic_and $logic_and$target.v:48$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:48$178_Y
    connect \B $eqx$target.v:48$179_Y
    connect \Y $logic_and$target.v:48$180_Y
  end
  attribute \src "target.v:48"
  cell $logic_and $logic_and$target.v:48$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$target.v:48$185_Y
    connect \B $eqx$target.v:48$186_Y
    connect \Y $logic_and$target.v:48$187_Y
  end
  attribute \src "target.v:49"
  cell $logic_and $logic_and$target.v:49$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:49$191_Y
    connect \B $eqx$target.v:49$192_Y
    connect \Y $logic_and$target.v:49$193_Y
  end
  attribute \src "target.v:49"
  cell $logic_and $logic_and$target.v:49$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$target.v:49$198_Y
    connect \B $eqx$target.v:49$199_Y
    connect \Y $logic_and$target.v:49$200_Y
  end
  attribute \src "target.v:50"
  cell $logic_and $logic_and$target.v:50$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:50$204_Y
    connect \B $eqx$target.v:50$205_Y
    connect \Y $logic_and$target.v:50$206_Y
  end
  attribute \src "target.v:50"
  cell $logic_and $logic_and$target.v:50$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$target.v:50$206_Y
    connect \B $eq$target.v:50$207_Y
    connect \Y $logic_and$target.v:50$208_Y
  end
  attribute \src "target.v:19"
  cell $logic_not $logic_not$target.v:19$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$target.v:19$162_Y
  end
  attribute \src "target.v:48"
  cell $logic_not $logic_not$target.v:48$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$target.v:48$184_Y
  end
  attribute \src "target.v:49"
  cell $logic_not $logic_not$target.v:49$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \frame
    connect \Y $logic_not$target.v:49$197_Y
  end
  attribute \src "target.v:48"
  cell $logic_or $logic_or$target.v:48$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:48$181_Y
    connect \B $eq$target.v:48$182_Y
    connect \Y $logic_or$target.v:48$183_Y
  end
  attribute \src "target.v:48"
  cell $logic_or $logic_or$target.v:48$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$target.v:48$183_Y
    connect \B $logic_not$target.v:48$184_Y
    connect \Y $logic_or$target.v:48$185_Y
  end
  attribute \src "target.v:49"
  cell $logic_or $logic_or$target.v:49$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$target.v:49$194_Y
    connect \B $eq$target.v:49$195_Y
    connect \Y $logic_or$target.v:49$196_Y
  end
  attribute \src "target.v:49"
  cell $logic_or $logic_or$target.v:49$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$target.v:49$196_Y
    connect \B $logic_not$target.v:49$197_Y
    connect \Y $logic_or$target.v:49$198_Y
  end
  attribute \src "target.v:13"
  cell $memrd $memrd$\memory$target.v:13$145
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 0
    connect \CLK 1'x
    connect \DATA $memrd$\memory$target.v:13$145_DATA
    connect \EN 1'x
  end
  attribute \src "target.v:14"
  cell $memrd $memrd$\memory$target.v:14$146
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 1
    connect \CLK 1'x
    connect \DATA $memrd$\memory$target.v:14$146_DATA
    connect \EN 1'x
  end
  attribute \src "target.v:15"
  cell $memrd $memrd$\memory$target.v:15$147
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 2
    connect \CLK 1'x
    connect \DATA $memrd$\memory$target.v:15$147_DATA
    connect \EN 1'x
  end
  attribute \src "target.v:16"
  cell $memrd $memrd$\memory$target.v:16$148
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR 3
    connect \CLK 1'x
    connect \DATA $memrd$\memory$target.v:16$148_DATA
    connect \EN 1'x
  end
  attribute \src "target.v:50"
  cell $memrd $memrd$\memory$target.v:50$209
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \mp
    connect \CLK 1'x
    connect \DATA $memrd$\memory$target.v:50$209_DATA
    connect \EN 1'x
  end
  attribute \src "target.v:26"
  cell $memwr $memwr$\memory$target.v:26$211
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 211
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$target.v:26$141_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$target.v:26$141_DATA
    connect \EN $memwr$\memory$target.v:26$141_EN
  end
  attribute \src "target.v:29"
  cell $memwr $memwr$\memory$target.v:29$212
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 212
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$target.v:29$142_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$target.v:29$142_DATA
    connect \EN $memwr$\memory$target.v:29$142_EN
  end
  attribute \src "target.v:32"
  cell $memwr $memwr$\memory$target.v:32$213
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 213
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$target.v:32$143_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$target.v:32$143_DATA
    connect \EN $memwr$\memory$target.v:32$143_EN
  end
  attribute \src "target.v:35"
  cell $memwr $memwr$\memory$target.v:35$214
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \PRIORITY 214
    parameter \WIDTH 32
    connect \ADDR $memwr$\memory$target.v:35$144_ADDR
    connect \CLK 1'x
    connect \DATA $memwr$\memory$target.v:35$144_DATA
    connect \EN $memwr$\memory$target.v:35$144_EN
  end
  attribute \src "target.v:48"
  cell $mux $ternary$target.v:48$189
    parameter \WIDTH 32
    connect \A $extend$target.v:48$188_Y
    connect \B 1
    connect \S $logic_and$target.v:48$187_Y
    connect \Y $ternary$target.v:48$189_Y
  end
  attribute \src "target.v:48"
  cell $mux $ternary$target.v:48$190
    parameter \WIDTH 32
    connect \A $ternary$target.v:48$189_Y
    connect \B 0
    connect \S $logic_and$target.v:48$180_Y
    connect \Y $ternary$target.v:48$190_Y
  end
  attribute \src "target.v:49"
  cell $mux $ternary$target.v:49$202
    parameter \WIDTH 32
    connect \A $extend$target.v:49$201_Y
    connect \B 1
    connect \S $logic_and$target.v:49$200_Y
    connect \Y $ternary$target.v:49$202_Y
  end
  attribute \src "target.v:49"
  cell $mux $ternary$target.v:49$203
    parameter \WIDTH 32
    connect \A $ternary$target.v:49$202_Y
    connect \B 0
    connect \S $logic_and$target.v:49$193_Y
    connect \Y $ternary$target.v:49$203_Y
  end
  attribute \src "target.v:50"
  cell $mux $ternary$target.v:50$210
    parameter \WIDTH 32
    connect \A 32'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
    connect \B $memrd$\memory$target.v:50$209_DATA
    connect \S $logic_and$target.v:50$208_Y
    connect \Y $ternary$target.v:50$210_Y
  end
  attribute \src "target.v:18"
  process $proc$target.v:18$149
    assign $0\command[3:0] \command
    assign $0\mp[3:0] \mp
    assign $0\add[31:0] \add
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$memwr$\memory$target.v:35$144_ADDR[3:0]$159 4'xxxx
    assign $0$memwr$\memory$target.v:35$144_DATA[31:0]$160 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$target.v:35$144_EN[31:0]$161 0
    assign $0$memwr$\memory$target.v:32$143_ADDR[3:0]$156 4'xxxx
    assign $0$memwr$\memory$target.v:32$143_DATA[31:0]$157 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$target.v:32$143_EN[31:0]$158 0
    assign $0$memwr$\memory$target.v:29$142_ADDR[3:0]$153 4'xxxx
    assign $0$memwr$\memory$target.v:29$142_DATA[31:0]$154 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$target.v:29$142_EN[31:0]$155 0
    assign $0$memwr$\memory$target.v:26$141_ADDR[3:0]$150 4'xxxx
    assign $0$memwr$\memory$target.v:26$141_DATA[31:0]$151 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    assign $0$memwr$\memory$target.v:26$141_EN[31:0]$152 0
    attribute \src "target.v:19"
    switch $logic_and$target.v:19$164_Y
      case 1'1
        assign $0\add[31:0] \AD
        assign $0\command[3:0] \C_BE
        assign $0\mp[3:0] 4'0000
      case 
    end
    attribute \src "target.v:24"
    switch $logic_and$target.v:24$168_Y
      case 1'1
        attribute \src "target.v:25"
        switch \C_BE [0]
          case 1'1
            assign $0$memwr$\memory$target.v:26$141_ADDR[3:0]$150 \mp
            assign $0$memwr$\memory$target.v:26$141_DATA[31:0]$151 { 24'000000000000000000000000 \AD [7:0] }
            assign $0$memwr$\memory$target.v:26$141_EN[31:0]$152 255
          case 
        end
        attribute \src "target.v:28"
        switch \C_BE [1]
          case 1'1
            assign $0$memwr$\memory$target.v:29$142_ADDR[3:0]$153 \mp
            assign $0$memwr$\memory$target.v:29$142_DATA[31:0]$154 { 16'0000000000000000 \AD [15:8] 8'xxxxxxxx }
            assign $0$memwr$\memory$target.v:29$142_EN[31:0]$155 65280
          case 
        end
        attribute \src "target.v:31"
        switch \C_BE [2]
          case 1'1
            assign $0$memwr$\memory$target.v:32$143_ADDR[3:0]$156 \mp
            assign $0$memwr$\memory$target.v:32$143_DATA[31:0]$157 { 8'00000000 \AD [23:16] 16'xxxxxxxxxxxxxxxx }
            assign $0$memwr$\memory$target.v:32$143_EN[31:0]$158 16711680
          case 
        end
        attribute \src "target.v:34"
        switch \C_BE [3]
          case 1'1
            assign $0$memwr$\memory$target.v:35$144_ADDR[3:0]$159 \mp
            assign $0$memwr$\memory$target.v:35$144_DATA[31:0]$160 { \AD [31:24] 24'xxxxxxxxxxxxxxxxxxxxxxxx }
            assign $0$memwr$\memory$target.v:35$144_EN[31:0]$161 32'11111111000000000000000000000000
          case 
        end
      case 
    end
    attribute \src "target.v:38"
    switch $eq$target.v:38$169_Y
      case 1'1
        assign $0\add[31:0] 32'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
      case 
    end
    sync posedge \clk
      update \command $0\command[3:0]
      update \mp $0\mp[3:0]
      update \add $0\add[31:0]
      update $memwr$\memory$target.v:26$141_ADDR $0$memwr$\memory$target.v:26$141_ADDR[3:0]$150
      update $memwr$\memory$target.v:26$141_DATA $0$memwr$\memory$target.v:26$141_DATA[31:0]$151
      update $memwr$\memory$target.v:26$141_EN $0$memwr$\memory$target.v:26$141_EN[31:0]$152
      update $memwr$\memory$target.v:29$142_ADDR $0$memwr$\memory$target.v:29$142_ADDR[3:0]$153
      update $memwr$\memory$target.v:29$142_DATA $0$memwr$\memory$target.v:29$142_DATA[31:0]$154
      update $memwr$\memory$target.v:29$142_EN $0$memwr$\memory$target.v:29$142_EN[31:0]$155
      update $memwr$\memory$target.v:32$143_ADDR $0$memwr$\memory$target.v:32$143_ADDR[3:0]$156
      update $memwr$\memory$target.v:32$143_DATA $0$memwr$\memory$target.v:32$143_DATA[31:0]$157
      update $memwr$\memory$target.v:32$143_EN $0$memwr$\memory$target.v:32$143_EN[31:0]$158
      update $memwr$\memory$target.v:35$144_ADDR $0$memwr$\memory$target.v:35$144_ADDR[3:0]$159
      update $memwr$\memory$target.v:35$144_DATA $0$memwr$\memory$target.v:35$144_DATA[31:0]$160
      update $memwr$\memory$target.v:35$144_EN $0$memwr$\memory$target.v:35$144_EN[31:0]$161
  end
  attribute \src "target.v:42"
  process $proc$target.v:42$170
    assign $1\mp[3:0] \mp
    attribute \src "target.v:43"
    switch $logic_and$target.v:43$176_Y
      case 1'1
        assign $1\mp[3:0] $add$target.v:44$177_Y [3:0]
      case 
    end
    sync negedge \clk
      update \mp $1\mp[3:0]
  end
  connect \mem1 $memrd$\memory$target.v:13$145_DATA
  connect \mem2 $memrd$\memory$target.v:14$146_DATA
  connect \mem3 $memrd$\memory$target.v:15$147_DATA
  connect \mem4 $memrd$\memory$target.v:16$148_DATA
  connect \devsel $ternary$target.v:48$190_Y [0]
  connect \trdy $ternary$target.v:49$203_Y [0]
  connect \AD $ternary$target.v:50$210_Y
end
