Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: lcd_driver_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_driver_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_driver_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd_driver_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_driver.v" in library work
Compiling verilog file "lcd_driver_top.v" in library work
Module <lcd_driver> compiled
Module <lcd_driver_top> compiled
No errors in compilation
Analysis of file <"lcd_driver_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_driver_top> in library <work>.

Analyzing hierarchy for module <lcd_driver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_driver_top>.
Module <lcd_driver_top> is correct for synthesis.
 
Analyzing module <lcd_driver> in library <work>.
Module <lcd_driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcd_w> in unit <lcd_driver> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lcd_driver>.
    Related source file is "lcd_driver.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 51                                             |
    | Transitions        | 55                                             |
    | Inputs             | 2                                              |
    | Outputs            | 51                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <s1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 128x2-bit ROM for signal <idx$rom0000>.
    Found 1-bit register for signal <lcd_e>.
    Found 1-bit register for signal <lcd_rs>.
    Found 4-bit register for signal <data>.
    Found 20-bit up counter for signal <counter>.
    Found 8-bit register for signal <db>.
    Found 7-bit register for signal <idx>.
    Found 7-bit comparator greater for signal <idx$cmp_gt0000> created at line 284.
    Found 7-bit subtractor for signal <idx$share0000> created at line 42.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <lcd_driver> synthesized.


Synthesizing Unit <lcd_driver_top>.
    Related source file is "lcd_driver_top.v".
Unit <lcd_driver_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 7-bit subtractor                                      : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 7-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LD0/s1/FSM> on signal <s1[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LD0/state/FSM> on signal <state[1:51]> with one-hot encoding.
---------------------------------------------------------------
 State  | Encoding
---------------------------------------------------------------
 000000 | 000000000000000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000000000000000010
 000010 | 000000000000000000000000000000000000000000000000100
 000011 | 000000000000000000000000000000000000000000000001000
 000100 | 000000000000000000000000000000000000000000000010000
 000101 | 000000000000000000000000000000000000000000000100000
 000110 | 000000000000000000000000000000000000000000001000000
 000111 | 000000000000000000000000000000000000000000010000000
 001000 | 000000000000000000000000000000000000000000100000000
 001001 | 000000000000000000000000000000000000000001000000000
 001010 | 000000000000000000000000000000000000000010000000000
 001011 | 000000000000000000000000000000000000000100000000000
 001100 | 000000000000000000000000000000000000001000000000000
 001101 | 000000000000000000000000000000000000010000000000000
 001110 | 000000000000000000000000000000000000100000000000000
 001111 | 000000000000000000000000000000000001000000000000000
 010000 | 000000000000000000000000000000000010000000000000000
 010001 | 000000000000000000000000000000000100000000000000000
 010010 | 000000000000000000000000000000001000000000000000000
 010011 | 000000000000000000000000000000010000000000000000000
 010100 | 000000000000000000000000000000100000000000000000000
 010101 | 000000000000000000000000000001000000000000000000000
 010110 | 000000000000000000000000000010000000000000000000000
 010111 | 000000000000000000000000000100000000000000000000000
 011000 | 000000000000000000000000001000000000000000000000000
 011001 | 000000000000000000000000010000000000000000000000000
 011010 | 000000000000000000000000100000000000000000000000000
 011011 | 000000000000000000000001000000000000000000000000000
 011100 | 000000000000000000000010000000000000000000000000000
 011101 | 000000000000000000000100000000000000000000000000000
 011110 | 000000000000000000001000000000000000000000000000000
 011111 | 000000000000000000010000000000000000000000000000000
 100000 | 000000000000000000100000000000000000000000000000000
 100001 | 000000000000000001000000000000000000000000000000000
 100010 | 000000000000000010000000000000000000000000000000000
 100011 | 000000000000000100000000000000000000000000000000000
 100100 | 000000000000001000000000000000000000000000000000000
 100101 | 000000000000010000000000000000000000000000000000000
 100110 | 000000000000100000000000000000000000000000000000000
 100111 | 000000000001000000000000000000000000000000000000000
 101000 | 000000000010000000000000000000000000000000000000000
 101001 | 000000000100000000000000000000000000000000000000000
 101010 | 000000001000000000000000000000000000000000000000000
 101011 | 000000010000000000000000000000000000000000000000000
 101100 | 000000100000000000000000000000000000000000000000000
 101101 | 000001000000000000000000000000000000000000000000000
 101110 | 000010000000000000000000000000000000000000000000000
 101111 | 000100000000000000000000000000000000000000000000000
 110000 | 001000000000000000000000000000000000000000000000000
 110001 | 010000000000000000000000000000000000000000000000000
 110010 | 100000000000000000000000000000000000000000000000000
---------------------------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd51 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 128x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 7-bit subtractor                                      : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 1
 7-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd51 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.

Optimizing unit <lcd_driver_top> ...

Optimizing unit <lcd_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_driver_top, actual ratio is 4.
FlipFlop LD0/idx_1 has been replicated 1 time(s)
FlipFlop LD0/idx_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_driver_top.ngr
Top Level Output File Name         : lcd_driver_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 415
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 19
#      LUT2                        : 25
#      LUT2_D                      : 8
#      LUT2_L                      : 7
#      LUT3                        : 32
#      LUT3_D                      : 6
#      LUT3_L                      : 7
#      LUT4                        : 178
#      LUT4_D                      : 10
#      LUT4_L                      : 50
#      MUXCY                       : 29
#      MUXF5                       : 18
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 97
#      FDE                         : 77
#      FDR                         : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      179  out of   4656     3%  
 Number of Slice Flip Flops:             97  out of   9312     1%  
 Number of 4 input LUTs:                343  out of   9312     3%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.084ns (Maximum Frequency: 123.694MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.084ns (frequency: 123.694MHz)
  Total number of paths / destination ports: 3551 / 193
-------------------------------------------------------------------------
Delay:               8.084ns (Levels of Logic = 6)
  Source:            LD0/idx_5 (FF)
  Destination:       LD0/db_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: LD0/idx_5 to LD0/db_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             74   0.591   1.450  LD0/idx_5 (LD0/idx_5)
     LUT2:I0->O            1   0.704   0.424  LD0/db_mux0000<6>296_SW0 (N91)
     LUT4_L:I3->LO         1   0.704   0.135  LD0/db_mux0000<6>296 (LD0/db_mux0000<6>296)
     LUT4:I2->O            1   0.704   0.424  LD0/db_mux0000<6>324 (LD0/db_mux0000<6>324)
     LUT4:I3->O            1   0.704   0.424  LD0/db_mux0000<6>258_SW0 (N54)
     LUT4_L:I3->LO         1   0.704   0.104  LD0/db_mux0000<6>364 (LD0/db_mux0000<6>364)
     LUT4:I3->O            1   0.704   0.000  LD0/db_mux0000<6>398 (LD0/db_mux0000<6>)
     FDE:D                     0.308          LD0/db_6
    ----------------------------------------
    Total                      8.084ns (5.123ns logic, 2.961ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            LD0/lcd_e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk rising

  Data Path: LD0/lcd_e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  LD0/lcd_e (LD0/lcd_e)
     OBUF:I->O                 3.272          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.77 secs
 
--> 


Total memory usage is 530316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

