 @online{address_stream,  
 author={Solihin, Y. and Jaejin Lee and Torrellas, J.}, 
 booktitle={Proceedings 29th Annual International Symposium on Computer Architecture},   
 title={Using a user-level memory thread for correlation prefetching},   
 year={2002},  
 volume={},  
 url={https://ieeexplore.ieee.org/document/1003576}, 
 number={},  
 pages={171-182}, 
 doi={10.1109/ISCA.2002.1003576}}
 
 @misc{alph21264, 
     title={Alpha 21264}, 
     url={https://en.wikipedia.org/wiki/Alpha_21264}, 
     journal={Wikipedia}, 
     publisher={Wikimedia Foundation}, 
     year={2022},
     month={Feb}, 
     note={Accessed: 27.01.2022}
 } 

@misc{m5doc, 
     title={M5 simulator system TDT4260 Computer Architecture User documentation}, 
     publisher={Norwegian University of Science and Technology}, 
     year={2022},
     month={Jan}, 
     dat = {25}, 
     author = {NTNU}, 
     note={Accessed: 27.01.2022}
 } 

@online{b1,
  author={Nesbit, K.J. and Smith, J.E.},
  booktitle={10th International Symposium on High Performance Computer Architecture (HPCA'04)}, 
  title={Data Cache Prefetching Using a Global History Buffer}, 
  year={2004},
  url = {https://ieeexplore.ieee.org/document/1410068},
  pages={96-96},
  doi={10.1109/HPCA.2004.10030}, 
  note={Accessed: 03.02.2022}
 }

@online{b2,
  author={Kandiraju, G.B. and Sivasubramaniam, A.},
  booktitle={Proceedings 29th Annual International Symposium on Computer Architecture}, 
  title={Going the distance for TLB prefetching: an application-driven study}, 
  year={2002},
  url={https://ieeexplore.ieee.org/document/1003578},
  pages={195-206},
  doi={10.1109/ISCA.2002.1003578}, 
  note={Accessed: 04.02.2022}
}

@online{b3,
  author={Moore, Gordon E.},
  journal={IEEE Solid-State Circuits Society Newsletter}, 
  title={Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff.}, 
  url={https://ieeexplore.ieee.org/document/4785860}, 
  year={2006},
  volume={11},
  number={3},
  pages={33-35},
  doi={10.1109/N-SSC.2006.4785860}, 
    note={Accessed: 03.02.2022}
}

@online{b4,
    author = {Wulf, Wm and McKee, Sally},
    year = {1994},
    month = {Dec},
    pages = {},
    title = {Hitting the Memory Wall: Implications of the Obvious},
    volume = {23},
    journal = {Computer Architecture News}, 
    url = {https://dl.acm.org/doi/10.1145/216585.216588}, 
    note={Accessed: 27.01.2022}
}

@online{b5,
  author={Patterson, D. and Anderson, T. and Cardwell, N. and Fromm, R. and Keeton, K. and Kozyrakis, C. and Thomas, R. and Yelick, K.},
  journal={IEEE Micro}, 
  title={A case for intelligent RAM}, 
  url={https://ieeexplore.ieee.org/document/592312},
  year={1997},
  volume={17},
  number={2},
  pages={34-44},
  doi={10.1109/40.592312}, 
  note={Accessed: 04.02.2022}
}

@online{b6,
    author = {Mittal, Sparsh},
    title = {A Survey of Recent Prefetching Techniques for Processor Caches},
    year = {2016},
    issue_date = {June 2017},
    publisher = {Association for Computing Machinery},
    address = {New York, NY, USA},
    volume = {49},
    number = {2},
    issn = {0360-0300},
    url = {https://doi.org/10.1145/2907071},
    doi = {10.1145/2907071},
    journal = {ACM Comput. Surv.},
    month = {aug},
    articleno = {35},
    numpages = {35}, 
    note={Accessed: 10.02.2022}
}

@online{b7,
  author={Przybylski, S. and Horowitz, M. and Hennessy, J.},
  booktitle={The 16th Annual International Symposium on Computer Architecture}, 
  title={Characteristics Of Performance-Optimal Multi-level Cache Hierarchies}, 
  year={1989},
  url={https://ieeexplore.ieee.org/document/714545}, 
  volume={},
  number={},
  pages={114-121},
  doi={10.1109/ISCA.1989.714545}, 
  note={Accessed: 15.02.2022}
}

@online{b8,
    title = {SPEC CPU2000},
    url = {https://www.spec.org/cpu2000/},
    note={Accessed: 10.02.2022}
}

@online{b10,
  author={Joseph, D. and Grunwald, D.},
  journal={IEEE Transactions on Computers}, 
  title={Prefetching using Markov predictors}, 
  year={1999},
  volume={48},
  url={https://ieeexplore.ieee.org/document/752653}, 
  number={2},
  pages={121-133},
  doi={10.1109/12.752653}, 
  note={Accessed: 12.02.2022}
}

@book{b11, 
    place={San Francisco}, 
    title={Computer Architecture: A quantitative approach}, 
    publisher={Morgan Kaufmann Publishers In}, 
    author={John L. Hennsey and David a. Patterson}, 
    year={2017}, 
    note={{ISBN:} 978-0128119051}, 
} 

@online{b12,
  author={Kaynak, Cansu and Grot, Boris and Falsafi, Babak},
  booktitle={2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)}, 
  title={SHIFT: Shared history instruction fetch for lean-core server processors}, 
  year={2013},
  url={https://ieeexplore.ieee.org/abstract/document/7847632}, 
  volume={},
  number={},
  pages={272-283},
  note={Accessed: 15.02.2022}
}

@article{falsafi,
    author = {Falsafi, Babak and Wenisch, Thomas},
    year = {2014},
    month = {05},
    pages = {1-67},
    title = {A Primer on Hardware Prefetching},
    volume = {9},
    journal = {Synthesis Lectures on Computer Architecture},
    doi = {10.2200/S00581ED1V01Y201405CAC028}
}

@article{Bakhshalipour2018DominoTD,
  title={Domino Temporal Data Prefetcher},
  author={Mohammad Bakhshalipour and Pejman Lotfi-Kamran and Hamid Sarbazi-Azad},
  journal={2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  year={2018},
  pages={131-142}
}

@article{b13,
    author = {Esmaili-Dokht, Pouya and Bakhshalipour, Mohammad and Khodabandeloo, Behnam and Lotfi-Kamran, Pejman and Sarbazi-Azad, Hamid},
    year = {2018},
    month = {08},
    pages = {},
    title = {Scale-Out Processors \& Energy Efficiency},
    url={https://www.researchgate.net/publication/327050323_Scale-Out_Processors_Energy_Efficiency},
    note={Accessed: 24.03.2022}
}

@article{dcpt,
author = {Grannaes, Marius and Jahre, Magnus and Natvig, Lasse},
year = {2011},
month = {01},
pages = {1-16},
title = {Storage efficient hardware prefetching using delta correlating prediction tables},
volume = {13},
journal = {Journal of Instruction-Level Parallelism}
}