#!/bin/sh
iverilog -o sim template/* testbench/TB_RISCV_forloop.v
