--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3089 paths analyzed, 719 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.248ns.
--------------------------------------------------------------------------------
Slack:                  14.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.250ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.A2      net (fanout=66)       3.114   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.CMUX    Topac                 0.636   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (1.376ns logic, 3.874ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.A2      net (fanout=66)       3.114   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.BMUX    Topab                 0.519   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.344ns logic, 3.755ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.087ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.C4      net (fanout=66)       2.970   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (1.354ns logic, 3.733ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.A2      net (fanout=66)       3.114   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.DMUX    Topad                 0.667   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (1.407ns logic, 3.681ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (1.524ns logic, 3.558ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (1.477ns logic, 3.595ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.501ns logic, 3.558ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.C4      net (fanout=66)       2.970   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.427ns logic, 3.614ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.440ns logic, 3.595ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (1.597ns logic, 3.439ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (1.550ns logic, 3.476ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  14.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (1.574ns logic, 3.439ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.513ns logic, 3.476ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.B5      net (fanout=66)       2.851   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.CMUX    Topbc                 0.613   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.353ns logic, 3.611ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.D4      net (fanout=66)       2.881   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (1.319ns logic, 3.644ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.682 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.C4      net (fanout=66)       2.989   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.CMUX    Topcc                 0.469   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b71
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y53.D1      net (fanout=1)        0.760   myState/M_myalu_alu[6]
    SLICE_X11Y53.CLK     Tas                   0.264   high2_OBUF
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.209ns logic, 3.749ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.D4      net (fanout=66)       2.881   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.B3      net (fanout=1)        0.641   myState/M_myalu_alu[5]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.392ns logic, 3.525ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.A2      net (fanout=66)       3.114   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.AMUX    Topaa                 0.449   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (1.274ns logic, 3.640ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.C4      net (fanout=66)       2.970   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.354ns logic, 3.540ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (1.524ns logic, 3.365ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.477ns logic, 3.402ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.501ns logic, 3.365ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.C4      net (fanout=66)       2.970   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyc                0.325   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b31
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.360ns logic, 3.499ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.854ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.495   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a11
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (1.530ns logic, 3.324ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.440ns logic, 3.402ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.483ns logic, 3.361ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.A5      net (fanout=66)       2.795   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcya                0.472   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<0>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.507ns logic, 3.324ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.042ns (0.687 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.B5      net (fanout=66)       2.832   myState/M_state_q_FSM_FFd2
    SLICE_X10Y52.COUT    Topcyb                0.411   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_a21
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y53.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y53.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X10Y51.A4      net (fanout=1)        0.526   myState/M_myalu_alu[4]
    SLICE_X10Y51.CLK     Tas                   0.349   M_regs_q_5
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.446ns logic, 3.361ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.B5      net (fanout=66)       2.851   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.DMUX    Topbd                 0.644   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.384ns logic, 3.418ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_FSM_FFd2 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.685 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_FSM_FFd2 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.476   myState/M_state_q_FSM_FFd2_1
                                                       myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.C4      net (fanout=66)       2.989   myState/M_state_q_FSM_FFd2
    SLICE_X10Y53.DMUX    Topcd                 0.493   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b71
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y52.A3      net (fanout=1)        0.567   myState/M_myalu_alu[7]
    SLICE_X11Y52.CLK     Tas                   0.264   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.233ns logic, 3.556ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.248|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3089 paths, 0 nets, and 634 connections

Design statistics:
   Minimum period:   5.248ns{1}   (Maximum frequency: 190.549MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 19:22:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



