00:21:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
00:21:17 INFO  : XSCT server has started successfully.
00:21:17 INFO  : Successfully done setting XSCT server connection channel  
00:21:17 INFO  : plnx-install-location is set to ''
00:21:17 INFO  : Successfully done setting workspace for the tool. 
00:21:17 INFO  : Successfully done query RDI_DATADIR 
00:21:17 INFO  : Registering command handlers for Vitis TCF services
00:22:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
00:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:22:58 INFO  : 'jtag frequency' command is executed.
00:22:59 INFO  : Context for 'APU' is selected.
00:22:59 INFO  : System reset is completed.
00:23:02 INFO  : 'after 3000' command is executed.
00:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:23:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:23:06 INFO  : Context for 'APU' is selected.
00:23:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:23:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:06 INFO  : Context for 'APU' is selected.
00:23:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:23:07 INFO  : 'ps7_init' command is executed.
00:23:07 INFO  : 'ps7_post_config' command is executed.
00:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:08 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:08 INFO  : Memory regions updated for context APU
00:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:08 INFO  : 'con' command is executed.
00:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:23:23 INFO  : Disconnected from the channel tcfchan#3.
00:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:23:23 INFO  : 'jtag frequency' command is executed.
00:23:23 INFO  : Context for 'APU' is selected.
00:23:23 INFO  : System reset is completed.
00:23:26 INFO  : 'after 3000' command is executed.
00:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:23:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:23:29 INFO  : 'ps7_init' command is executed.
00:23:29 INFO  : 'ps7_post_config' command is executed.
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:29 INFO  : Memory regions updated for context APU
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : 'con' command is executed.
00:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:24:11 INFO  : Disconnected from the channel tcfchan#4.
00:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:24:11 INFO  : 'jtag frequency' command is executed.
00:24:11 INFO  : Context for 'APU' is selected.
00:24:11 INFO  : System reset is completed.
00:24:14 INFO  : 'after 3000' command is executed.
00:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:24:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:24:17 INFO  : Context for 'APU' is selected.
00:24:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:17 INFO  : Context for 'APU' is selected.
00:24:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:24:17 INFO  : 'ps7_init' command is executed.
00:24:17 INFO  : 'ps7_post_config' command is executed.
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:17 INFO  : Memory regions updated for context APU
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : 'con' command is executed.
00:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:24:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:30:00 INFO  : Disconnected from the channel tcfchan#5.
16:56:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
16:56:12 INFO  : XSCT server has started successfully.
16:56:12 INFO  : plnx-install-location is set to ''
16:56:12 INFO  : Successfully done setting XSCT server connection channel  
16:56:12 INFO  : Successfully done setting workspace for the tool. 
16:56:27 INFO  : Registering command handlers for Vitis TCF services
16:56:36 INFO  : Successfully done query RDI_DATADIR 
16:58:57 INFO  : Checking for BSP changes to sync application flags for project 'client'...
16:59:27 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:00:41 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:06:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:09:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:09:10 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:09:15 INFO  : The hardware specfication used by project 'client' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:09:15 INFO  : The file 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:09:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\bitstream' in project 'client'.
17:09:16 INFO  : The file 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:09:26 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\psinit' in project 'client'.
17:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:12:23 INFO  : 'jtag frequency' command is executed.
17:12:24 INFO  : Context for 'APU' is selected.
17:12:24 INFO  : System reset is completed.
17:12:27 INFO  : 'after 3000' command is executed.
17:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:12:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
17:12:31 INFO  : Context for 'APU' is selected.
17:12:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:32 INFO  : Context for 'APU' is selected.
17:12:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
17:12:33 INFO  : 'ps7_init' command is executed.
17:12:33 INFO  : 'ps7_post_config' command is executed.
17:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:35 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:35 INFO  : Memory regions updated for context APU
17:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:36 INFO  : 'con' command is executed.
17:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
17:31:22 INFO  : Disconnected from the channel tcfchan#8.
02:23:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
02:24:00 INFO  : XSCT server has started successfully.
02:24:00 INFO  : plnx-install-location is set to ''
02:24:00 INFO  : Successfully done setting XSCT server connection channel  
02:24:00 INFO  : Successfully done setting workspace for the tool. 
02:24:05 INFO  : Registering command handlers for Vitis TCF services
02:24:11 INFO  : Successfully done query RDI_DATADIR 
03:44:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
03:45:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

03:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:46:49 INFO  : 'jtag frequency' command is executed.
03:46:50 INFO  : Context for 'APU' is selected.
03:46:50 INFO  : System reset is completed.
03:46:53 INFO  : 'after 3000' command is executed.
03:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:46:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
03:46:57 INFO  : Context for 'APU' is selected.
03:46:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:58 INFO  : Context for 'APU' is selected.
03:46:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
03:46:59 INFO  : 'ps7_init' command is executed.
03:46:59 INFO  : 'ps7_post_config' command is executed.
03:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:01 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:02 INFO  : Memory regions updated for context APU
03:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:02 INFO  : 'con' command is executed.
03:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:47:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
03:59:48 INFO  : Disconnected from the channel tcfchan#2.
