<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Accurate Characterization of the Variability in Power Consumption in Modern Mobile Processors</p>
    <p>Bharathan Balaji</p>
    <p>John McCullough, Rajesh Gupta, Yuvraj Agarwal Computer Science and Engineering, UC San Diego</p>
    <p>http://variability.org</p>
  </div>
  <div class="page">
    <p>Variability Primer</p>
  </div>
  <div class="page">
    <p>Variability Primer</p>
    <p>Conservative guard bands</p>
    <p>Consistent performance</p>
    <p>Hardware is under-utilized</p>
    <p>Variability Mitigation</p>
    <p>Adaptive Body Biasing</p>
    <p>Error Correction</p>
    <p>Aggressive binning</p>
    <p>Across wafer frequency variation</p>
  </div>
  <div class="page">
    <p>Variability Expected to Increase</p>
  </div>
  <div class="page">
    <p>Measured Variability</p>
    <p>a1a2b1b2c1c2d1d2</p>
    <p>P o</p>
    <p>w e</p>
    <p>r (W</p>
    <p>)</p>
    <p>Incremental Write</p>
    <p>Incremental Memory Power in 2GB DIMMs</p>
    <p>?</p>
  </div>
  <div class="page">
    <p>Why Processor Level Characterization?</p>
    <p>Motivation</p>
    <p>Variability in real world applications</p>
    <p>Impact of variability mitigation techniques</p>
    <p>Effectiveness of binning strategy</p>
    <p>Challenges</p>
    <p>Complex architecture</p>
    <p>Power saving strategies like C-States</p>
    <p>DVFS strategies like Turbo Boost</p>
    <p>No public data available to study system-level variation</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Measurement Setup</p>
  </div>
  <div class="page">
    <p>Mobile Processor Characterization</p>
    <p>6 x Core i5-540M processors</p>
    <p>Nehalem class, Dual Core</p>
    <p>32nm processor</p>
    <p>35W thermal design power</p>
    <p>Frequency: 1.20 GHz - 2.53 GHz</p>
    <p>Turbo Boost 1.0 (3.06GHz)</p>
    <p>C-States (sleep states) support up to C6</p>
    <p>Hyper-Threading</p>
  </div>
  <div class="page">
    <p>Measurement Setup</p>
  </div>
  <div class="page">
    <p>Measurement Setup</p>
    <p>Calpella: only CPU core</p>
    <p>Linux kernel</p>
    <p>NI DAQ: 16 bit, 1ms</p>
    <p>BIOS options:</p>
    <p>Turbo Boost, Hyper-Threading, C-States</p>
    <p>Test Harness</p>
    <p>Frequency control: userspace cpu governors</p>
    <p>Core affinity: Linux cpuset</p>
  </div>
  <div class="page">
    <p>Measurement Challenges</p>
    <p>Several factors can affect measurements:</p>
    <p>Operating Systems, Thermal, Transient, ..</p>
    <p>To eliminate these causes:</p>
    <p>Transients: Multiple iterations of each benchmark</p>
    <p>OS effects: System Reboot for every set of runs</p>
    <p>Thermal: Processors swapped in and out of socket</p>
    <p>All variations shown as standard deviation</p>
    <p>Verify results across identical platforms</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Results</p>
  </div>
  <div class="page">
    <p>Results Outline</p>
    <p>Power Variation:</p>
    <p>Max Pavg  Min Pavg Min Pavg</p>
    <p>SPEC:</p>
    <p>Representative 19 out of 36 benchmarks</p>
    <p>Config: P-States, Turbo Boost, C-States</p>
    <p>PARSEC:</p>
    <p>12 out of 13 benchmarks</p>
    <p>Config: Hyper-Threading, Turbo Boost</p>
  </div>
  <div class="page">
    <p>Power Measurements</p>
    <p>Ordering of processors same for all benchmarks</p>
    <p>Power Variation of 12% - 17% across benchmarks</p>
    <p>Turbo Boost Off, C-States On, Hyper-Threading Off</p>
  </div>
  <div class="page">
    <p>Variation with P-States</p>
    <p>Variation increases with frequency</p>
    <p>E.g. sphinx3: 1.33GHz 5.9%, 2.53 GHz 16.4%</p>
    <p>Cause: Leakage power increases with P-State</p>
    <p>Each line represents a SPEC</p>
    <p>benchmark</p>
  </div>
  <div class="page">
    <p>Effect of Turbo Boost: On and Off</p>
    <p>Power and performance increase</p>
    <p>Turbo Boost On, C-State On: 7-12% variation</p>
    <p>Cause: Shut down of unused cores</p>
  </div>
  <div class="page">
    <p>Variation: Turbo Boost &amp; C-States</p>
    <p>Variation increases with Turbo Boost disabled</p>
    <p>Variation increases with C-states disabled</p>
    <p>Cause: Leakage current increase with C-state Off 17</p>
  </div>
  <div class="page">
    <p>Mutli-threaded Benchmarks (Parsec)</p>
    <p>Variation decreases with Turbo Boost and HT</p>
    <p>Cause: Disabled HT circuits and drop in frequency</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Implications &amp; Future Work</p>
  </div>
  <div class="page">
    <p>Implications</p>
    <p>Leakage power is the dominant cause of variation</p>
    <p>Variability in processor, memory and SSD</p>
    <p>Battery lifetime will vary between instances</p>
    <p>Modeling of power is harder with variation*</p>
    <p>We observe low within-die variation</p>
  </div>
  <div class="page">
    <p>Future Work</p>
    <p>Investigate Causes</p>
    <p>Model-specific registers (MSRs)</p>
    <p>Characterization of other class of processors</p>
    <p>Architectures: Sandy Bridge, Ivy Bridge</p>
    <p>Platforms: Servers, Cell Phones</p>
    <p>Models of system-level variability</p>
  </div>
  <div class="page">
    <p>Conclusion</p>
    <p>Power Variation: 7% to 17% (2.53Ghz)</p>
    <p>Variation increases with frequency</p>
    <p>Variation increases with Turbo Boost disabled</p>
    <p>Variation increases with C-States disabled</p>
    <p>Variation increases with HT disabled</p>
    <p>Leakage power causes variation</p>
    <p>Dataset released: http://mesl.ucsd.edu/site/pubs/HotPower12_dataset.tgz</p>
  </div>
  <div class="page">
    <p>Questions?</p>
    <p>http://www.variability.org</p>
  </div>
</Presentation>
