
stm32_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000040  08000000  08000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fb8  08000040  08000040  00001040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08000ff8  08000ff8  00001ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001160  08001160  0000300c  2**0
                  CONTENTS
  4 .ARM          00000008  08001160  08001160  00002160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001168  08001168  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001168  08001168  00002168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800116c  0800116c  0000216c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001170  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800117c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800117c  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ff8  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000faa  00000000  00000000  0000602d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003e0  00000000  00000000  00006fd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002d3  00000000  00000000  000073b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162d0  00000000  00000000  0000768a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004d49  00000000  00000000  0001d95a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000802e6  00000000  00000000  000226a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2989  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000dc8  00000000  00000000  000a29cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000040 <__do_global_dtors_aux>:
 8000040:	b510      	push	{r4, lr}
 8000042:	4c05      	ldr	r4, [pc, #20]	@ (8000058 <__do_global_dtors_aux+0x18>)
 8000044:	7823      	ldrb	r3, [r4, #0]
 8000046:	b933      	cbnz	r3, 8000056 <__do_global_dtors_aux+0x16>
 8000048:	4b04      	ldr	r3, [pc, #16]	@ (800005c <__do_global_dtors_aux+0x1c>)
 800004a:	b113      	cbz	r3, 8000052 <__do_global_dtors_aux+0x12>
 800004c:	4804      	ldr	r0, [pc, #16]	@ (8000060 <__do_global_dtors_aux+0x20>)
 800004e:	f3af 8000 	nop.w
 8000052:	2301      	movs	r3, #1
 8000054:	7023      	strb	r3, [r4, #0]
 8000056:	bd10      	pop	{r4, pc}
 8000058:	2000000c 	.word	0x2000000c
 800005c:	00000000 	.word	0x00000000
 8000060:	08000fe0 	.word	0x08000fe0

08000064 <frame_dummy>:
 8000064:	b508      	push	{r3, lr}
 8000066:	4b03      	ldr	r3, [pc, #12]	@ (8000074 <frame_dummy+0x10>)
 8000068:	b11b      	cbz	r3, 8000072 <frame_dummy+0xe>
 800006a:	4903      	ldr	r1, [pc, #12]	@ (8000078 <frame_dummy+0x14>)
 800006c:	4803      	ldr	r0, [pc, #12]	@ (800007c <frame_dummy+0x18>)
 800006e:	f3af 8000 	nop.w
 8000072:	bd08      	pop	{r3, pc}
 8000074:	00000000 	.word	0x00000000
 8000078:	20000010 	.word	0x20000010
 800007c:	08000fe0 	.word	0x08000fe0

08000080 <strcmp>:
 8000080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000084:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000088:	2a01      	cmp	r2, #1
 800008a:	bf28      	it	cs
 800008c:	429a      	cmpcs	r2, r3
 800008e:	d0f7      	beq.n	8000080 <strcmp>
 8000090:	1ad0      	subs	r0, r2, r3
 8000092:	4770      	bx	lr

08000094 <MX_GPIO_Init>:
#include "uart_driver_custom.h"
#include <string.h>
void SystemClock_Config(void);
extern void Reset_Handler(void);
static void MX_GPIO_Init(void)
{
 8000094:	b480      	push	{r7}
 8000096:	b083      	sub	sp, #12
 8000098:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800009a:	4b0e      	ldr	r3, [pc, #56]	@ (80000d4 <MX_GPIO_Init+0x40>)
 800009c:	699b      	ldr	r3, [r3, #24]
 800009e:	4a0d      	ldr	r2, [pc, #52]	@ (80000d4 <MX_GPIO_Init+0x40>)
 80000a0:	f043 0320 	orr.w	r3, r3, #32
 80000a4:	6193      	str	r3, [r2, #24]
 80000a6:	4b0b      	ldr	r3, [pc, #44]	@ (80000d4 <MX_GPIO_Init+0x40>)
 80000a8:	699b      	ldr	r3, [r3, #24]
 80000aa:	f003 0320 	and.w	r3, r3, #32
 80000ae:	607b      	str	r3, [r7, #4]
 80000b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80000b2:	4b08      	ldr	r3, [pc, #32]	@ (80000d4 <MX_GPIO_Init+0x40>)
 80000b4:	699b      	ldr	r3, [r3, #24]
 80000b6:	4a07      	ldr	r2, [pc, #28]	@ (80000d4 <MX_GPIO_Init+0x40>)
 80000b8:	f043 0304 	orr.w	r3, r3, #4
 80000bc:	6193      	str	r3, [r2, #24]
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <MX_GPIO_Init+0x40>)
 80000c0:	699b      	ldr	r3, [r3, #24]
 80000c2:	f003 0304 	and.w	r3, r3, #4
 80000c6:	603b      	str	r3, [r7, #0]
 80000c8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80000ca:	bf00      	nop
 80000cc:	370c      	adds	r7, #12
 80000ce:	46bd      	mov	sp, r7
 80000d0:	bc80      	pop	{r7}
 80000d2:	4770      	bx	lr
 80000d4:	40021000 	.word	0x40021000

080000d8 <primary_bootloader>:

int primary_bootloader(void)
{
 80000d8:	b580      	push	{r7, lr}
 80000da:	b082      	sub	sp, #8
 80000dc:	af00      	add	r7, sp, #0
    // HAL Initialization
    HAL_Init();
 80000de:	f000 f9ed 	bl	80004bc <HAL_Init>

    // System Clock configuration
    SystemClock_Config();
 80000e2:	f000 f84d 	bl	8000180 <SystemClock_Config>

    // GPIO and UART initialization
    MX_GPIO_Init();
 80000e6:	f7ff ffd5 	bl	8000094 <MX_GPIO_Init>
    UART_Init_CUSTOM();  // For debugging output
 80000ea:	f000 f8ed 	bl	80002c8 <UART_Init_CUSTOM>
    UART_Transmit_Data("Primary BootLoader is up \n\rEnter QUIT to exit or RESTART to restart the BootLoader\r");
 80000ee:	481b      	ldr	r0, [pc, #108]	@ (800015c <primary_bootloader+0x84>)
 80000f0:	f000 f93c 	bl	800036c <UART_Transmit_Data>
    char input_cmd[8]=""; // Adding 1 byte extra of Null terminator
 80000f4:	2300      	movs	r3, #0
 80000f6:	603b      	str	r3, [r7, #0]
 80000f8:	2300      	movs	r3, #0
 80000fa:	607b      	str	r3, [r7, #4]
    // Main loop
    while (1)
    {
    	UART_Receive_Data(input_cmd,7);
 80000fc:	463b      	mov	r3, r7
 80000fe:	2107      	movs	r1, #7
 8000100:	4618      	mov	r0, r3
 8000102:	f000 f959 	bl	80003b8 <UART_Receive_Data>
    	UART_Transmit_Data(input_cmd);
 8000106:	463b      	mov	r3, r7
 8000108:	4618      	mov	r0, r3
 800010a:	f000 f92f 	bl	800036c <UART_Transmit_Data>
    	if (strcmp(input_cmd, "QUIT") == 0)
 800010e:	463b      	mov	r3, r7
 8000110:	4913      	ldr	r1, [pc, #76]	@ (8000160 <primary_bootloader+0x88>)
 8000112:	4618      	mov	r0, r3
 8000114:	f7ff ffb4 	bl	8000080 <strcmp>
 8000118:	4603      	mov	r3, r0
 800011a:	2b00      	cmp	r3, #0
 800011c:	d105      	bne.n	800012a <primary_bootloader+0x52>
    	{
    		UART_Transmit_Data("\rPrimary BootLoader is Exiting");
 800011e:	4811      	ldr	r0, [pc, #68]	@ (8000164 <primary_bootloader+0x8c>)
 8000120:	f000 f924 	bl	800036c <UART_Transmit_Data>
    		break;
 8000124:	bf00      	nop
    	else
		{
    		UART_Transmit_Data("\rPrimary BootLoader is up \n\rEnter QUIT to exit or RESTART to restart the BootLoader\r");
		}
    }
    return 0;
 8000126:	2300      	movs	r3, #0
 8000128:	e014      	b.n	8000154 <primary_bootloader+0x7c>
    	else if (strcmp(input_cmd, "RESTART") == 0)
 800012a:	463b      	mov	r3, r7
 800012c:	490e      	ldr	r1, [pc, #56]	@ (8000168 <primary_bootloader+0x90>)
 800012e:	4618      	mov	r0, r3
 8000130:	f7ff ffa6 	bl	8000080 <strcmp>
 8000134:	4603      	mov	r3, r0
 8000136:	2b00      	cmp	r3, #0
 8000138:	d108      	bne.n	800014c <primary_bootloader+0x74>
    		UART_Transmit_Data("\r Restarting .....");
 800013a:	480c      	ldr	r0, [pc, #48]	@ (800016c <primary_bootloader+0x94>)
 800013c:	f000 f916 	bl	800036c <UART_Transmit_Data>
    		HAL_Delay(1000);
 8000140:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000144:	f000 fa1c 	bl	8000580 <HAL_Delay>
    		return RESTART;
 8000148:	2314      	movs	r3, #20
 800014a:	e003      	b.n	8000154 <primary_bootloader+0x7c>
    		UART_Transmit_Data("\rPrimary BootLoader is up \n\rEnter QUIT to exit or RESTART to restart the BootLoader\r");
 800014c:	4808      	ldr	r0, [pc, #32]	@ (8000170 <primary_bootloader+0x98>)
 800014e:	f000 f90d 	bl	800036c <UART_Transmit_Data>
    	UART_Receive_Data(input_cmd,7);
 8000152:	e7d3      	b.n	80000fc <primary_bootloader+0x24>
}
 8000154:	4618      	mov	r0, r3
 8000156:	3708      	adds	r7, #8
 8000158:	46bd      	mov	sp, r7
 800015a:	bd80      	pop	{r7, pc}
 800015c:	08000ff8 	.word	0x08000ff8
 8000160:	0800104c 	.word	0x0800104c
 8000164:	08001054 	.word	0x08001054
 8000168:	08001074 	.word	0x08001074
 800016c:	0800107c 	.word	0x0800107c
 8000170:	08001090 	.word	0x08001090

08000174 <Error_Handler>:
    }
}

// Error Handler
void Error_Handler(void)
{
 8000174:	b480      	push	{r7}
 8000176:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000178:	b672      	cpsid	i
}
 800017a:	bf00      	nop
    __disable_irq();
    while (1)
 800017c:	bf00      	nop
 800017e:	e7fd      	b.n	800017c <Error_Handler+0x8>

08000180 <SystemClock_Config>:
    }
}

// System Clock Configuration (assuming HSI oscillator)
void SystemClock_Config(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b090      	sub	sp, #64	@ 0x40
 8000184:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000186:	f107 0318 	add.w	r3, r7, #24
 800018a:	2228      	movs	r2, #40	@ 0x28
 800018c:	2100      	movs	r1, #0
 800018e:	4618      	mov	r0, r3
 8000190:	f000 fefa 	bl	8000f88 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	605a      	str	r2, [r3, #4]
 800019c:	609a      	str	r2, [r3, #8]
 800019e:	60da      	str	r2, [r3, #12]
 80001a0:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a2:	2302      	movs	r3, #2
 80001a4:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a6:	2301      	movs	r3, #1
 80001a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001aa:	2310      	movs	r3, #16
 80001ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ae:	2300      	movs	r3, #0
 80001b0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001b2:	f107 0318 	add.w	r3, r7, #24
 80001b6:	4618      	mov	r0, r3
 80001b8:	f000 faea 	bl	8000790 <HAL_RCC_OscConfig>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d004      	beq.n	80001cc <SystemClock_Config+0x4c>
    {
    	UART_Transmit_Data("System Clock Error.\n");
 80001c2:	4810      	ldr	r0, [pc, #64]	@ (8000204 <SystemClock_Config+0x84>)
 80001c4:	f000 f8d2 	bl	800036c <UART_Transmit_Data>
        Error_Handler();
 80001c8:	f7ff ffd4 	bl	8000174 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80001cc:	230f      	movs	r3, #15
 80001ce:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001d0:	2300      	movs	r3, #0
 80001d2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d4:	2300      	movs	r3, #0
 80001d6:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001d8:	2300      	movs	r3, #0
 80001da:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	617b      	str	r3, [r7, #20]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001e0:	1d3b      	adds	r3, r7, #4
 80001e2:	2100      	movs	r1, #0
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 fd55 	bl	8000c94 <HAL_RCC_ClockConfig>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d004      	beq.n	80001fa <SystemClock_Config+0x7a>
    {
    	UART_Transmit_Data("Clock Configuration Error.\n");
 80001f0:	4805      	ldr	r0, [pc, #20]	@ (8000208 <SystemClock_Config+0x88>)
 80001f2:	f000 f8bb 	bl	800036c <UART_Transmit_Data>
        Error_Handler();
 80001f6:	f7ff ffbd 	bl	8000174 <Error_Handler>
    }
}
 80001fa:	bf00      	nop
 80001fc:	3740      	adds	r7, #64	@ 0x40
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	080010e8 	.word	0x080010e8
 8000208:	08001100 	.word	0x08001100

0800020c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800020c:	b480      	push	{r7}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000212:	4b15      	ldr	r3, [pc, #84]	@ (8000268 <HAL_MspInit+0x5c>)
 8000214:	699b      	ldr	r3, [r3, #24]
 8000216:	4a14      	ldr	r2, [pc, #80]	@ (8000268 <HAL_MspInit+0x5c>)
 8000218:	f043 0301 	orr.w	r3, r3, #1
 800021c:	6193      	str	r3, [r2, #24]
 800021e:	4b12      	ldr	r3, [pc, #72]	@ (8000268 <HAL_MspInit+0x5c>)
 8000220:	699b      	ldr	r3, [r3, #24]
 8000222:	f003 0301 	and.w	r3, r3, #1
 8000226:	60bb      	str	r3, [r7, #8]
 8000228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800022a:	4b0f      	ldr	r3, [pc, #60]	@ (8000268 <HAL_MspInit+0x5c>)
 800022c:	69db      	ldr	r3, [r3, #28]
 800022e:	4a0e      	ldr	r2, [pc, #56]	@ (8000268 <HAL_MspInit+0x5c>)
 8000230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000234:	61d3      	str	r3, [r2, #28]
 8000236:	4b0c      	ldr	r3, [pc, #48]	@ (8000268 <HAL_MspInit+0x5c>)
 8000238:	69db      	ldr	r3, [r3, #28]
 800023a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000242:	4b0a      	ldr	r3, [pc, #40]	@ (800026c <HAL_MspInit+0x60>)
 8000244:	685b      	ldr	r3, [r3, #4]
 8000246:	60fb      	str	r3, [r7, #12]
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800024e:	60fb      	str	r3, [r7, #12]
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000256:	60fb      	str	r3, [r7, #12]
 8000258:	4a04      	ldr	r2, [pc, #16]	@ (800026c <HAL_MspInit+0x60>)
 800025a:	68fb      	ldr	r3, [r7, #12]
 800025c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800025e:	bf00      	nop
 8000260:	3714      	adds	r7, #20
 8000262:	46bd      	mov	sp, r7
 8000264:	bc80      	pop	{r7}
 8000266:	4770      	bx	lr
 8000268:	40021000 	.word	0x40021000
 800026c:	40010000 	.word	0x40010000

08000270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000274:	bf00      	nop
 8000276:	e7fd      	b.n	8000274 <NMI_Handler+0x4>

08000278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800027c:	bf00      	nop
 800027e:	e7fd      	b.n	800027c <HardFault_Handler+0x4>

08000280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000284:	bf00      	nop
 8000286:	e7fd      	b.n	8000284 <MemManage_Handler+0x4>

08000288 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800028c:	bf00      	nop
 800028e:	e7fd      	b.n	800028c <BusFault_Handler+0x4>

08000290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000294:	bf00      	nop
 8000296:	e7fd      	b.n	8000294 <UsageFault_Handler+0x4>

08000298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr

080002a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002a8:	bf00      	nop
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr

080002b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr

080002bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002c0:	f000 f942 	bl	8000548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002c4:	bf00      	nop
 80002c6:	bd80      	pop	{r7, pc}

080002c8 <UART_Init_CUSTOM>:
#include "stm32f103x6.h"
#define ECHO 1

extern uint32_t HAL_RCC_GetPCLK2Freq(void);
void UART_Init_CUSTOM(void) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
    // Step 1: Enable clocks
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;    // Enable GPIOA clock
 80002ce:	4b24      	ldr	r3, [pc, #144]	@ (8000360 <UART_Init_CUSTOM+0x98>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a23      	ldr	r2, [pc, #140]	@ (8000360 <UART_Init_CUSTOM+0x98>)
 80002d4:	f043 0304 	orr.w	r3, r3, #4
 80002d8:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= RCC_APB2ENR_USART1EN;  // Enable USART1 clock
 80002da:	4b21      	ldr	r3, [pc, #132]	@ (8000360 <UART_Init_CUSTOM+0x98>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	4a20      	ldr	r2, [pc, #128]	@ (8000360 <UART_Init_CUSTOM+0x98>)
 80002e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002e4:	6193      	str	r3, [r2, #24]

    // Step 2: Configure GPIO pins for UART (PA9 -> TX, PA10 -> RX)
    GPIOA->CRH &= ~(GPIO_CRH_CNF9 | GPIO_CRH_MODE9);  // Clear configuration
 80002e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 80002ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002f0:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |= (GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1); // PA9: Alternate Function Push-Pull, 2 MHz
 80002f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	4a1b      	ldr	r2, [pc, #108]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 80002f8:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80002fc:	6053      	str	r3, [r2, #4]

    GPIOA->CRH &= ~(GPIO_CRH_CNF10 | GPIO_CRH_MODE10); // Clear configuration for PA10
 80002fe:	4b19      	ldr	r3, [pc, #100]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	4a18      	ldr	r2, [pc, #96]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 8000304:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000308:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |= GPIO_CRH_CNF10_0;                   // PA10: Input floating
 800030a:	4b16      	ldr	r3, [pc, #88]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 800030c:	685b      	ldr	r3, [r3, #4]
 800030e:	4a15      	ldr	r2, [pc, #84]	@ (8000364 <UART_Init_CUSTOM+0x9c>)
 8000310:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000314:	6053      	str	r3, [r2, #4]

    // Step 3: Configure USART1
    uint32_t baud_rate = 9600;
 8000316:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800031a:	607b      	str	r3, [r7, #4]
     uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
 800031c:	f000 fe02 	bl	8000f24 <HAL_RCC_GetPCLK2Freq>
 8000320:	6038      	str	r0, [r7, #0]
    USART1->BRR = (pclk2 + (baud_rate / 2)) / baud_rate;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	085a      	lsrs	r2, r3, #1
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	441a      	add	r2, r3
 800032a:	490f      	ldr	r1, [pc, #60]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000332:	608b      	str	r3, [r1, #8]
    //USART1->BRR = HAL_RCC_GetPCLK2Freq() /(uint32_t)(16*9600); // Set baud rate to 9600 (assuming 72 MHz PCLK2)
    USART1->CR1 |= USART_CR1_TE;    // Enable transmitter
 8000334:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 8000336:	68db      	ldr	r3, [r3, #12]
 8000338:	4a0b      	ldr	r2, [pc, #44]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 800033a:	f043 0308 	orr.w	r3, r3, #8
 800033e:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= USART_CR1_RE;    // Enable receiver
 8000340:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 8000342:	68db      	ldr	r3, [r3, #12]
 8000344:	4a08      	ldr	r2, [pc, #32]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 8000346:	f043 0304 	orr.w	r3, r3, #4
 800034a:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= USART_CR1_UE;    // Enable USART1
 800034c:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 800034e:	68db      	ldr	r3, [r3, #12]
 8000350:	4a05      	ldr	r2, [pc, #20]	@ (8000368 <UART_Init_CUSTOM+0xa0>)
 8000352:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000356:	60d3      	str	r3, [r2, #12]

}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	40021000 	.word	0x40021000
 8000364:	40010800 	.word	0x40010800
 8000368:	40013800 	.word	0x40013800

0800036c <UART_Transmit_Data>:
{
     uint32_t pclk2 = HAL_RCC_GetPCLK2Freq();
     USART1->BRR = (pclk2 + (baud_rate / 2)) / baud_rate;

}
void UART_Transmit_Data(char *data) {
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
    while (*data) {
 8000374:	e00d      	b.n	8000392 <UART_Transmit_Data+0x26>
        while (!(USART1->SR & USART_SR_TXE)); // Wait until TXE (Transmit Data Register Empty) is set
 8000376:	bf00      	nop
 8000378:	4b0e      	ldr	r3, [pc, #56]	@ (80003b4 <UART_Transmit_Data+0x48>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000380:	2b00      	cmp	r3, #0
 8000382:	d0f9      	beq.n	8000378 <UART_Transmit_Data+0xc>
        USART1->DR = *data & 0xFF;           // Write data to transmit
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	781a      	ldrb	r2, [r3, #0]
 8000388:	4b0a      	ldr	r3, [pc, #40]	@ (80003b4 <UART_Transmit_Data+0x48>)
 800038a:	605a      	str	r2, [r3, #4]
        data++;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3301      	adds	r3, #1
 8000390:	607b      	str	r3, [r7, #4]
    while (*data) {
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d1ed      	bne.n	8000376 <UART_Transmit_Data+0xa>
    }
    while (!(USART1->SR & USART_SR_TC));     // Wait until TC (Transmission Complete) is set
 800039a:	bf00      	nop
 800039c:	4b05      	ldr	r3, [pc, #20]	@ (80003b4 <UART_Transmit_Data+0x48>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d0f9      	beq.n	800039c <UART_Transmit_Data+0x30>
}
 80003a8:	bf00      	nop
 80003aa:	bf00      	nop
 80003ac:	370c      	adds	r7, #12
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bc80      	pop	{r7}
 80003b2:	4770      	bx	lr
 80003b4:	40013800 	.word	0x40013800

080003b8 <UART_Receive_Data>:
void UART_Receive_Data(char *buffer, uint16_t buffer_size) {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	460b      	mov	r3, r1
 80003c2:	807b      	strh	r3, [r7, #2]
    uint16_t index = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	81fb      	strh	r3, [r7, #14]

    while (1) {
        // Wait until RXNE (Read Data Register Not Empty) is set
        while (!(USART1->SR & USART_SR_RXNE));
 80003c8:	bf00      	nop
 80003ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000440 <UART_Receive_Data+0x88>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	f003 0320 	and.w	r3, r3, #32
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d0f9      	beq.n	80003ca <UART_Receive_Data+0x12>

        // Read the received data
        char received_char = (char)(USART1->DR & 0xFF);
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <UART_Receive_Data+0x88>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	737b      	strb	r3, [r7, #13]
#if defined(ECHO) && (ECHO != 0)
        UART_Transmit_Data(&received_char);
 80003de:	f107 030d 	add.w	r3, r7, #13
 80003e2:	4618      	mov	r0, r3
 80003e4:	f7ff ffc2 	bl	800036c <UART_Transmit_Data>
#endif
        // Check for 'Enter' (newline or carriage return)
        if (received_char == '\n' || received_char == '\r') {
 80003e8:	7b7b      	ldrb	r3, [r7, #13]
 80003ea:	2b0a      	cmp	r3, #10
 80003ec:	d002      	beq.n	80003f4 <UART_Receive_Data+0x3c>
 80003ee:	7b7b      	ldrb	r3, [r7, #13]
 80003f0:	2b0d      	cmp	r3, #13
 80003f2:	d105      	bne.n	8000400 <UART_Receive_Data+0x48>
            buffer[index] = '\0'; // Null-terminate the string
 80003f4:	89fb      	ldrh	r3, [r7, #14]
 80003f6:	687a      	ldr	r2, [r7, #4]
 80003f8:	4413      	add	r3, r2
 80003fa:	2200      	movs	r2, #0
 80003fc:	701a      	strb	r2, [r3, #0]
        else
        {
        	index=0;
        }
    }
}
 80003fe:	e01b      	b.n	8000438 <UART_Receive_Data+0x80>
        if (index < buffer_size) {
 8000400:	89fa      	ldrh	r2, [r7, #14]
 8000402:	887b      	ldrh	r3, [r7, #2]
 8000404:	429a      	cmp	r2, r3
 8000406:	d214      	bcs.n	8000432 <UART_Receive_Data+0x7a>
        	if (received_char == '\b')
 8000408:	7b7b      	ldrb	r3, [r7, #13]
 800040a:	2b08      	cmp	r3, #8
 800040c:	d108      	bne.n	8000420 <UART_Receive_Data+0x68>
        		buffer[--index] = '\0';
 800040e:	89fb      	ldrh	r3, [r7, #14]
 8000410:	3b01      	subs	r3, #1
 8000412:	81fb      	strh	r3, [r7, #14]
 8000414:	89fb      	ldrh	r3, [r7, #14]
 8000416:	687a      	ldr	r2, [r7, #4]
 8000418:	4413      	add	r3, r2
 800041a:	2200      	movs	r2, #0
 800041c:	701a      	strb	r2, [r3, #0]
 800041e:	e7d3      	b.n	80003c8 <UART_Receive_Data+0x10>
        		buffer[index++] = received_char;
 8000420:	89fb      	ldrh	r3, [r7, #14]
 8000422:	1c5a      	adds	r2, r3, #1
 8000424:	81fa      	strh	r2, [r7, #14]
 8000426:	461a      	mov	r2, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4413      	add	r3, r2
 800042c:	7b7a      	ldrb	r2, [r7, #13]
 800042e:	701a      	strb	r2, [r3, #0]
 8000430:	e7ca      	b.n	80003c8 <UART_Receive_Data+0x10>
        	index=0;
 8000432:	2300      	movs	r3, #0
 8000434:	81fb      	strh	r3, [r7, #14]
    while (1) {
 8000436:	e7c7      	b.n	80003c8 <UART_Receive_Data+0x10>
}
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40013800 	.word	0x40013800

08000444 <Reset_Handler>:
    (uint32_t)SysTick_Handler,      /* SysTick handler */
    /* Add other IRQ handlers here as needed */
};

/* Reset handler */
void Reset_Handler(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
    uint32_t *src, *dst;

    /* Copy the .data section initializers from Flash to SRAM */
    src = &_sidata;
 800044a:	4b16      	ldr	r3, [pc, #88]	@ (80004a4 <Reset_Handler+0x60>)
 800044c:	607b      	str	r3, [r7, #4]
    dst = &_sdata;
 800044e:	4b16      	ldr	r3, [pc, #88]	@ (80004a8 <Reset_Handler+0x64>)
 8000450:	603b      	str	r3, [r7, #0]
    while (dst < &_edata) {
 8000452:	e007      	b.n	8000464 <Reset_Handler+0x20>
        *dst++ = *src++;
 8000454:	687a      	ldr	r2, [r7, #4]
 8000456:	1d13      	adds	r3, r2, #4
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	1d19      	adds	r1, r3, #4
 800045e:	6039      	str	r1, [r7, #0]
 8000460:	6812      	ldr	r2, [r2, #0]
 8000462:	601a      	str	r2, [r3, #0]
    while (dst < &_edata) {
 8000464:	683b      	ldr	r3, [r7, #0]
 8000466:	4a11      	ldr	r2, [pc, #68]	@ (80004ac <Reset_Handler+0x68>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d3f3      	bcc.n	8000454 <Reset_Handler+0x10>
    }

    /* Zero fill the .bss section */
    dst = &_sbss;
 800046c:	4b10      	ldr	r3, [pc, #64]	@ (80004b0 <Reset_Handler+0x6c>)
 800046e:	603b      	str	r3, [r7, #0]
    while (dst < &_ebss) {
 8000470:	e004      	b.n	800047c <Reset_Handler+0x38>
        *dst++ = 0;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	1d1a      	adds	r2, r3, #4
 8000476:	603a      	str	r2, [r7, #0]
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
    while (dst < &_ebss) {
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	4a0d      	ldr	r2, [pc, #52]	@ (80004b4 <Reset_Handler+0x70>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d3f6      	bcc.n	8000472 <Reset_Handler+0x2e>
    }

    /* Call the static constructors */
    __libc_init_array();
 8000484:	f000 fd88 	bl	8000f98 <__libc_init_array>

    /* Call the application's entry point */
    while(primary_bootloader()!=0);
 8000488:	bf00      	nop
 800048a:	f7ff fe25 	bl	80000d8 <primary_bootloader>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d1fa      	bne.n	800048a <Reset_Handler+0x46>
    //primary_bootloader();
    /* Infinite loop in case main returns */
    UART_Transmit_Data("HARD RESET REQUIRED NOW");
 8000494:	4808      	ldr	r0, [pc, #32]	@ (80004b8 <Reset_Handler+0x74>)
 8000496:	f7ff ff69 	bl	800036c <UART_Transmit_Data>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	08001170 	.word	0x08001170
 80004a8:	20000000 	.word	0x20000000
 80004ac:	2000000c 	.word	0x2000000c
 80004b0:	2000000c 	.word	0x2000000c
 80004b4:	2000002c 	.word	0x2000002c
 80004b8:	0800111c 	.word	0x0800111c

080004bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <HAL_Init+0x28>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <HAL_Init+0x28>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004cc:	2003      	movs	r0, #3
 80004ce:	f000 f92b 	bl	8000728 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004d2:	200f      	movs	r0, #15
 80004d4:	f000 f808 	bl	80004e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004d8:	f7ff fe98 	bl	800020c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004dc:	2300      	movs	r3, #0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40022000 	.word	0x40022000

080004e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004f0:	4b12      	ldr	r3, [pc, #72]	@ (800053c <HAL_InitTick+0x54>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b12      	ldr	r3, [pc, #72]	@ (8000540 <HAL_InitTick+0x58>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	4619      	mov	r1, r3
 80004fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000502:	fbb2 f3f3 	udiv	r3, r2, r3
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f935 	bl	8000776 <HAL_SYSTICK_Config>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000512:	2301      	movs	r3, #1
 8000514:	e00e      	b.n	8000534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b0f      	cmp	r3, #15
 800051a:	d80a      	bhi.n	8000532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800051c:	2200      	movs	r2, #0
 800051e:	6879      	ldr	r1, [r7, #4]
 8000520:	f04f 30ff 	mov.w	r0, #4294967295
 8000524:	f000 f90b 	bl	800073e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000528:	4a06      	ldr	r2, [pc, #24]	@ (8000544 <HAL_InitTick+0x5c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800052e:	2300      	movs	r3, #0
 8000530:	e000      	b.n	8000534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000532:	2301      	movs	r3, #1
}
 8000534:	4618      	mov	r0, r3
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000000 	.word	0x20000000
 8000540:	20000008 	.word	0x20000008
 8000544:	20000004 	.word	0x20000004

08000548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <HAL_IncTick+0x1c>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <HAL_IncTick+0x20>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4413      	add	r3, r2
 8000558:	4a03      	ldr	r2, [pc, #12]	@ (8000568 <HAL_IncTick+0x20>)
 800055a:	6013      	str	r3, [r2, #0]
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	20000008 	.word	0x20000008
 8000568:	20000028 	.word	0x20000028

0800056c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  return uwTick;
 8000570:	4b02      	ldr	r3, [pc, #8]	@ (800057c <HAL_GetTick+0x10>)
 8000572:	681b      	ldr	r3, [r3, #0]
}
 8000574:	4618      	mov	r0, r3
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	20000028 	.word	0x20000028

08000580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000588:	f7ff fff0 	bl	800056c <HAL_GetTick>
 800058c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000598:	d005      	beq.n	80005a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800059a:	4b0a      	ldr	r3, [pc, #40]	@ (80005c4 <HAL_Delay+0x44>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	461a      	mov	r2, r3
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	4413      	add	r3, r2
 80005a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005a6:	bf00      	nop
 80005a8:	f7ff ffe0 	bl	800056c <HAL_GetTick>
 80005ac:	4602      	mov	r2, r0
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	1ad3      	subs	r3, r2, r3
 80005b2:	68fa      	ldr	r2, [r7, #12]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d8f7      	bhi.n	80005a8 <HAL_Delay+0x28>
  {
  }
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	3710      	adds	r7, #16
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000008 	.word	0x20000008

080005c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d8:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005e4:	4013      	ands	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fa:	4a04      	ldr	r2, [pc, #16]	@ (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	60d3      	str	r3, [r2, #12]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b04      	ldr	r3, [pc, #16]	@ (8000628 <__NVIC_GetPriorityGrouping+0x18>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	0a1b      	lsrs	r3, r3, #8
 800061a:	f003 0307 	and.w	r3, r3, #7
}
 800061e:	4618      	mov	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	6039      	str	r1, [r7, #0]
 8000636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063c:	2b00      	cmp	r3, #0
 800063e:	db0a      	blt.n	8000656 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	b2da      	uxtb	r2, r3
 8000644:	490c      	ldr	r1, [pc, #48]	@ (8000678 <__NVIC_SetPriority+0x4c>)
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	0112      	lsls	r2, r2, #4
 800064c:	b2d2      	uxtb	r2, r2
 800064e:	440b      	add	r3, r1
 8000650:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000654:	e00a      	b.n	800066c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4908      	ldr	r1, [pc, #32]	@ (800067c <__NVIC_SetPriority+0x50>)
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	f003 030f 	and.w	r3, r3, #15
 8000662:	3b04      	subs	r3, #4
 8000664:	0112      	lsls	r2, r2, #4
 8000666:	b2d2      	uxtb	r2, r2
 8000668:	440b      	add	r3, r1
 800066a:	761a      	strb	r2, [r3, #24]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000e100 	.word	0xe000e100
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000680:	b480      	push	{r7}
 8000682:	b089      	sub	sp, #36	@ 0x24
 8000684:	af00      	add	r7, sp, #0
 8000686:	60f8      	str	r0, [r7, #12]
 8000688:	60b9      	str	r1, [r7, #8]
 800068a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	f003 0307 	and.w	r3, r3, #7
 8000692:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	f1c3 0307 	rsb	r3, r3, #7
 800069a:	2b04      	cmp	r3, #4
 800069c:	bf28      	it	cs
 800069e:	2304      	movcs	r3, #4
 80006a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	3304      	adds	r3, #4
 80006a6:	2b06      	cmp	r3, #6
 80006a8:	d902      	bls.n	80006b0 <NVIC_EncodePriority+0x30>
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	3b03      	subs	r3, #3
 80006ae:	e000      	b.n	80006b2 <NVIC_EncodePriority+0x32>
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	f04f 32ff 	mov.w	r2, #4294967295
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	43da      	mvns	r2, r3
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	401a      	ands	r2, r3
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c8:	f04f 31ff 	mov.w	r1, #4294967295
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	43d9      	mvns	r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	4313      	orrs	r3, r2
         );
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3724      	adds	r7, #36	@ 0x24
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr

080006e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006f4:	d301      	bcc.n	80006fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006f6:	2301      	movs	r3, #1
 80006f8:	e00f      	b.n	800071a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <SysTick_Config+0x40>)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3b01      	subs	r3, #1
 8000700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000702:	210f      	movs	r1, #15
 8000704:	f04f 30ff 	mov.w	r0, #4294967295
 8000708:	f7ff ff90 	bl	800062c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800070c:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <SysTick_Config+0x40>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000712:	4b04      	ldr	r3, [pc, #16]	@ (8000724 <SysTick_Config+0x40>)
 8000714:	2207      	movs	r2, #7
 8000716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	e000e010 	.word	0xe000e010

08000728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000730:	6878      	ldr	r0, [r7, #4]
 8000732:	f7ff ff49 	bl	80005c8 <__NVIC_SetPriorityGrouping>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800073e:	b580      	push	{r7, lr}
 8000740:	b086      	sub	sp, #24
 8000742:	af00      	add	r7, sp, #0
 8000744:	4603      	mov	r3, r0
 8000746:	60b9      	str	r1, [r7, #8]
 8000748:	607a      	str	r2, [r7, #4]
 800074a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000750:	f7ff ff5e 	bl	8000610 <__NVIC_GetPriorityGrouping>
 8000754:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	6978      	ldr	r0, [r7, #20]
 800075c:	f7ff ff90 	bl	8000680 <NVIC_EncodePriority>
 8000760:	4602      	mov	r2, r0
 8000762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000766:	4611      	mov	r1, r2
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff ff5f 	bl	800062c <__NVIC_SetPriority>
}
 800076e:	bf00      	nop
 8000770:	3718      	adds	r7, #24
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	b082      	sub	sp, #8
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ffb0 	bl	80006e4 <SysTick_Config>
 8000784:	4603      	mov	r3, r0
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d101      	bne.n	80007a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800079e:	2301      	movs	r3, #1
 80007a0:	e272      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	f000 8087 	beq.w	80008be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007b0:	4b92      	ldr	r3, [pc, #584]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007b2:	685b      	ldr	r3, [r3, #4]
 80007b4:	f003 030c 	and.w	r3, r3, #12
 80007b8:	2b04      	cmp	r3, #4
 80007ba:	d00c      	beq.n	80007d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007bc:	4b8f      	ldr	r3, [pc, #572]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	f003 030c 	and.w	r3, r3, #12
 80007c4:	2b08      	cmp	r3, #8
 80007c6:	d112      	bne.n	80007ee <HAL_RCC_OscConfig+0x5e>
 80007c8:	4b8c      	ldr	r3, [pc, #560]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007d4:	d10b      	bne.n	80007ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007d6:	4b89      	ldr	r3, [pc, #548]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d06c      	beq.n	80008bc <HAL_RCC_OscConfig+0x12c>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d168      	bne.n	80008bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	e24c      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007f6:	d106      	bne.n	8000806 <HAL_RCC_OscConfig+0x76>
 80007f8:	4b80      	ldr	r3, [pc, #512]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a7f      	ldr	r2, [pc, #508]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80007fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000802:	6013      	str	r3, [r2, #0]
 8000804:	e02e      	b.n	8000864 <HAL_RCC_OscConfig+0xd4>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d10c      	bne.n	8000828 <HAL_RCC_OscConfig+0x98>
 800080e:	4b7b      	ldr	r3, [pc, #492]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a7a      	ldr	r2, [pc, #488]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000818:	6013      	str	r3, [r2, #0]
 800081a:	4b78      	ldr	r3, [pc, #480]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a77      	ldr	r2, [pc, #476]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000820:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000824:	6013      	str	r3, [r2, #0]
 8000826:	e01d      	b.n	8000864 <HAL_RCC_OscConfig+0xd4>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000830:	d10c      	bne.n	800084c <HAL_RCC_OscConfig+0xbc>
 8000832:	4b72      	ldr	r3, [pc, #456]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a71      	ldr	r2, [pc, #452]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800083c:	6013      	str	r3, [r2, #0]
 800083e:	4b6f      	ldr	r3, [pc, #444]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a6e      	ldr	r2, [pc, #440]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000848:	6013      	str	r3, [r2, #0]
 800084a:	e00b      	b.n	8000864 <HAL_RCC_OscConfig+0xd4>
 800084c:	4b6b      	ldr	r3, [pc, #428]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a6a      	ldr	r2, [pc, #424]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000856:	6013      	str	r3, [r2, #0]
 8000858:	4b68      	ldr	r3, [pc, #416]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a67      	ldr	r2, [pc, #412]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 800085e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000862:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d013      	beq.n	8000894 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800086c:	f7ff fe7e 	bl	800056c <HAL_GetTick>
 8000870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000872:	e008      	b.n	8000886 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000874:	f7ff fe7a 	bl	800056c <HAL_GetTick>
 8000878:	4602      	mov	r2, r0
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	2b64      	cmp	r3, #100	@ 0x64
 8000880:	d901      	bls.n	8000886 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000882:	2303      	movs	r3, #3
 8000884:	e200      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000886:	4b5d      	ldr	r3, [pc, #372]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0f0      	beq.n	8000874 <HAL_RCC_OscConfig+0xe4>
 8000892:	e014      	b.n	80008be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000894:	f7ff fe6a 	bl	800056c <HAL_GetTick>
 8000898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800089a:	e008      	b.n	80008ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800089c:	f7ff fe66 	bl	800056c <HAL_GetTick>
 80008a0:	4602      	mov	r2, r0
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	2b64      	cmp	r3, #100	@ 0x64
 80008a8:	d901      	bls.n	80008ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008aa:	2303      	movs	r3, #3
 80008ac:	e1ec      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008ae:	4b53      	ldr	r3, [pc, #332]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d1f0      	bne.n	800089c <HAL_RCC_OscConfig+0x10c>
 80008ba:	e000      	b.n	80008be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d063      	beq.n	8000992 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008ca:	4b4c      	ldr	r3, [pc, #304]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	f003 030c 	and.w	r3, r3, #12
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d00b      	beq.n	80008ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008d6:	4b49      	ldr	r3, [pc, #292]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f003 030c 	and.w	r3, r3, #12
 80008de:	2b08      	cmp	r3, #8
 80008e0:	d11c      	bne.n	800091c <HAL_RCC_OscConfig+0x18c>
 80008e2:	4b46      	ldr	r3, [pc, #280]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d116      	bne.n	800091c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ee:	4b43      	ldr	r3, [pc, #268]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f003 0302 	and.w	r3, r3, #2
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d005      	beq.n	8000906 <HAL_RCC_OscConfig+0x176>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	691b      	ldr	r3, [r3, #16]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d001      	beq.n	8000906 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	e1c0      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000906:	4b3d      	ldr	r3, [pc, #244]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	695b      	ldr	r3, [r3, #20]
 8000912:	00db      	lsls	r3, r3, #3
 8000914:	4939      	ldr	r1, [pc, #228]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000916:	4313      	orrs	r3, r2
 8000918:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800091a:	e03a      	b.n	8000992 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	691b      	ldr	r3, [r3, #16]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d020      	beq.n	8000966 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000924:	4b36      	ldr	r3, [pc, #216]	@ (8000a00 <HAL_RCC_OscConfig+0x270>)
 8000926:	2201      	movs	r2, #1
 8000928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800092a:	f7ff fe1f 	bl	800056c <HAL_GetTick>
 800092e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000930:	e008      	b.n	8000944 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000932:	f7ff fe1b 	bl	800056c <HAL_GetTick>
 8000936:	4602      	mov	r2, r0
 8000938:	693b      	ldr	r3, [r7, #16]
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	2b02      	cmp	r3, #2
 800093e:	d901      	bls.n	8000944 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000940:	2303      	movs	r3, #3
 8000942:	e1a1      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000944:	4b2d      	ldr	r3, [pc, #180]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f003 0302 	and.w	r3, r3, #2
 800094c:	2b00      	cmp	r3, #0
 800094e:	d0f0      	beq.n	8000932 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000950:	4b2a      	ldr	r3, [pc, #168]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	695b      	ldr	r3, [r3, #20]
 800095c:	00db      	lsls	r3, r3, #3
 800095e:	4927      	ldr	r1, [pc, #156]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000960:	4313      	orrs	r3, r2
 8000962:	600b      	str	r3, [r1, #0]
 8000964:	e015      	b.n	8000992 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000966:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <HAL_RCC_OscConfig+0x270>)
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800096c:	f7ff fdfe 	bl	800056c <HAL_GetTick>
 8000970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000972:	e008      	b.n	8000986 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000974:	f7ff fdfa 	bl	800056c <HAL_GetTick>
 8000978:	4602      	mov	r2, r0
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	2b02      	cmp	r3, #2
 8000980:	d901      	bls.n	8000986 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000982:	2303      	movs	r3, #3
 8000984:	e180      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000986:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	2b00      	cmp	r3, #0
 8000990:	d1f0      	bne.n	8000974 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f003 0308 	and.w	r3, r3, #8
 800099a:	2b00      	cmp	r3, #0
 800099c:	d03a      	beq.n	8000a14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d019      	beq.n	80009da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009a6:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <HAL_RCC_OscConfig+0x274>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009ac:	f7ff fdde 	bl	800056c <HAL_GetTick>
 80009b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009b2:	e008      	b.n	80009c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009b4:	f7ff fdda 	bl	800056c <HAL_GetTick>
 80009b8:	4602      	mov	r2, r0
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	2b02      	cmp	r3, #2
 80009c0:	d901      	bls.n	80009c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009c2:	2303      	movs	r3, #3
 80009c4:	e160      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009c6:	4b0d      	ldr	r3, [pc, #52]	@ (80009fc <HAL_RCC_OscConfig+0x26c>)
 80009c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d0f0      	beq.n	80009b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009d2:	2001      	movs	r0, #1
 80009d4:	f000 faba 	bl	8000f4c <RCC_Delay>
 80009d8:	e01c      	b.n	8000a14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009da:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <HAL_RCC_OscConfig+0x274>)
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009e0:	f7ff fdc4 	bl	800056c <HAL_GetTick>
 80009e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009e6:	e00f      	b.n	8000a08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009e8:	f7ff fdc0 	bl	800056c <HAL_GetTick>
 80009ec:	4602      	mov	r2, r0
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d908      	bls.n	8000a08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009f6:	2303      	movs	r3, #3
 80009f8:	e146      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000
 8000a00:	42420000 	.word	0x42420000
 8000a04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a08:	4b92      	ldr	r3, [pc, #584]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d1e9      	bne.n	80009e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	f000 80a6 	beq.w	8000b6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a22:	2300      	movs	r3, #0
 8000a24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a26:	4b8b      	ldr	r3, [pc, #556]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d10d      	bne.n	8000a4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	4b88      	ldr	r3, [pc, #544]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	4a87      	ldr	r2, [pc, #540]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a3c:	61d3      	str	r3, [r2, #28]
 8000a3e:	4b85      	ldr	r3, [pc, #532]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a40:	69db      	ldr	r3, [r3, #28]
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a4e:	4b82      	ldr	r3, [pc, #520]	@ (8000c58 <HAL_RCC_OscConfig+0x4c8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d118      	bne.n	8000a8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8000c58 <HAL_RCC_OscConfig+0x4c8>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a7e      	ldr	r2, [pc, #504]	@ (8000c58 <HAL_RCC_OscConfig+0x4c8>)
 8000a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a66:	f7ff fd81 	bl	800056c <HAL_GetTick>
 8000a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a6c:	e008      	b.n	8000a80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a6e:	f7ff fd7d 	bl	800056c <HAL_GetTick>
 8000a72:	4602      	mov	r2, r0
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	1ad3      	subs	r3, r2, r3
 8000a78:	2b64      	cmp	r3, #100	@ 0x64
 8000a7a:	d901      	bls.n	8000a80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e103      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a80:	4b75      	ldr	r3, [pc, #468]	@ (8000c58 <HAL_RCC_OscConfig+0x4c8>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d0f0      	beq.n	8000a6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d106      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x312>
 8000a94:	4b6f      	ldr	r3, [pc, #444]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a96:	6a1b      	ldr	r3, [r3, #32]
 8000a98:	4a6e      	ldr	r2, [pc, #440]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	6213      	str	r3, [r2, #32]
 8000aa0:	e02d      	b.n	8000afe <HAL_RCC_OscConfig+0x36e>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d10c      	bne.n	8000ac4 <HAL_RCC_OscConfig+0x334>
 8000aaa:	4b6a      	ldr	r3, [pc, #424]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000aac:	6a1b      	ldr	r3, [r3, #32]
 8000aae:	4a69      	ldr	r2, [pc, #420]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ab0:	f023 0301 	bic.w	r3, r3, #1
 8000ab4:	6213      	str	r3, [r2, #32]
 8000ab6:	4b67      	ldr	r3, [pc, #412]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ab8:	6a1b      	ldr	r3, [r3, #32]
 8000aba:	4a66      	ldr	r2, [pc, #408]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000abc:	f023 0304 	bic.w	r3, r3, #4
 8000ac0:	6213      	str	r3, [r2, #32]
 8000ac2:	e01c      	b.n	8000afe <HAL_RCC_OscConfig+0x36e>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	2b05      	cmp	r3, #5
 8000aca:	d10c      	bne.n	8000ae6 <HAL_RCC_OscConfig+0x356>
 8000acc:	4b61      	ldr	r3, [pc, #388]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ace:	6a1b      	ldr	r3, [r3, #32]
 8000ad0:	4a60      	ldr	r2, [pc, #384]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ad2:	f043 0304 	orr.w	r3, r3, #4
 8000ad6:	6213      	str	r3, [r2, #32]
 8000ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	4a5d      	ldr	r2, [pc, #372]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	6213      	str	r3, [r2, #32]
 8000ae4:	e00b      	b.n	8000afe <HAL_RCC_OscConfig+0x36e>
 8000ae6:	4b5b      	ldr	r3, [pc, #364]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000ae8:	6a1b      	ldr	r3, [r3, #32]
 8000aea:	4a5a      	ldr	r2, [pc, #360]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000aec:	f023 0301 	bic.w	r3, r3, #1
 8000af0:	6213      	str	r3, [r2, #32]
 8000af2:	4b58      	ldr	r3, [pc, #352]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000af4:	6a1b      	ldr	r3, [r3, #32]
 8000af6:	4a57      	ldr	r2, [pc, #348]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000af8:	f023 0304 	bic.w	r3, r3, #4
 8000afc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d015      	beq.n	8000b32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b06:	f7ff fd31 	bl	800056c <HAL_GetTick>
 8000b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b0c:	e00a      	b.n	8000b24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b0e:	f7ff fd2d 	bl	800056c <HAL_GetTick>
 8000b12:	4602      	mov	r2, r0
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d901      	bls.n	8000b24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b20:	2303      	movs	r3, #3
 8000b22:	e0b1      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b24:	4b4b      	ldr	r3, [pc, #300]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000b26:	6a1b      	ldr	r3, [r3, #32]
 8000b28:	f003 0302 	and.w	r3, r3, #2
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d0ee      	beq.n	8000b0e <HAL_RCC_OscConfig+0x37e>
 8000b30:	e014      	b.n	8000b5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b32:	f7ff fd1b 	bl	800056c <HAL_GetTick>
 8000b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b38:	e00a      	b.n	8000b50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b3a:	f7ff fd17 	bl	800056c <HAL_GetTick>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d901      	bls.n	8000b50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	e09b      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b50:	4b40      	ldr	r3, [pc, #256]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000b52:	6a1b      	ldr	r3, [r3, #32]
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d1ee      	bne.n	8000b3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b5c:	7dfb      	ldrb	r3, [r7, #23]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d105      	bne.n	8000b6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b62:	4b3c      	ldr	r3, [pc, #240]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000b64:	69db      	ldr	r3, [r3, #28]
 8000b66:	4a3b      	ldr	r2, [pc, #236]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000b68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000b6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	69db      	ldr	r3, [r3, #28]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f000 8087 	beq.w	8000c86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b78:	4b36      	ldr	r3, [pc, #216]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f003 030c 	and.w	r3, r3, #12
 8000b80:	2b08      	cmp	r3, #8
 8000b82:	d061      	beq.n	8000c48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	69db      	ldr	r3, [r3, #28]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d146      	bne.n	8000c1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b8c:	4b33      	ldr	r3, [pc, #204]	@ (8000c5c <HAL_RCC_OscConfig+0x4cc>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b92:	f7ff fceb 	bl	800056c <HAL_GetTick>
 8000b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b98:	e008      	b.n	8000bac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b9a:	f7ff fce7 	bl	800056c <HAL_GetTick>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d901      	bls.n	8000bac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ba8:	2303      	movs	r3, #3
 8000baa:	e06d      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bac:	4b29      	ldr	r3, [pc, #164]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1f0      	bne.n	8000b9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a1b      	ldr	r3, [r3, #32]
 8000bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bc0:	d108      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bc2:	4b24      	ldr	r3, [pc, #144]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	4921      	ldr	r1, [pc, #132]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6a19      	ldr	r1, [r3, #32]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000be4:	430b      	orrs	r3, r1
 8000be6:	491b      	ldr	r1, [pc, #108]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000be8:	4313      	orrs	r3, r2
 8000bea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bec:	4b1b      	ldr	r3, [pc, #108]	@ (8000c5c <HAL_RCC_OscConfig+0x4cc>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf2:	f7ff fcbb 	bl	800056c <HAL_GetTick>
 8000bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bf8:	e008      	b.n	8000c0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bfa:	f7ff fcb7 	bl	800056c <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e03d      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d0f0      	beq.n	8000bfa <HAL_RCC_OscConfig+0x46a>
 8000c18:	e035      	b.n	8000c86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c1a:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <HAL_RCC_OscConfig+0x4cc>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c20:	f7ff fca4 	bl	800056c <HAL_GetTick>
 8000c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c26:	e008      	b.n	8000c3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c28:	f7ff fca0 	bl	800056c <HAL_GetTick>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d901      	bls.n	8000c3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c36:	2303      	movs	r3, #3
 8000c38:	e026      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_RCC_OscConfig+0x4c4>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f0      	bne.n	8000c28 <HAL_RCC_OscConfig+0x498>
 8000c46:	e01e      	b.n	8000c86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	69db      	ldr	r3, [r3, #28]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d107      	bne.n	8000c60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000c50:	2301      	movs	r3, #1
 8000c52:	e019      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
 8000c54:	40021000 	.word	0x40021000
 8000c58:	40007000 	.word	0x40007000
 8000c5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c60:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <HAL_RCC_OscConfig+0x500>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6a1b      	ldr	r3, [r3, #32]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d106      	bne.n	8000c82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d001      	beq.n	8000c86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40021000 	.word	0x40021000

08000c94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d101      	bne.n	8000ca8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	e0d0      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ca8:	4b6a      	ldr	r3, [pc, #424]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0307 	and.w	r3, r3, #7
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d910      	bls.n	8000cd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cb6:	4b67      	ldr	r3, [pc, #412]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f023 0207 	bic.w	r2, r3, #7
 8000cbe:	4965      	ldr	r1, [pc, #404]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cc6:	4b63      	ldr	r3, [pc, #396]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	683a      	ldr	r2, [r7, #0]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d001      	beq.n	8000cd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e0b8      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0302 	and.w	r3, r3, #2
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d020      	beq.n	8000d26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f003 0304 	and.w	r3, r3, #4
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cf0:	4b59      	ldr	r3, [pc, #356]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	4a58      	ldr	r2, [pc, #352]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000cfa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 0308 	and.w	r3, r3, #8
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d005      	beq.n	8000d14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d08:	4b53      	ldr	r3, [pc, #332]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	4a52      	ldr	r2, [pc, #328]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d0e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000d12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d14:	4b50      	ldr	r3, [pc, #320]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	494d      	ldr	r1, [pc, #308]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d22:	4313      	orrs	r3, r2
 8000d24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d040      	beq.n	8000db4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d107      	bne.n	8000d4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d3a:	4b47      	ldr	r3, [pc, #284]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d115      	bne.n	8000d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e07f      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d107      	bne.n	8000d62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d52:	4b41      	ldr	r3, [pc, #260]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d109      	bne.n	8000d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e073      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d62:	4b3d      	ldr	r3, [pc, #244]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e06b      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d72:	4b39      	ldr	r3, [pc, #228]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	f023 0203 	bic.w	r2, r3, #3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	4936      	ldr	r1, [pc, #216]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000d80:	4313      	orrs	r3, r2
 8000d82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d84:	f7ff fbf2 	bl	800056c <HAL_GetTick>
 8000d88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d8a:	e00a      	b.n	8000da2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d8c:	f7ff fbee 	bl	800056c <HAL_GetTick>
 8000d90:	4602      	mov	r2, r0
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e053      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000da2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 020c 	and.w	r2, r3, #12
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d1eb      	bne.n	8000d8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000db4:	4b27      	ldr	r3, [pc, #156]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f003 0307 	and.w	r3, r3, #7
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d210      	bcs.n	8000de4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dc2:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f023 0207 	bic.w	r2, r3, #7
 8000dca:	4922      	ldr	r1, [pc, #136]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dd2:	4b20      	ldr	r3, [pc, #128]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d001      	beq.n	8000de4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e032      	b.n	8000e4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f003 0304 	and.w	r3, r3, #4
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d008      	beq.n	8000e02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000df0:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	4916      	ldr	r1, [pc, #88]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d009      	beq.n	8000e22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e0e:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	691b      	ldr	r3, [r3, #16]
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	490e      	ldr	r1, [pc, #56]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e22:	f000 f821 	bl	8000e68 <HAL_RCC_GetSysClockFreq>
 8000e26:	4602      	mov	r2, r0
 8000e28:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <HAL_RCC_ClockConfig+0x1c4>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	091b      	lsrs	r3, r3, #4
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	490a      	ldr	r1, [pc, #40]	@ (8000e5c <HAL_RCC_ClockConfig+0x1c8>)
 8000e34:	5ccb      	ldrb	r3, [r1, r3]
 8000e36:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3a:	4a09      	ldr	r2, [pc, #36]	@ (8000e60 <HAL_RCC_ClockConfig+0x1cc>)
 8000e3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e3e:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <HAL_RCC_ClockConfig+0x1d0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fb50 	bl	80004e8 <HAL_InitTick>

  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40022000 	.word	0x40022000
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	08001134 	.word	0x08001134
 8000e60:	20000000 	.word	0x20000000
 8000e64:	20000004 	.word	0x20000004

08000e68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b087      	sub	sp, #28
 8000e6c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60fb      	str	r3, [r7, #12]
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	2300      	movs	r3, #0
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e82:	4b1e      	ldr	r3, [pc, #120]	@ (8000efc <HAL_RCC_GetSysClockFreq+0x94>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f003 030c 	and.w	r3, r3, #12
 8000e8e:	2b04      	cmp	r3, #4
 8000e90:	d002      	beq.n	8000e98 <HAL_RCC_GetSysClockFreq+0x30>
 8000e92:	2b08      	cmp	r3, #8
 8000e94:	d003      	beq.n	8000e9e <HAL_RCC_GetSysClockFreq+0x36>
 8000e96:	e027      	b.n	8000ee8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e98:	4b19      	ldr	r3, [pc, #100]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e9a:	613b      	str	r3, [r7, #16]
      break;
 8000e9c:	e027      	b.n	8000eee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	0c9b      	lsrs	r3, r3, #18
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	4a17      	ldr	r2, [pc, #92]	@ (8000f04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000ea8:	5cd3      	ldrb	r3, [r2, r3]
 8000eaa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d010      	beq.n	8000ed8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <HAL_RCC_GetSysClockFreq+0x94>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	0c5b      	lsrs	r3, r3, #17
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	4a11      	ldr	r2, [pc, #68]	@ (8000f08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000ec2:	5cd3      	ldrb	r3, [r2, r3]
 8000ec4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8000eca:	fb03 f202 	mul.w	r2, r3, r2
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	e004      	b.n	8000ee2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a0c      	ldr	r2, [pc, #48]	@ (8000f0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8000edc:	fb02 f303 	mul.w	r3, r2, r3
 8000ee0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	613b      	str	r3, [r7, #16]
      break;
 8000ee6:	e002      	b.n	8000eee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ee8:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0x98>)
 8000eea:	613b      	str	r3, [r7, #16]
      break;
 8000eec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000eee:	693b      	ldr	r3, [r7, #16]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	371c      	adds	r7, #28
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	40021000 	.word	0x40021000
 8000f00:	007a1200 	.word	0x007a1200
 8000f04:	0800114c 	.word	0x0800114c
 8000f08:	0800115c 	.word	0x0800115c
 8000f0c:	003d0900 	.word	0x003d0900

08000f10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f14:	4b02      	ldr	r3, [pc, #8]	@ (8000f20 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr
 8000f20:	20000000 	.word	0x20000000

08000f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f28:	f7ff fff2 	bl	8000f10 <HAL_RCC_GetHCLKFreq>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	0adb      	lsrs	r3, r3, #11
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	4903      	ldr	r1, [pc, #12]	@ (8000f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f3a:	5ccb      	ldrb	r3, [r1, r3]
 8000f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000
 8000f48:	08001144 	.word	0x08001144

08000f4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f54:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <RCC_Delay+0x34>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <RCC_Delay+0x38>)
 8000f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5e:	0a5b      	lsrs	r3, r3, #9
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	fb02 f303 	mul.w	r3, r2, r3
 8000f66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f68:	bf00      	nop
  }
  while (Delay --);
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	1e5a      	subs	r2, r3, #1
 8000f6e:	60fa      	str	r2, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1f9      	bne.n	8000f68 <RCC_Delay+0x1c>
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	3714      	adds	r7, #20
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	20000000 	.word	0x20000000
 8000f84:	10624dd3 	.word	0x10624dd3

08000f88 <memset>:
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4402      	add	r2, r0
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d100      	bne.n	8000f92 <memset+0xa>
 8000f90:	4770      	bx	lr
 8000f92:	f803 1b01 	strb.w	r1, [r3], #1
 8000f96:	e7f9      	b.n	8000f8c <memset+0x4>

08000f98 <__libc_init_array>:
 8000f98:	b570      	push	{r4, r5, r6, lr}
 8000f9a:	2600      	movs	r6, #0
 8000f9c:	4d0c      	ldr	r5, [pc, #48]	@ (8000fd0 <__libc_init_array+0x38>)
 8000f9e:	4c0d      	ldr	r4, [pc, #52]	@ (8000fd4 <__libc_init_array+0x3c>)
 8000fa0:	1b64      	subs	r4, r4, r5
 8000fa2:	10a4      	asrs	r4, r4, #2
 8000fa4:	42a6      	cmp	r6, r4
 8000fa6:	d109      	bne.n	8000fbc <__libc_init_array+0x24>
 8000fa8:	f000 f81a 	bl	8000fe0 <_init>
 8000fac:	2600      	movs	r6, #0
 8000fae:	4d0a      	ldr	r5, [pc, #40]	@ (8000fd8 <__libc_init_array+0x40>)
 8000fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000fdc <__libc_init_array+0x44>)
 8000fb2:	1b64      	subs	r4, r4, r5
 8000fb4:	10a4      	asrs	r4, r4, #2
 8000fb6:	42a6      	cmp	r6, r4
 8000fb8:	d105      	bne.n	8000fc6 <__libc_init_array+0x2e>
 8000fba:	bd70      	pop	{r4, r5, r6, pc}
 8000fbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fc0:	4798      	blx	r3
 8000fc2:	3601      	adds	r6, #1
 8000fc4:	e7ee      	b.n	8000fa4 <__libc_init_array+0xc>
 8000fc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fca:	4798      	blx	r3
 8000fcc:	3601      	adds	r6, #1
 8000fce:	e7f2      	b.n	8000fb6 <__libc_init_array+0x1e>
 8000fd0:	08001168 	.word	0x08001168
 8000fd4:	08001168 	.word	0x08001168
 8000fd8:	08001168 	.word	0x08001168
 8000fdc:	0800116c 	.word	0x0800116c

08000fe0 <_init>:
 8000fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fe2:	bf00      	nop
 8000fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fe6:	bc08      	pop	{r3}
 8000fe8:	469e      	mov	lr, r3
 8000fea:	4770      	bx	lr

08000fec <_fini>:
 8000fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fee:	bf00      	nop
 8000ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ff2:	bc08      	pop	{r3}
 8000ff4:	469e      	mov	lr, r3
 8000ff6:	4770      	bx	lr
