/** ==================================================================
 *  @file   mpu_cm1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MPU_CM1
 *
 *  @Filename:    mpu_cm1_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MPU_CM1_CRED_H
#define __MPU_CM1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MPU_CM1 of component MPU_CM1 mapped in MONICA at address 0x4A004300
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component MPU_CM1
     *
     */

    /* 
     *  List of bundle arrays for component MPU_CM1
     *
     */

    /* 
     *  List of bundles for component MPU_CM1
     *
     */

    /* 
     * List of registers for component MPU_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL
 *
 * @BRIEF        This register enables the MPU domain power state transition. 
 *               It controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               MPU domain towards 'target' domains. It is relevant only for 
 *               domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               MPU domain towards 'target' domains. It is relevant only for 
 *               domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP                         0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL
 *
 * @BRIEF        This register manages the MPU clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL                        0x20ul

    /* 
     * List of register bitfields for component MPU_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK   
 *
 * @BRIEF        This field indicates the state of the MPU_DPLL_CLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK BITFIELD(8, 8)
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the MPU clock domain. 
 *               For MONICA device, reset value of this bit-field is changed 
 *               to 0x3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL          BITFIELD(1, 0)
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__D2D_STATDEP   
 *
 * @BRIEF        Static dependency towards D2D clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__D2D_STATDEP        BITFIELD(18, 18)
#define MPU_CM1__CM_MPU_STATICDEP__D2D_STATDEP__POS   18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__CEFUSE_STATDEP   
 *
 * @BRIEF        Static dependency towards CEFUSE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__CEFUSE_STATDEP     BITFIELD(17, 17)
#define MPU_CM1__CM_MPU_STATICDEP__CEFUSE_STATDEP__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ALWONCORE_STATDEP   
 *
 * @BRIEF        Static dependency towards ALWONCORE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ALWONCORE_STATDEP  BITFIELD(16, 16)
#define MPU_CM1__CM_MPU_STATICDEP__ALWONCORE_STATDEP__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP   
 *
 * @BRIEF        Static dependency towards L4WKUP clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP     BITFIELD(15, 15)
#define MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP   
 *
 * @BRIEF        Static dependency towards L4SEC clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP      BITFIELD(14, 14)
#define MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP      BITFIELD(13, 13)
#define MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP   
 *
 * @BRIEF        Static dependency towards L4CFG clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP      BITFIELD(12, 12)
#define MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__SDMA_STATDEP   
 *
 * @BRIEF        Static dependency towards SDMA clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__SDMA_STATDEP       BITFIELD(11, 11)
#define MPU_CM1__CM_MPU_STATICDEP__SDMA_STATDEP__POS  11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP   
 *
 * @BRIEF        Static dependency towards GFX clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP        BITFIELD(10, 10)
#define MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP__POS   10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ISS_STATDEP   
 *
 * @BRIEF        Static dependency towards ISS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ISS_STATDEP        BITFIELD(9, 9)
#define MPU_CM1__CM_MPU_STATICDEP__ISS_STATDEP__POS   9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP   
 *
 * @BRIEF        Static dependency towards DSS clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP        BITFIELD(8, 8)
#define MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP   
 *
 * @BRIEF        Static dependency towards L3INIT clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP     BITFIELD(7, 7)
#define MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP       BITFIELD(6, 6)
#define MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP       BITFIELD(5, 5)
#define MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP      BITFIELD(4, 4)
#define MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP   
 *
 * @BRIEF        Static dependency towards ABE clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP        BITFIELD(3, 3)
#define MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP   
 *
 * @BRIEF        Static dependency towards IVAHD clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP      BITFIELD(2, 2)
#define MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP   
 *
 * @BRIEF        Static dependency towards TESLA clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP      BITFIELD(1, 1)
#define MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP   
 *
 * @BRIEF        Static dependency towards DUCATI clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP     BITFIELD(0, 0)
#define MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__WINDOWSIZE        BITFIELD(27, 24)
#define MPU_CM1__CM_MPU_DYNAMICDEP__WINDOWSIZE__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__L3_1_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_1 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__L3_1_DYNDEP       BITFIELD(5, 5)
#define MPU_CM1__CM_MPU_DYNAMICDEP__L3_1_DYNDEP__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__MEMIF_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards MEMIF clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__MEMIF_DYNDEP      BITFIELD(4, 4)
#define MPU_CM1__CM_MPU_DYNAMICDEP__MEMIF_DYNDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__ABE_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards ABE clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__ABE_DYNDEP        BITFIELD(3, 3)
#define MPU_CM1__CM_MPU_DYNAMICDEP__ABE_DYNDEP__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST           BITFIELD(18, 18)
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST__POS      18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST           BITFIELD(17, 16)
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__MODULEMODE       BITFIELD(1, 0)
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__MODULEMODE__POS  0

    /* 
     * List of register bitfields values for component MPU_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKACTIVITY_MPU_DPLL_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__D2D_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__D2D_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__CEFUSE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__CEFUSE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ALWONCORE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ALWONCORE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4WKUP_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4SEC_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L4CFG_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__SDMA_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__SDMA_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__GFX_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ISS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ISS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DSS_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3INIT_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__ABE_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__IVAHD_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__TESLA_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_STATICDEP__DUCATI_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__L3_1_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__L3_1_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__MEMIF_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__MEMIF_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_DYNAMICDEP__ABE_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_DYNAMICDEP__ABE_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST__FUNC     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__STBYST__STANDBY  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__FUNC     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__TRANS    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__IDLE     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__IDLEST__DISABLE  0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MPU_CM1__CM_MPU_MPU_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MPU_CM1__CM_MPU_MPU_CLKCTRL__MODULEMODE__AUTO 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MPU_CM1_CRED_H 
                                                            */
