Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 01 18:48:35 2018
| Host         : DESKTOP-AUP50F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file alarm_clock_timing_summary_routed.rpt -rpx alarm_clock_timing_summary_routed.rpx
| Design       : alarm_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: H_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: H_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: H_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: H_in1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M_in0[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in0[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in0[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in0[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: M_in1[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: M_in1[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M_in1[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: M_in1[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clk_1s_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.327        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.327        0.000                      0                   48        0.252        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 tmp_1s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.726%)  route 2.815ns (77.274%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[5]/Q
                         net (fo=3, routed)           0.835     6.377    tmp_1s[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  tmp_1s[25]_i_7/O
                         net (fo=1, routed)           0.573     7.074    tmp_1s[25]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.198 r  tmp_1s[25]_i_2/O
                         net (fo=25, routed)          1.407     8.606    tmp_1s[25]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.730 r  tmp_1s[4]_i_1/O
                         net (fo=1, routed)           0.000     8.730    tmp_1s[4]_i_1_n_0
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    tmp_1s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 tmp_1s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.738%)  route 2.813ns (77.262%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[5]/Q
                         net (fo=3, routed)           0.835     6.377    tmp_1s[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  tmp_1s[25]_i_7/O
                         net (fo=1, routed)           0.573     7.074    tmp_1s[25]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.198 r  tmp_1s[25]_i_2/O
                         net (fo=25, routed)          1.405     8.604    tmp_1s[25]_i_2_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.728 r  tmp_1s[3]_i_1/O
                         net (fo=1, routed)           0.000     8.728    tmp_1s[3]_i_1_n_0
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.029    15.055    tmp_1s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 tmp_1s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.828ns (23.814%)  route 2.649ns (76.186%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[5]/Q
                         net (fo=3, routed)           0.835     6.377    tmp_1s[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  tmp_1s[25]_i_7/O
                         net (fo=1, routed)           0.573     7.074    tmp_1s[25]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.198 r  tmp_1s[25]_i_2/O
                         net (fo=25, routed)          1.241     8.439    tmp_1s[25]_i_2_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  tmp_1s[7]_i_1/O
                         net (fo=1, routed)           0.000     8.563    tmp_1s[7]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[7]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)        0.031    15.082    tmp_1s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 tmp_1s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.828ns (24.132%)  route 2.603ns (75.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[5]/Q
                         net (fo=3, routed)           0.835     6.377    tmp_1s[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  tmp_1s[25]_i_7/O
                         net (fo=1, routed)           0.573     7.074    tmp_1s[25]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.198 r  tmp_1s[25]_i_2/O
                         net (fo=25, routed)          1.195     8.393    tmp_1s[25]_i_2_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.517 r  tmp_1s[12]_i_1/O
                         net (fo=1, routed)           0.000     8.517    tmp_1s[12]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  tmp_1s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  tmp_1s_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    tmp_1s_reg[12]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 tmp_1s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.828ns (24.126%)  route 2.604ns (75.874%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  tmp_1s_reg[8]/Q
                         net (fo=2, routed)           0.810     6.352    tmp_1s[8]
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.476 r  tmp_1s[25]_i_8/O
                         net (fo=1, routed)           0.405     6.882    tmp_1s[25]_i_8_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.006 r  tmp_1s[25]_i_3/O
                         net (fo=26, routed)          1.389     8.394    tmp_1s[25]_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.518 r  tmp_1s[1]_i_1/O
                         net (fo=1, routed)           0.000     8.518    tmp_1s[1]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  tmp_1s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  tmp_1s_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    tmp_1s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  6.539    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 tmp_1s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.828ns (24.353%)  route 2.572ns (75.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  tmp_1s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[5]/Q
                         net (fo=3, routed)           0.835     6.377    tmp_1s[5]
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  tmp_1s[25]_i_7/O
                         net (fo=1, routed)           0.573     7.074    tmp_1s[25]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.198 r  tmp_1s[25]_i_2/O
                         net (fo=25, routed)          1.164     8.362    tmp_1s[25]_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.486 r  tmp_1s[2]_i_1/O
                         net (fo=1, routed)           0.000     8.486    tmp_1s[2]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  tmp_1s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y43         FDCE                                         r  tmp_1s_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    tmp_1s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 tmp_1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.942ns (57.353%)  route 1.444ns (42.647%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  tmp_1s_reg[3]/Q
                         net (fo=3, routed)           0.642     6.185    tmp_1s[3]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.689 r  tmp_1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.689    tmp_1s_reg[4]_i_2_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  tmp_1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.806    tmp_1s_reg[8]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  tmp_1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.923    tmp_1s_reg[12]_i_2_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  tmp_1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    tmp_1s_reg[16]_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  tmp_1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    tmp_1s_reg[20]_i_2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.376 r  tmp_1s_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.802     8.177    data0[21]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.295     8.472 r  tmp_1s[21]_i_1/O
                         net (fo=1, routed)           0.000     8.472    tmp_1s[21]_i_1_n_0
    SLICE_X37Y48         FDCE                                         r  tmp_1s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  tmp_1s_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.029    15.056    tmp_1s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 tmp_1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1s_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  tmp_1s_reg[3]/Q
                         net (fo=3, routed)           0.957     6.499    tmp_1s[3]
    SLICE_X39Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  clk_1s_i_5/O
                         net (fo=1, routed)           0.786     7.409    clk_1s_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.533 r  clk_1s_i_2/O
                         net (fo=1, routed)           0.807     8.340    clk_1s_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.464 r  clk_1s_i_1/O
                         net (fo=1, routed)           0.000     8.464    clk_1s_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  clk_1s_reg/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    15.055    clk_1s_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 tmp_1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.851ns (56.141%)  route 1.446ns (43.859%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  tmp_1s_reg[3]/Q
                         net (fo=3, routed)           0.642     6.185    tmp_1s[3]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.689 r  tmp_1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.689    tmp_1s_reg[4]_i_2_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  tmp_1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.806    tmp_1s_reg[8]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  tmp_1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.923    tmp_1s_reg[12]_i_2_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  tmp_1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    tmp_1s_reg[16]_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.279 r  tmp_1s_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.804     8.082    data0[19]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.301     8.383 r  tmp_1s[19]_i_1/O
                         net (fo=1, routed)           0.000     8.383    tmp_1s[19]_i_1_n_0
    SLICE_X37Y47         FDCE                                         r  tmp_1s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  tmp_1s_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.031    15.058    tmp_1s_reg[19]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 tmp_1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_1s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.816ns (55.322%)  route 1.467ns (44.678%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  tmp_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  tmp_1s_reg[3]/Q
                         net (fo=3, routed)           0.642     6.185    tmp_1s[3]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.689 r  tmp_1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.689    tmp_1s_reg[4]_i_2_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.806 r  tmp_1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.806    tmp_1s_reg[8]_i_2_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.923 r  tmp_1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.923    tmp_1s_reg[12]_i_2_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.238 r  tmp_1s_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.824     8.062    data0[16]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.307     8.369 r  tmp_1s[16]_i_1/O
                         net (fo=1, routed)           0.000     8.369    tmp_1s[16]_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  tmp_1s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  tmp_1s_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    15.057    tmp_1s_reg[16]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    refresh_counter_reg_n_0_[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    refresh_counter_reg[0]_i_1_n_4
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.542    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.683    refresh_counter_reg_n_0_[15]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    refresh_counter_reg[12]_i_1_n_4
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.539    refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    refresh_counter_reg_n_0_[7]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    refresh_counter_reg[4]_i_1_n_4
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     1.541    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    refresh_counter_reg_n_0_[11]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    refresh_counter_reg[8]_i_1_n_4
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.105     1.541    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.679    refresh_counter_reg_n_0_[16]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.794 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.794    refresh_counter_reg[16]_i_1_n_7
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[16]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.538    refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.680    refresh_counter_reg_n_0_[12]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    refresh_counter_reg[12]_i_1_n_7
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.945    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.539    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.682    refresh_counter_reg_n_0_[4]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    refresh_counter_reg[4]_i_1_n_7
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     1.541    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.682    refresh_counter_reg_n_0_[8]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    refresh_counter_reg[8]_i_1_n_7
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.105     1.541    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.550     1.433    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  refresh_counter_reg[18]/Q
                         net (fo=1, routed)           0.109     1.684    refresh_counter_reg_n_0_[18]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.795 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.795    refresh_counter_reg[16]_i_1_n_5
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.944    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  refresh_counter_reg[18]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.538    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.688    refresh_counter_reg_n_0_[2]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    refresh_counter_reg[0]_i_1_n_5
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.542    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_1s_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22   refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22   refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24   refresh_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_1s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   tmp_1s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   tmp_1s_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   tmp_1s_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   tmp_1s_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   tmp_1s_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   tmp_1s_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   tmp_1s_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   tmp_1s_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   tmp_1s_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y22   refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   refresh_counter_reg[15]/C



