<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/SchedulerRegistry.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SchedulerRegistry.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SchedulerRegistry_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/SchedulerRegistry.h -------------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the implementation for instruction scheduler function</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// pass registry (RegisterScheduler).</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// RegisterScheduler class - Track the registration of instruction schedulers.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>ScheduleDAGSDNodes;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>SelectionDAGISel;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html">   31</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>&lt;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;          ScheduleDAGSDNodes *(*)(SelectionDAGISel *, CodeGenOpt::Level)&gt; {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">FunctionPassCtor</a> = <a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *(*)(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>*,</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">   36</a></span>&#160;                                                   <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#ac631c78e715470b5dc24f873d2829a9b">   38</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry&lt;FunctionPassCtor&gt;</a> <a class="code" href="classllvm_1_1RegisterScheduler.html#ac631c78e715470b5dc24f873d2829a9b">Registry</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">   40</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">RegisterScheduler</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="code" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">FunctionPassCtor</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      : <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(N, D, C) {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aa80421e945cdea892c18b93e9d3cc94d">Add</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  }</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">   44</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">~RegisterScheduler</a>() { Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a8421b496f7df3a3b9a79fb5a470f79ff">Remove</a>(<span class="keyword">this</span>); }</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Accessors.</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a5e83f52c61436e28ee45f118b33abb6c">   48</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *<a class="code" href="classllvm_1_1RegisterScheduler.html#a5e83f52c61436e28ee45f118b33abb6c">getNext</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *)<a class="code" href="classllvm_1_1MachinePassRegistryNode.html#a53309e1db826f6290feff0a7b7d7eb7b">MachinePassRegistryNode::getNext</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">   52</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *<a class="code" href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">getList</a>() {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *)Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#ad374e99d5ef39e6d4c851d15a3b763a0">getList</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a945757e1ca1efe9fe46628e4efe97f41">   56</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a945757e1ca1efe9fe46628e4efe97f41">setListener</a>(<a class="code" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener&lt;FunctionPassCtor&gt;</a> *L) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aa104d6a0f818d3c7e11e75454b48e0da">setListener</a>(L);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// createBURRListDAGScheduler - This creates a bottom up register usage</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// reduction list scheduler.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">createBURRListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                               <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// createBURRListDAGScheduler - This creates a bottom up list scheduler that</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/// schedules nodes in source code order when possible.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">createSourceListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                                 <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// createHybridListDAGScheduler - This creates a bottom up register pressure</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/// aware list scheduler that make use of latency information to avoid stalls</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// for long latency instructions in low register pressure mode. In high</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// register pressure mode it schedules to reduce register pressure.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">createHybridListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                                 <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/// createILPListDAGScheduler - This creates a bottom up register pressure</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// aware list scheduler that tries to increase instruction level parallelism</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// in low register pressure mode. In high register pressure mode it schedules</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// to reduce register pressure.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">createILPListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                              <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// createFastDAGScheduler - This creates a &quot;fast&quot; scheduler.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">createFastDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// createVLIWDAGScheduler - Scheduler for VLIW targets. This creates top down</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/// DFA driven list scheduler with clustering heuristic to control</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/// register pressure.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">createVLIWDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// createDefaultScheduler - This creates an instruction scheduler appropriate</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// for the target.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">createDefaultScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// createDAGLinearizer - This creates a &quot;no-scheduling&quot; scheduler which</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// linearize the DAG using topological order.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">createDAGLinearizer</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                        <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a15382ff57fe459b11d1c08073177622c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">llvm::RegisterScheduler::~RegisterScheduler</a></div><div class="ttdeci">~RegisterScheduler()</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00044">SchedulerRegistry.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a8421b496f7df3a3b9a79fb5a470f79ff"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a8421b496f7df3a3b9a79fb5a470f79ff">llvm::MachinePassRegistry::Remove</a></div><div class="ttdeci">void Remove(MachinePassRegistryNode&lt; PassCtorTy &gt; *Node)</div><div class="ttdoc">Remove - Removes a function pass from the registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00116">MachinePassRegistry.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a5e83f52c61436e28ee45f118b33abb6c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a5e83f52c61436e28ee45f118b33abb6c">llvm::RegisterScheduler::getNext</a></div><div class="ttdeci">RegisterScheduler * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00048">SchedulerRegistry.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7f41e2e8ed194f5bd2345522469a4bf"><div class="ttname"><a href="namespacellvm.html#ae7f41e2e8ed194f5bd2345522469a4bf">llvm::createHybridListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createHybridListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdoc">createHybridListDAGScheduler - This creates a bottom up register pressure aware list scheduler that m...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03160">ScheduleDAGRRList.cpp:3160</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a9838c18792eca0bead6ca83c21b6231c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">llvm::RegisterScheduler::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGSDNodes *(*)(SelectionDAGISel *, CodeGenOpt::Level) FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00036">SchedulerRegistry.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_aa896a0f8a4e3c9084fd9bd98577ef34b"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">llvm::RegisterScheduler::RegisterScheduler</a></div><div class="ttdeci">RegisterScheduler(const char *N, const char *D, FunctionPassCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00040">SchedulerRegistry.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aa104d6a0f818d3c7e11e75454b48e0da"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aa104d6a0f818d3c7e11e75454b48e0da">llvm::MachinePassRegistry::setListener</a></div><div class="ttdeci">void setListener(MachinePassRegistryListener&lt; PassCtorTy &gt; *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00102">MachinePassRegistry.h:102</a></div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a3fefd2387b35e834be66f8119254b588"><div class="ttname"><a href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">llvm::createDAGLinearizer</a></div><div class="ttdeci">ScheduleDAGSDNodes * createDAGLinearizer(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createDAGLinearizer - This creates a &quot;no-scheduling&quot; scheduler which linearize the DAG using topologi...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGFast_8cpp_source.html#l00802">ScheduleDAGFast.cpp:802</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="namespacellvm_html_abdf93a952130e8e5292b85660995aad1"><div class="ttname"><a href="namespacellvm.html#abdf93a952130e8e5292b85660995aad1">llvm::createBURRListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createBURRListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createBURRListDAGScheduler - This creates a bottom up register usage reduction list scheduler...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03132">ScheduleDAGRRList.cpp:3132</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry&lt; FunctionPassCtor &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_ac631c78e715470b5dc24f873d2829a9b"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#ac631c78e715470b5dc24f873d2829a9b">llvm::RegisterScheduler::Registry</a></div><div class="ttdeci">static MachinePassRegistry&lt; FunctionPassCtor &gt; Registry</div><div class="ttdoc">RegisterScheduler class - Track the registration of instruction schedulers. </div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00038">SchedulerRegistry.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGSDNodes_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html">llvm::ScheduleDAGSDNodes</a></div><div class="ttdoc">ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00046">ScheduleDAGSDNodes.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_ac4bf48adb22d4bb44adff9014d0991c9"><div class="ttname"><a href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">llvm::createVLIWDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createVLIWDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createVLIWDAGScheduler - Scheduler for VLIW targets. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGVLIW_8cpp_source.html#l00274">ScheduleDAGVLIW.cpp:274</a></div></div>
<div class="ttc" id="namespacellvm_html_a84ca2cbce84944d7c7436be1e81fdc1e"><div class="ttname"><a href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">llvm::createDefaultScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createDefaultScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createDefaultScheduler - This creates an instruction scheduler appropriate for the target...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00252">SelectionDAGISel.cpp:252</a></div></div>
<div class="ttc" id="namespacellvm_html_aff5a49a96ec45df2442fc779d5ee06ed"><div class="ttname"><a href="namespacellvm.html#aff5a49a96ec45df2442fc779d5ee06ed">llvm::createILPListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createILPListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdoc">createILPListDAGScheduler - This creates a bottom up register pressure aware list scheduler that trie...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03176">ScheduleDAGRRList.cpp:3176</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a92057c04fb62ff768231d099ebaebaf7"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">llvm::RegisterScheduler::getList</a></div><div class="ttdeci">static RegisterScheduler * getList()</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00052">SchedulerRegistry.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aa80421e945cdea892c18b93e9d3cc94d"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aa80421e945cdea892c18b93e9d3cc94d">llvm::MachinePassRegistry::Add</a></div><div class="ttdeci">void Add(MachinePassRegistryNode&lt; PassCtorTy &gt; *Node)</div><div class="ttdoc">Add - Adds a function pass to the registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00106">MachinePassRegistry.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_ad374e99d5ef39e6d4c851d15a3b763a0"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#ad374e99d5ef39e6d4c851d15a3b763a0">llvm::MachinePassRegistry::getList</a></div><div class="ttdeci">MachinePassRegistryNode&lt; PassCtorTy &gt; * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00086">MachinePassRegistry.h:86</a></div></div>
<div class="ttc" id="namespacellvm_html_aac3210c58b24a226ba3340bc65201c6e"><div class="ttname"><a href="namespacellvm.html#aac3210c58b24a226ba3340bc65201c6e">llvm::createSourceListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createSourceListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createBURRListDAGScheduler - This creates a bottom up list scheduler that schedules nodes in source c...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03146">ScheduleDAGRRList.cpp:3146</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdoc">SelectionDAGISel - This is the common base class used for SelectionDAG-based pattern-matching instruc...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00047">SelectionDAGISel.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html">llvm::RegisterScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00031">SchedulerRegistry.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener&lt; FunctionPassCtor &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a945757e1ca1efe9fe46628e4efe97f41"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a945757e1ca1efe9fe46628e4efe97f41">llvm::RegisterScheduler::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener&lt; FunctionPassCtor &gt; *L)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00056">SchedulerRegistry.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html_a53309e1db826f6290feff0a7b7d7eb7b"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a53309e1db826f6290feff0a7b7d7eb7b">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00060">MachinePassRegistry.h:60</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdoc">MachinePassRegistryNode - Machine pass node stored in registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00048">MachinePassRegistry.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_a7eb2ed900a1862a7b7fb2cb0699c6268"><div class="ttname"><a href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">llvm::createFastDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createFastDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createFastDAGScheduler - This creates a &quot;fast&quot; scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGFast_8cpp_source.html#l00797">ScheduleDAGFast.cpp:797</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
