{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.657987",
   "Default View_TopLeft":"2192,646",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_SFP0RXN -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_SFP0TXP -pg 1 -lvl 8 -x 4240 -y 1460 -defaultsOSRD
preplace port port-id_SFP_CLK_P -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port port-id_SFP_CLK_N -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace port port-id_SFP0TXN -pg 1 -lvl 8 -x 4240 -y 1480 -defaultsOSRD
preplace port port-id_SFP0RXP -pg 1 -lvl 0 -x 0 -y 1200 -defaultsOSRD
preplace port port-id_BASECLK -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 8 -x 4240 -y 590 -defaultsOSRD
preplace inst u_led_inst_0 -pg 1 -lvl 3 -x 750 -y 570 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 1020 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 3820 -y 80 -defaultsOSRD
preplace inst native_to_axi_lite_v_0 -pg 1 -lvl 5 -x 3460 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 6 -x 3820 -y 220 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 4090 -y 210 -defaultsOSRD
preplace inst fakernet -pg 1 -lvl 4 -x 1280 -y 760 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 370 -y 630 -defaultsOSRD
preplace inst rst_clk_wiz_0_125M -pg 1 -lvl 3 -x 750 -y 820 -defaultsOSRD
preplace inst vio_1 -pg 1 -lvl 2 -x 370 -y 800 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 370 -y 160 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 370 -y 530 -defaultsOSRD
preplace inst LED_REG_READ_SEPARAT_0 -pg 1 -lvl 4 -x 1280 -y 140 -defaultsOSRD
preplace inst LED_REG_READ_SEPARAT_1 -pg 1 -lvl 4 -x 1280 -y 340 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 3460 -y 200 -defaultsOSRD
preplace inst fakernet|mii_initializer_0 -pg 1 -lvl 2 -x 1590 -y 1440 -defaultsOSRD
preplace inst fakernet|if_gate -pg 1 -lvl 3 -x 1860 -y 1400 -defaultsOSRD
preplace inst fakernet|if_gate1 -pg 1 -lvl 3 -x 1860 -y 1550 -defaultsOSRD
preplace inst fakernet|data_gen_user_0 -pg 1 -lvl 4 -x 2240 -y 1140 -defaultsOSRD
preplace inst fakernet|xlconstant_0 -pg 1 -lvl 1 -x 1300 -y 1460 -defaultsOSRD
preplace inst fakernet|xlconstant_1 -pg 1 -lvl 4 -x 2240 -y 860 -defaultsOSRD
preplace inst fakernet|xlconstant_2 -pg 1 -lvl 3 -x 1860 -y 1240 -defaultsOSRD
preplace inst fakernet|xlconstant_3 -pg 1 -lvl 3 -x 1860 -y 1690 -defaultsOSRD
preplace inst fakernet|RESET_INST_0 -pg 1 -lvl 1 -x 1300 -y 1600 -defaultsOSRD
preplace inst fakernet|gig_ethernet_pcs_pma_0 -pg 1 -lvl 4 -x 2240 -y 1550 -defaultsOSRD
preplace inst fakernet|fakernet_top_0 -pg 1 -lvl 5 -x 2730 -y 960 -defaultsOSRD
preplace netloc CLK_0_1 1 0 1 NJ 1020
preplace netloc LED_REG_READ_SEPARAT_0_LED_REG 1 2 3 550 50 NJ 50 3180
preplace netloc LED_REG_READ_SEPARAT_0_m00_axi_txn_done 1 1 4 220 40 NJ 40 NJ 40 3190
preplace netloc LED_REG_READ_SEPARAT_1_LED_REG 1 2 3 560 240 NJ 240 3180
preplace netloc LED_REG_READ_SEPARAT_1_m00_axi_txn_done 1 1 4 220 230 NJ 230 NJ 230 3190
preplace netloc clk_in_0_1 1 1 5 220 470 520 720 950 430 3230 350 3680
preplace netloc clk_wiz_0_clk_out3 1 1 3 NJ 1020 NJ 1020 940
preplace netloc clk_wiz_0_clk_out4 1 1 3 NJ 1040 NJ 1040 930
preplace netloc fakernet_regacc_addr_o 1 4 1 3220 410n
preplace netloc fakernet_regacc_data_wr_o 1 4 1 3240 430n
preplace netloc fakernet_regacc_read_o 1 4 1 3260 470n
preplace netloc fakernet_regacc_write_o 1 4 1 3250 450n
preplace netloc fakernet_txn_0 1 4 4 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc fakernet_txp_0 1 4 4 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc gtrefclk_n_0_1 1 0 4 NJ 1160 NJ 1160 NJ 1160 NJ
preplace netloc gtrefclk_p_0_1 1 0 4 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc native_to_axi_lite_v_0_regacc_data_rd 1 3 3 980 610 NJ 610 3680
preplace netloc native_to_axi_lite_v_0_regacc_done 1 2 4 570 710 970 600 NJ 600 3660
preplace netloc reset_rtl_0_1 1 2 1 NJ 800
preplace netloc rst_clk_wiz_0_125M_peripheral_aresetn 1 3 3 960 250 3210 50 3660
preplace netloc rxn_0_1 1 0 4 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc rxp_0_1 1 0 4 NJ 1200 NJ 1200 NJ 1200 NJ
preplace netloc u_led_inst_0_INIT_AXI_TXN 1 3 1 930 120n
preplace netloc u_led_inst_0_INIT_AXI_TXN_SUB 1 3 1 980 320n
preplace netloc u_led_inst_0_LED 1 3 5 NJ 590 NJ 590 NJ 590 NJ 590 NJ
preplace netloc util_vector_logic_0_Res 1 2 1 540 160n
preplace netloc vio_0_probe_out0 1 2 2 530 1600 NJ
preplace netloc xlconstant_0_dout 1 2 1 NJ 530
preplace netloc LED_REG_READ_SEPARAT_0_m00_axi 1 4 1 N 110
preplace netloc LED_REG_READ_SEPARAT_1_m00_axi 1 4 1 3200 130n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 3960 80n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 6 1 N 220
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 N 200
preplace netloc native_to_axi_lite_v_0_m00_axi 1 5 1 3670 60n
preplace netloc fakernet|RESET_INST_0_sfp_reset_pulse 1 1 3 1460 1750 NJ 1750 2020J
preplace netloc fakernet|clk25_in_0_1 1 0 5 1160J 1030 NJ 1030 NJ 1030 NJ 1030 2440J
preplace netloc fakernet|clk_in_0_1 1 0 5 1150 1520 1440 1110 NJ 1110 2020 700 NJ
preplace netloc fakernet|data_gen_user_0_event_commit 1 4 1 N 1180
preplace netloc fakernet|data_gen_user_0_event_commit_len 1 4 1 N 1160
preplace netloc fakernet|data_gen_user_0_event_offset 1 4 1 N 1120
preplace netloc fakernet|data_gen_user_0_event_word 1 4 1 N 1100
preplace netloc fakernet|data_gen_user_0_event_write 1 4 1 N 1140
preplace netloc fakernet|fakernet_top_0_eth_mdc 1 2 4 1750 1300 NJ 1300 NJ 1300 3000
preplace netloc fakernet|fakernet_top_0_eth_mdio_out 1 2 4 1760 1310 NJ 1310 NJ 1310 2990
preplace netloc fakernet|fakernet_top_0_eth_tx_en 1 3 3 2040 1770 NJ 1770 2970
preplace netloc fakernet|fakernet_top_0_eth_txd 1 3 3 2040 1330 2440J 1490 2980
preplace netloc fakernet|fakernet_top_0_regacc_read_o 1 5 1 N 1200
preplace netloc fakernet|fakernet_top_0_regacc_write_o 1 5 1 N 1180
preplace netloc fakernet|fakernet_top_0_user_data_free 1 3 3 2040 1290 NJ 1290 2960
preplace netloc fakernet|fakernet_top_0_user_data_reset 1 3 3 2030 1040 2440J 1280 2950
preplace netloc fakernet|gig_ethernet_pcs_pma_0_gmii_rx_clk 1 3 2 2030 1320 2450
preplace netloc fakernet|gig_ethernet_pcs_pma_0_gmii_rx_dv 1 4 1 2500 840n
preplace netloc fakernet|gig_ethernet_pcs_pma_0_gmii_rxd 1 4 1 2490 800n
preplace netloc fakernet|gig_ethernet_pcs_pma_0_mdio_o 1 4 1 2480 760n
preplace netloc fakernet|gig_ethernet_pcs_pma_0_resetdone_out 1 0 5 1160 1780 NJ 1780 NJ 1780 NJ 1780 2470
preplace netloc fakernet|gig_ethernet_pcs_pma_0_txn 1 4 2 N 1480 NJ
preplace netloc fakernet|gig_ethernet_pcs_pma_0_txp 1 4 2 N 1460 NJ
preplace netloc fakernet|gtrefclk_n_0_1 1 0 4 NJ 1160 NJ 1160 NJ 1160 1980
preplace netloc fakernet|gtrefclk_p_0_1 1 0 4 NJ 1140 NJ 1140 NJ 1140 2020
preplace netloc fakernet|if_gate1_Res 1 3 1 1960 1550n
preplace netloc fakernet|if_gate_Res 1 3 1 1970 1400n
preplace netloc fakernet|independent_clock_0_1 1 0 4 NJ 1180 NJ 1180 NJ 1180 2000
preplace netloc fakernet|mii_initializer_0_COMPLETE 1 2 1 1740 1380n
preplace netloc fakernet|mii_initializer_0_MDC 1 2 1 N 1420
preplace netloc fakernet|mii_initializer_0_MDIO_OUT 1 2 1 1720 1440n
preplace netloc fakernet|regacc_data_rd_i_1 1 0 5 1150J 1020 NJ 1020 NJ 1020 NJ 1020 2460J
preplace netloc fakernet|regacc_done_i_1 1 0 5 NJ 1010 NJ 1010 NJ 1010 NJ 1010 2470
preplace netloc fakernet|reset_vio_0_1 1 0 1 N 1600
preplace netloc fakernet|rxn_0_1 1 0 4 NJ 1120 NJ 1120 NJ 1120 2010
preplace netloc fakernet|rxp_0_1 1 0 4 NJ 1200 NJ 1200 1730J 1470 N
preplace netloc fakernet|xlconstant_0_dout 1 1 3 1450 1630 NJ 1630 NJ
preplace netloc fakernet|xlconstant_1_dout 1 4 1 2510 860n
preplace netloc fakernet|xlconstant_2_dout 1 3 2 1990 740 NJ
preplace netloc fakernet|xlconstant_3_dout 1 3 1 1960J 1650n
preplace netloc fakernet|fakernet_top_0_regacc_addr_o 1 5 1 N 1140
preplace netloc fakernet|fakernet_top_0_regacc_data_wr_o 1 5 1 3010 1120n
levelinfo -pg 1 0 120 370 750 1280 3460 3820 4090 4240
levelinfo -hier fakernet * 1300 1590 1860 2240 2730 *
pagesize -pg 1 -db -bbox -sgen -130 0 4360 1810
pagesize -hier fakernet -db -bbox -sgen 1120 640 3040 1790
"
}
{
   "da_axi4_cnt":"14",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"5"
}
