

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri Feb 22 08:55:07 2019

* Version:        2019.1.0 (Build 2455522 on Wed Feb 20 04:08:51 MST 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     7.061|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Border_L  |    ?|    ?|         5|          1|          1|     ?|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    636|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|     166|     49|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        0|      -|     887|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      4|    1053|   1006|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_32ns_32ns_64_3_1_U47  |filter11x11_strm_mul_32ns_32ns_64_3_1  |        0|      4|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |Total                                      |                                       |        0|      4|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |borderbuf_U  |Loop_Border_proc_borderbuf  |        4|  0|   0|    0|  1910|   32|     1|        61120|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                            |        4|  0|   0|    0|  1910|   32|     1|        61120|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln204_1_fu_257_p2             |     +    |      0|  0|  13|          11|           1|
    |add_ln204_fu_251_p2               |     +    |      0|  0|  71|          64|           1|
    |add_ln208_fu_199_p2               |     +    |      0|  0|  39|          32|           4|
    |add_ln218_fu_189_p2               |     +    |      0|  0|  39|          32|           5|
    |add_ln225_fu_194_p2               |     +    |      0|  0|  39|          32|           4|
    |add_ln228_fu_393_p2               |     +    |      0|  0|  13|          11|           4|
    |j_fu_339_p2                       |     +    |      0|  0|  13|          11|           1|
    |and_ln208_1_fu_292_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln208_fu_225_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln225_fu_420_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state6     |    and   |      0|  0|   2|           1|           1|
    |dst_V_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |dst_V_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |dst_V_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln204_fu_246_p2              |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln205_fu_241_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln208_1_fu_214_p2            |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln208_2_fu_220_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln208_3_fu_275_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln208_4_fu_281_p2            |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln208_5_fu_287_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln208_fu_208_p2              |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln211_fu_324_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln215_fu_363_p2              |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln218_fu_329_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln223_fu_409_p2              |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln225_fu_334_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln208_1_fu_298_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln208_fu_231_p2                |    or    |      0|  0|   2|           1|           1|
    |l_edge_pix_fu_376_p3              |  select  |      0|  0|  32|           1|          32|
    |pix_out_10_fu_433_p3              |  select  |      0|  0|  32|           1|          32|
    |pix_out_8_fu_425_p3               |  select  |      0|  0|  32|           1|          32|
    |select_ln204_1_fu_304_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln204_2_fu_316_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln204_fu_267_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln215_fu_368_p3            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln223_fu_414_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 636|         542|         459|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |dst_V_1_data_out         |   9|          2|   32|         64|
    |dst_V_1_state            |  15|          3|    2|          6|
    |dst_V_TDATA_blk_n        |   9|          2|    1|          2|
    |height_blk_n             |   9|          2|    1|          2|
    |i6_0_i_i_i_reg_155       |   9|          2|   11|         22|
    |indvar_flatten_reg_144   |   9|          2|   64|        128|
    |j_0_i_i_i_reg_166        |   9|          2|   11|         22|
    |vconv_V_blk_n            |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n     |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         34|  129|        265|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln208_reg_501                 |  32|   0|   32|          0|
    |add_ln218_reg_491                 |  32|   0|   32|          0|
    |add_ln225_reg_496                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |bound_reg_507                     |  64|   0|   64|          0|
    |dst_V_1_payload_A                 |  32|   0|   32|          0|
    |dst_V_1_payload_B                 |  32|   0|   32|          0|
    |dst_V_1_sel_rd                    |   1|   0|    1|          0|
    |dst_V_1_sel_wr                    |   1|   0|    1|          0|
    |dst_V_1_state                     |   2|   0|    2|          0|
    |height_read_reg_470               |  32|   0|   32|          0|
    |i6_0_i_i_i_reg_155                |  11|   0|   11|          0|
    |icmp_ln204_reg_512                |   1|   0|    1|          0|
    |icmp_ln211_reg_538                |   1|   0|    1|          0|
    |icmp_ln218_reg_542                |   1|   0|    1|          0|
    |icmp_ln218_reg_542_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln225_reg_547                |   1|   0|    1|          0|
    |indvar_flatten_reg_144            |  64|   0|   64|          0|
    |j_0_i_i_i_reg_166                 |  11|   0|   11|          0|
    |pix_out_1_fu_82                   |  32|   0|   32|          0|
    |pix_out_fu_78                     |  32|   0|   32|          0|
    |r_edge_pix_fu_74                  |  32|   0|   32|          0|
    |select_ln204_1_reg_529            |   1|   0|    1|          0|
    |select_ln204_reg_521              |  11|   0|   11|          0|
    |tmp_reg_557                       |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_476       |  32|   0|   32|          0|
    |width_read_reg_462                |  32|   0|   32|          0|
    |icmp_ln204_reg_512                |  64|  32|    1|          0|
    |icmp_ln211_reg_538                |  64|  32|    1|          0|
    |icmp_ln225_reg_547                |  64|  32|    1|          0|
    |select_ln204_1_reg_529            |  64|  32|    1|          0|
    |select_ln204_reg_521              |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 887| 160|  582|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Loop_Border_proc | return value |
|width_dout              |  in |   32|   ap_fifo  |       width      |    pointer   |
|width_empty_n           |  in |    1|   ap_fifo  |       width      |    pointer   |
|width_read              | out |    1|   ap_fifo  |       width      |    pointer   |
|height_dout             |  in |   32|   ap_fifo  |      height      |    pointer   |
|height_empty_n          |  in |    1|   ap_fifo  |      height      |    pointer   |
|height_read             | out |    1|   ap_fifo  |      height      |    pointer   |
|dst_V_TDATA             | out |   32|    axis    |       dst_V      |    pointer   |
|dst_V_TVALID            | out |    1|    axis    |       dst_V      |    pointer   |
|dst_V_TREADY            |  in |    1|    axis    |       dst_V      |    pointer   |
|vconv_xlim_loc_dout     |  in |   32|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_xlim_loc_empty_n  |  in |    1|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_xlim_loc_read     | out |    1|   ap_fifo  |  vconv_xlim_loc  |    pointer   |
|vconv_V_dout            |  in |   32|   ap_fifo  |      vconv_V     |    pointer   |
|vconv_V_empty_n         |  in |    1|   ap_fifo  |      vconv_V     |    pointer   |
|vconv_V_read            | out |    1|   ap_fifo  |      vconv_V     |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

