<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dff_risingedge.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="example_FDCPE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="example_FDCPE.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="example_FDCPE.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="example_FDCPE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_FDCPE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="example_FDCPE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="example_FDCPE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="example_FDCPE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="example_FDCPE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="example_FDCPE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="example_FDCPE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_FDCPE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="example_FDCPE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="example_FDCPE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="example_FDCPE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="example_FDCPE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="example_FDCPE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="example_FDCPE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="example_FDCPE.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="example_FDCPE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="example_FDCPE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_FDCPE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="example_FDCPE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_FDCPE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_FDCPE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_FDCPE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="example_FDCPE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_FDCPE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_FDCPE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="example_FDCPE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="example_FDCPE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_FDCPE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_FDCPE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="example_FDCPE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="example_FDCPE_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_FDCPE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_FDCPE_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="example_fdcpe.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="example_fdcpe.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="example_fdcpe.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1373355410" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1373355410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373356308" xil_pn:in_ck="4774924130197" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1373356308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1373355410" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1325430084567600880" xil_pn:start_ts="1373355410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355410" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3899783558854655214" xil_pn:start_ts="1373355410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355410" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4413043023359035826" xil_pn:start_ts="1373355410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373356308" xil_pn:in_ck="4774924130197" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1373356308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1373356309" xil_pn:in_ck="4774924130197" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="4515150586865240459" xil_pn:start_ts="1373356308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="example_FDCPE.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1227905612740764398" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4413043023359035826" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1325430084567600880" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373355239" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6627972290476114712" xil_pn:start_ts="1373355239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373356180" xil_pn:in_ck="4774924130197" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6112332173002971297" xil_pn:start_ts="1373356174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.lso"/>
      <outfile xil_pn:name="example_FDCPE.ngc"/>
      <outfile xil_pn:name="example_FDCPE.ngr"/>
      <outfile xil_pn:name="example_FDCPE.prj"/>
      <outfile xil_pn:name="example_FDCPE.stx"/>
      <outfile xil_pn:name="example_FDCPE.syr"/>
      <outfile xil_pn:name="example_FDCPE.xst"/>
      <outfile xil_pn:name="example_FDCPE_vhdl.prj"/>
      <outfile xil_pn:name="example_FDCPE_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1373370962" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="641076435927994181" xil_pn:start_ts="1373370962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1373370971" xil_pn:in_ck="5302185053372135283" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1699510145518887141" xil_pn:start_ts="1373370962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.bld"/>
      <outfile xil_pn:name="example_FDCPE.ngd"/>
      <outfile xil_pn:name="example_FDCPE_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1373370979" xil_pn:in_ck="5302185053372135284" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1697458369411087007" xil_pn:start_ts="1373370971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.pcf"/>
      <outfile xil_pn:name="example_FDCPE_map.map"/>
      <outfile xil_pn:name="example_FDCPE_map.mrp"/>
      <outfile xil_pn:name="example_FDCPE_map.ncd"/>
      <outfile xil_pn:name="example_FDCPE_map.ngm"/>
      <outfile xil_pn:name="example_FDCPE_map.xrpt"/>
      <outfile xil_pn:name="example_FDCPE_summary.xml"/>
      <outfile xil_pn:name="example_FDCPE_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1373370991" xil_pn:in_ck="-5945211299436879731" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1373370979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.ncd"/>
      <outfile xil_pn:name="example_FDCPE.pad"/>
      <outfile xil_pn:name="example_FDCPE.par"/>
      <outfile xil_pn:name="example_FDCPE.ptwx"/>
      <outfile xil_pn:name="example_FDCPE.unroutes"/>
      <outfile xil_pn:name="example_FDCPE.xpi"/>
      <outfile xil_pn:name="example_FDCPE_pad.csv"/>
      <outfile xil_pn:name="example_FDCPE_pad.txt"/>
      <outfile xil_pn:name="example_FDCPE_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1373371007" xil_pn:in_ck="5302185053372135152" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1373370991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.ut"/>
      <outfile xil_pn:name="example_fdcpe.bgn"/>
      <outfile xil_pn:name="example_fdcpe.bit"/>
      <outfile xil_pn:name="example_fdcpe.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1373370991" xil_pn:in_ck="5302185053372135152" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1373370988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="example_FDCPE.twr"/>
      <outfile xil_pn:name="example_FDCPE.twx"/>
    </transform>
  </transforms>

</generated_project>
