// Seed: 1345157164
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2
);
  wire id_4;
  always @(id_1 or id_2);
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    output tri0 id_13,
    output wor id_14,
    output wire id_15,
    input uwire id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wire id_20
);
  tri  id_22;
  wire id_23;
  module_0(
      id_20, id_10, id_19
  );
  assign id_22 = id_1;
  and (
      id_13,
      id_20,
      id_3,
      id_5,
      id_23,
      id_9,
      id_10,
      id_8,
      id_2,
      id_16,
      id_22,
      id_6,
      id_1,
      id_18,
      id_17,
      id_0
  );
endmodule
