# -*- mode: snippet -*-
# name: qpp-Signed-Adder
# key: qpp-Adders-Signed-Adder
# group: qpp Adders
# --
// Signed Adder
-- Quartus Prime VHDL Template
-- Signed Adder

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity signed_adder is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port
	(
		a	   : in signed	((DATA_WIDTH-1) downto 0);
		b	   : in signed	((DATA_WIDTH-1) downto 0);
		result : out signed ((DATA_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of signed_adder is
begin

	result <= a + b;

end rtl;
