0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sim_1/new/DAC_test.v,1595997774,verilog,,,,DAC_test,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v,1595764584,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,Sin_Rom,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1595764786,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v,,clk_wiz_0,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1595764785,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v,1595764360,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v,,Clk_Division,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v,1596027906,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v,,digital_modulation,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v,1596027827,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v,,DDS_Addr_Generator,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v,1596027867,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/key.v,,Driver_DAC,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/key.v,1596027794,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v,,key,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v,1596116471,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/trans_coding.v,,m_ser,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/trans_coding.v,1595905403,verilog,,C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sim_1/new/DAC_test.v,,trans_coding,,,../../../../Digital_modulation.srcs/sources_1/ip/clk_wiz_0,,,,,
