
import Base::*;
import InsDefs::*;
import Asm::*;
import Emulation::*;

import AbstractSim::*;
import Insmap::*;
import ExecDefs::*;
import Queues::*;


module RegularSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET, pE0 = EMPTY_UOP_PACKET, pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E, pE0_E, pD0_E, pD1_E;
    UopPacket stage0, stage0_E;

    //assign stage0 = pE0;
    assign stage0_E = pE0_E;

    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);
        pE0 <= performRegularE0(tickP(p1));
        pD0 <= tickP(pE0);
        pD1 <= tickP(pD0);
    end

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    assign pE0_E = effP(pE0);
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];
    
    assign image_E = '{
        -2: p0_E,
        -1: p1_E,
        0: pE0_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };

endmodule




module MultiplierSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET, pE0 = EMPTY_UOP_PACKET, pE1 = EMPTY_UOP_PACKET, pE2 = EMPTY_UOP_PACKET, pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E, pE0_E, pE1_E, pE2_E, pD0_E, pD1_E;
    UopPacket stage0, stage0_E;

    //assign stage0 = pE0;
    assign stage0_E = pE2_E;

    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);
        pE0 <= performRegularE0(tickP(p1));
        pE1 <= (tickP(pE0));
        pE2 <= (tickP(pE1));
        pD0 <= tickP(pE2);
        pD1 <= tickP(pD0);
    end

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    assign pE0_E = effP(pE0);
    assign pE1_E = effP(pE1);
    assign pE2_E = effP(pE2);
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];
    
    assign image_E = '{
        -2: pE0_E,
        -1: pE1_E,
        0: pE2_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };

endmodule



module FloatSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET, pE0 = EMPTY_UOP_PACKET, pE1 = EMPTY_UOP_PACKET, pE2 = EMPTY_UOP_PACKET, pE3 = EMPTY_UOP_PACKET, pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E, pE0_E, pE1_E, pE2_E, pE3_E, pD0_E, pD1_E;
    UopPacket stage0, stage0_E;

    //assign stage0 = pE0;
    assign stage0_E = pE3_E;

    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);
        pE0 <= performRegularE0(tickP(p1));
        pE1 <= (tickP(pE0));
        pE2 <= (tickP(pE1));
        pE3 <= (tickP(pE2));
        pD0 <= tickP(pE3);
        pD1 <= tickP(pD0);
    end

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    assign pE0_E = effP(pE0);
    assign pE1_E = effP(pE1);
    assign pE2_E = effP(pE2);
    assign pE3_E = effP(pE3);
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];
    
    assign image_E = '{
        -2: pE1_E,
        -1: pE2_E,
        0: pE3_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };

endmodule




module BranchSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET, pE0 = EMPTY_UOP_PACKET, pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E, pE0_E, pD0_E, pD1_E;
    UopPacket stage0, stage0_E;


    //assign stage0 = pE0;
    assign stage0_E = pE0_E;
                      
    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);   
        pE0 <= performBranchE0(tickP(p1));
        pD0 <= tickP(pE0);
        pD1 <= tickP(pD0);

        runExecBranch(p1_E.active, p1_E.TMP_oid);

    end

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    assign pE0_E = effP(pE0);
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];
    
    // Copied from RegularSubpipe
    assign image_E = '{
        -2: p0_E,
        -1: p1_E,
        0: pE0_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };
    

    // TOPLEVEL
    function automatic UopPacket performBranchE0(input UopPacket p);
        if (!p.active) return p;
        begin
            UidT uid = p.TMP_oid;
            Mword3 args = getAndVerifyArgs(uid);
            p.result = resolveBranchDirection(decUname(uid), args[0]);// reg
        end
        return p;
    endfunction
    

    task automatic runExecBranch(input logic active, input UidT uid);
        AbstractCore.branchEventInfo <= EMPTY_EVENT_INFO;

        if (!active) return;

        setBranchInCore(uid);
        putMilestone(uid, InstructionMap::ExecRedirect);
    endtask


    task automatic setBranchInCore(input UidT uid);
        UopName uname = decUname(uid);
        Mword3 args = insMap.getU(uid).argsA;
        Mword adr = getAdr(U2M(uid));
        Mword takenTrg = takenTarget(uname, adr, args); // reg or stored in BQ
        
        logic predictedDir = insMap.get(U2M(uid)).frontBranch;
        logic dir = resolveBranchDirection(uname, args[0]);// reg
        logic redirect = predictedDir ^ dir;
        
        Mword expectedTrg = dir ? takenTrg : adr + 4;
        Mword resolvedTarget = finalTarget(uname, dir, args[1], AbstractCore.theBq.submod.lookupTarget, AbstractCore.theBq.submod.lookupLink);
        
        assert (resolvedTarget === expectedTrg) else $error("Branch target wrong!");
        assert (!$isunknown(predictedDir)) else $fatal(2, "Front branch info not in insMap");

        if (redirect) putMilestoneM(U2M(uid), InstructionMap::ExecRedirect);

        AbstractCore.branchEventInfo <= '{1, U2M(uid), CO_none, redirect, adr, resolvedTarget};
    endtask

endmodule



module DividerSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET,
                pE0 = EMPTY_UOP_PACKET, pE1 = EMPTY_UOP_PACKET, pE2 = EMPTY_UOP_PACKET, pE3 = EMPTY_UOP_PACKET,
                pE4 = EMPTY_UOP_PACKET, pE5 = EMPTY_UOP_PACKET, pE6 = EMPTY_UOP_PACKET, pE7 = EMPTY_UOP_PACKET, 
                pE8 = EMPTY_UOP_PACKET, pE9 = EMPTY_UOP_PACKET, pE10 = EMPTY_UOP_PACKET, pE11 = EMPTY_UOP_PACKET, 
              pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E,
                pE0_E, pE1_E, pE2_E, pE3_E, pE4_E, pE5_E, pE6_E, pE7_E, pE8_E, pE9_E, pE10_E, pE11_E,
                pD0_E, pD1_E;
    UopPacket stage0, stage0_E;

    //assign stage0 = pE0;
    assign stage0_E = pE11_E;//pE0_E;

    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);
        pE0 <= performRegularE0(tickP(p1));
            pE1 <= (tickP(pE0));
            pE2 <= (tickP(pE1));
            pE3 <= (tickP(pE2));
            pE4 <= (tickP(pE3));
            pE5 <= (tickP(pE4));
            pE6 <= (tickP(pE5));
            pE7 <= (tickP(pE6));
            pE8 <= (tickP(pE7));
            pE9 <= (tickP(pE8));
            pE10 <= (tickP(pE9));
            pE11 <= (tickP(pE10));        
        pD0 <= tickP(pE11);
        pD1 <= tickP(pD0);
    end

    logic lock = 0;
    logic empty, allowIssue;

    assign empty = !(p0.active || p1.active ||  
                    pE0.active ||  pE1.active ||  pE2.active ||  pE3.active ||
                    pE4.active ||  pE5.active ||  pE6.active ||  pE7.active ||
                    pE8.active ||  pE9.active ||  pE10.active ||  pE11.active );

    // allow signal for divider IQ
    always @(posedge AbstractCore.clk) begin
        //
        if (theIssueQueues.dividerQueue.anySelected && theIssueQueues.dividerQueue.allow) lock <= 1;
        else if (empty) lock <= 0;
        
    end
    
    assign allowIssue = !lock;
    

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    
    assign pE0_E = effP(pE0);
    assign pE1_E = effP(pE1);
    assign pE2_E = effP(pE2);
    assign pE3_E = effP(pE3);
    assign pE4_E = effP(pE4);
    assign pE5_E = effP(pE5);
    assign pE6_E = effP(pE6);
    assign pE7_E = effP(pE7);
    assign pE8_E = effP(pE8);
    assign pE9_E = effP(pE9);
    assign pE10_E = effP(pE10);
    assign pE11_E = effP(pE11);
    
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];

//    assign image_E = '{
//        -2: p0_E,
//        -1: p1_E,
//        0: pE0_E,
//        1: pD0_E,
//        default: EMPTY_FORWARDING_ELEMENT
//    };
    
    assign image_E = '{
        -2: pE9_E,
        -1: pE10_E,
        0: pE11_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };

endmodule






module StoreDataSubpipe(
    ref InstructionMap insMap,
    input EventInfo branchEventInfo,
    input EventInfo lateEventInfo,
    input UopPacket opP
);
    UopPacket p0, p1 = EMPTY_UOP_PACKET, pE0 = EMPTY_UOP_PACKET, pD0 = EMPTY_UOP_PACKET, pD1 = EMPTY_UOP_PACKET;
    UopPacket p0_E, p1_E, pE0_E, pD0_E, pD1_E;
    UopPacket stage0, stage0_E;

    //assign stage0 = pE0;
    assign stage0_E = pE0_E;

    assign p0 = opP;

    always @(posedge AbstractCore.clk) begin
        p1 <= tickP(p0);
        pE0 <= performStoreData(tickP(p1));
        pD0 <= tickP(pE0);
        pD1 <= tickP(pD0);
    end

    assign p0_E = effP(p0);
    assign p1_E = effP(p1);
    assign pE0_E = effP(pE0);
    assign pD0_E = effP(pD0);

    ForwardingElement image_E[-3:1];
    
    assign image_E = '{
        -2: p0_E,
        -1: p1_E,
        0: pE0_E,
        1: pD0_E,
        default: EMPTY_FORWARDING_ELEMENT
    };

    
    function automatic UopPacket performStoreData(input UopPacket p);
        if (p.TMP_oid == UIDT_NONE) return p;
                
        begin
            UopPacket res = p;
            Mword3 args = getAndVerifyArgs(p.TMP_oid);
            res.result = args[2];
            return res;
        end
    endfunction

endmodule
