# Thu May 14 09:54:01 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top_scck.rpt 
See clock summary report "D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

Encoding state machine Align_sta[2:0] (in view: work.\\\~Data_Aligning\.DVI_RX_Top\ (verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine align_cnt[9:0] (in view: work.\\\~Data_Aligning\.DVI_RX_Top\ (verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 223MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

@W: BN117 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v":42:31:42:42|Instance dvi2rgb_inst of partition view:work.\\\~dvi2rgb\.DVI_RX_Top\ (verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi_rx_top.v":42:31:42:42|Instance dvi2rgb_inst of partition view:work.\\\~dvi2rgb\.DVI_RX_Top\ (verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)



Clock Summary
******************

          Start                                              Requested      Requested     Clock        Clock                     Clock
Level     Clock                                              Frequency      Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                             2979.7 MHz     0.336         system       system_clkgroup           0    
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     247.4 MHz      4.041         inferred     Autoconstr_clkgroup_1     153  
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_0     3    
======================================================================================================================================



Clock Load Summary
***********************

                                                   Clock     Source                                        Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                              Load      Pin                                           Seq Example                         Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             0         -                                             -                                   -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     153       dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         dvi2rgb_inst.de_r.C                 -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     3         dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     dvi2rgb_inst.u_HDMI_B_DATA.FCLK     -                 -            
==============================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 156 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 153        ENCRYPTED      
@KP:ckid0_1       ENCRYPTED           PLL                    3          ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\dvi_rx_top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 225MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 225MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 14 09:54:05 2020

###########################################################]
