<profile>

<section name = "Vivado HLS Report for 'circ_buff_write_many128'" level="0">
<item name = "Date">Tue Jul 14 19:03:14 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dirc</item>
<item name = "Solution">write6</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.500</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 12, 2, -, -, 6, no</column>
<column name="- Loop 2">6, 6, 1, -, -, 6, no</column>
<column name="- Loop 3">?, ?, ?, -, -, 6, no</column>
<column name=" + fifo_read">?, ?, ?, -, -, ?, no</column>
<column name="  ++ reassemble">?, ?, 1, 1, 1, ?, yes</column>
<column name=" + gmem_write">0, 32773, 8, 1, 1, 0 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, -, 851, 1122, -</column>
<column name="Memory">4, -, 48, 3, -</column>
<column name="Multiplexer">-, -, -, 582, -</column>
<column name="Register">0, -, 665, 32, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="circ_buff_write_many128_control_s_axi_U">circ_buff_write_many128_control_s_axi, 2, 0, 238, 318</column>
<column name="circ_buff_write_many128_gmem_out_m_axi_U">circ_buff_write_many128_gmem_out_m_axi, 8, 0, 613, 787</column>
<column name="circ_buff_write_many128_mux_42_8_1_1_U1">circ_buff_write_many128_mux_42_8_1_1, 0, 0, 0, 17</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_V_U">circ_buff_write_many128_data_V, 4, 0, 0, 512, 128, 1, 65536</column>
<column name="head_U">circ_buff_write_many128_head, 0, 32, 2, 6, 16, 1, 96</column>
<column name="local_words_U">circ_buff_write_many128_local_words, 0, 16, 1, 6, 8, 1, 48</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bytes_to_write_fu_757_p2">+, 0, 0, 23, 16, 16</column>
<column name="h_1_fu_772_p2">+, 0, 0, 22, 15, 1</column>
<column name="h_2_fu_910_p2">+, 0, 0, 22, 15, 1</column>
<column name="i_1_fu_596_p2">+, 0, 0, 11, 3, 1</column>
<column name="i_2_fu_998_p2">+, 0, 0, 11, 3, 1</column>
<column name="output_V2_sum3_fu_972_p2">+, 0, 0, 36, 29, 29</column>
<column name="output_V2_sum4_fu_934_p2">+, 0, 0, 36, 29, 29</column>
<column name="output_V2_sum_fu_651_p2">+, 0, 0, 36, 29, 29</column>
<column name="stream_head_1_fu_943_p2">+, 0, 0, 16, 1, 9</column>
<column name="stride_1_fu_619_p2">+, 0, 0, 11, 3, 1</column>
<column name="tmp_20_fu_920_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_23_fu_963_p2">+, 0, 0, 20, 13, 10</column>
<column name="tmp_8_cast4_fu_693_p2">+, 0, 0, 16, 1, 9</column>
<column name="tmp_8_fu_687_p2">+, 0, 0, 24, 1, 17</column>
<column name="tmp_s_fu_641_p2">+, 0, 0, 20, 10, 13</column>
<column name="word_V_fu_889_p2">+, 0, 0, 12, 1, 4</column>
<column name="tmp_10_fu_743_p2">-, 0, 0, 23, 9, 16</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp1_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state32">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_255">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_743">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_753">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op181_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op185_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op189_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op191_read_state15">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_613_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_992_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_11_fu_767_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_13_fu_846_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_15_fu_904_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_1_fu_590_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_3_fu_731_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="tmp_4_fu_607_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_6_fu_709_p2">icmp, 0, 0, 20, 18, 18</column>
<column name="tmp_7_fu_719_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_725_p2">or, 0, 0, 2, 1, 1</column>
<column name="part_V_1_fu_883_p2">or, 0, 0, 128, 128, 128</column>
<column name="p_neg150_pn_fu_749_p3">select, 0, 0, 16, 1, 16</column>
<column name="r_V_fu_877_p2">shl, 0, 0, 423, 128, 128</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="p_neg_fu_737_p2">xor, 0, 0, 16, 16, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_n_phi_fu_444_p12">38, 7, 1, 7</column>
<column name="ap_phi_mux_hi_phi_fu_494_p12">38, 7, 32, 224</column>
<column name="ap_phi_mux_low_phi_fu_427_p12">38, 7, 32, 224</column>
<column name="ap_phi_mux_val_assign_1_phi_fu_518_p4">9, 2, 16, 32</column>
<column name="ap_sig_ioackin_gmem_out_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_out_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_out_WREADY">9, 2, 1, 2</column>
<column name="bytes_to_write_1_reg_459">9, 2, 16, 32</column>
<column name="data_V_address0">15, 3, 9, 27</column>
<column name="fifo_in_0_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_in_1_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_in_2_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_in_3_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_in_4_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_in_5_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="first_flag_1_reg_547">9, 2, 1, 2</column>
<column name="gmem_out_AWADDR">15, 3, 32, 96</column>
<column name="gmem_out_WDATA">15, 3, 128, 384</column>
<column name="gmem_out_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_W">9, 2, 1, 2</column>
<column name="h2_reg_525">9, 2, 15, 30</column>
<column name="h_reg_412">9, 2, 15, 30</column>
<column name="head_address0">21, 4, 3, 12</column>
<column name="head_d0">15, 3, 16, 48</column>
<column name="i1_reg_536">9, 2, 3, 6</column>
<column name="i_reg_376">9, 2, 3, 6</column>
<column name="local_words_address0">15, 3, 3, 9</column>
<column name="p_s_reg_469">9, 2, 128, 256</column>
<column name="stride_reg_400">9, 2, 3, 6</column>
<column name="t_V_reg_480">9, 2, 4, 8</column>
<column name="val_assign_1_reg_514">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter7">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_WREADY">1, 0, 1, 0</column>
<column name="bytes_to_write_1_reg_459">16, 0, 16, 0</column>
<column name="bytes_to_write_reg_1112">16, 0, 16, 0</column>
<column name="data_V_load_reg_1169">128, 0, 128, 0</column>
<column name="first">1, 0, 1, 0</column>
<column name="first_flag_1_reg_547">1, 0, 1, 0</column>
<column name="first_flag_reg_387">1, 0, 1, 0</column>
<column name="first_load_reg_1022">1, 0, 1, 0</column>
<column name="first_new_1_reg_559">1, 0, 1, 0</column>
<column name="h2_reg_525">15, 0, 15, 0</column>
<column name="h_1_reg_1122">15, 0, 15, 0</column>
<column name="h_reg_412">15, 0, 15, 0</column>
<column name="head_addr_1_reg_1076">3, 0, 3, 0</column>
<column name="i1_reg_536">3, 0, 3, 0</column>
<column name="i_1_reg_1029">3, 0, 3, 0</column>
<column name="i_reg_376">3, 0, 3, 0</column>
<column name="idx_cast5_reg_1093">6, 0, 17, 11</column>
<column name="idx_cast_reg_1060">6, 0, 13, 7</column>
<column name="idx_reg_1055">6, 0, 12, 6</column>
<column name="or_cond_reg_1108">1, 0, 1, 0</column>
<column name="output_V2_sum3_reg_1180">29, 0, 29, 0</column>
<column name="output_V2_sum4_reg_1159">29, 0, 29, 0</column>
<column name="output_V2_sum_reg_1065">29, 0, 29, 0</column>
<column name="p_s_reg_469">128, 0, 128, 0</column>
<column name="stream_head_2_cast_reg_1164">9, 0, 16, 7</column>
<column name="stream_head_reg_1098">16, 0, 16, 0</column>
<column name="stream_tail_reg_1081">16, 0, 16, 0</column>
<column name="stride_1_reg_1050">3, 0, 3, 0</column>
<column name="stride_reg_400">3, 0, 3, 0</column>
<column name="t_V_reg_480">4, 0, 4, 0</column>
<column name="tmp_15_reg_1145">1, 0, 1, 0</column>
<column name="tmp_28_cast6_reg_1015">28, 0, 29, 1</column>
<column name="tmp_2_reg_1034">3, 0, 64, 61</column>
<column name="val_assign_1_reg_514">16, 0, 16, 0</column>
<column name="words_reg_1103">8, 0, 8, 0</column>
<column name="tmp_15_reg_1145">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, circ_buff_write_many128, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, circ_buff_write_many128, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, circ_buff_write_many128, return value</column>
<column name="m_axi_gmem_out_AWVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWADDR">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WDATA">out, 128, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WSTRB">out, 16, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WLAST">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARADDR">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RDATA">in, 128, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RLAST">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="fifo_in_0_V_TDATA">in, 32, axis, fifo_in_0_V, pointer</column>
<column name="fifo_in_0_V_TVALID">in, 1, axis, fifo_in_0_V, pointer</column>
<column name="fifo_in_0_V_TREADY">out, 1, axis, fifo_in_0_V, pointer</column>
<column name="fifo_in_1_V_TDATA">in, 32, axis, fifo_in_1_V, pointer</column>
<column name="fifo_in_1_V_TVALID">in, 1, axis, fifo_in_1_V, pointer</column>
<column name="fifo_in_1_V_TREADY">out, 1, axis, fifo_in_1_V, pointer</column>
<column name="fifo_in_2_V_TDATA">in, 32, axis, fifo_in_2_V, pointer</column>
<column name="fifo_in_2_V_TVALID">in, 1, axis, fifo_in_2_V, pointer</column>
<column name="fifo_in_2_V_TREADY">out, 1, axis, fifo_in_2_V, pointer</column>
<column name="fifo_in_3_V_TDATA">in, 32, axis, fifo_in_3_V, pointer</column>
<column name="fifo_in_3_V_TVALID">in, 1, axis, fifo_in_3_V, pointer</column>
<column name="fifo_in_3_V_TREADY">out, 1, axis, fifo_in_3_V, pointer</column>
<column name="fifo_in_4_V_TDATA">in, 32, axis, fifo_in_4_V, pointer</column>
<column name="fifo_in_4_V_TVALID">in, 1, axis, fifo_in_4_V, pointer</column>
<column name="fifo_in_4_V_TREADY">out, 1, axis, fifo_in_4_V, pointer</column>
<column name="fifo_in_5_V_TDATA">in, 32, axis, fifo_in_5_V, pointer</column>
<column name="fifo_in_5_V_TVALID">in, 1, axis, fifo_in_5_V, pointer</column>
<column name="fifo_in_5_V_TREADY">out, 1, axis, fifo_in_5_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'output_V2_sum_cast', hls_src/circ_buff_write_many_128.cpp:104">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gmem_out_addr', hls_src/circ_buff_write_many_128.cpp:104">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'temp_tail_V_req', hls_src/circ_buff_write_many_128.cpp:104">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;gmem_out&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
