.SUBCKT MCP6001 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* "Company") is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* Macromodel for the MCP6001/2/4 op amp family:
*   MCP6001, MCP6001R, MCP6001U, MCP6002, MCP6004
*
* Revision History:
*   REV A: 21-Jun-02, Created model
*   REV B: 16-Jul-02, Improved output stage
*   REV C: 03-Jan-03, Added MCP6001
*   REV D: 19-Aug-06, Added over temperature, improved output stage, 
*                     fixed overdrive recovery time
*   REV E: 27-Jul-07, Updated output impedance for better model stability w/cap load
*   REV F: 09-Jul-12, Added MCP6001R, MCP6001U
*
* Recommendations:
*   Use PSPICE (other simulators may require translation)
*   For a quick, effective design, use a combination of: data sheet
*     specs, bench testing, and simulations with this macromodel
*   For high impedance circuits, set GMIN=100F in .OPTIONS
*
* Supported:
*   Typical performance for temperature range (-40 to 125) degrees Celsius
*   DC, AC, Transient, and Noise analyses.
*   Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*     open loop gain, voltage ranges, supply current, ... , etc.
*   Temperature effects for Ibias, Iquiescent, Iout short circuit 
*   current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*   Some Variation in specs vs. Power Supply Voltage
*   Monte Carlo (Vos, Ib), Process variation
*   Distortion (detailed non-linear behavior)
*   Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 6.90K 
R11 10 12 6.90K 
C11 11 12 0.2p
C12 1  0 6.00P 
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   1.00M 20.1 20.1 1 1
G12 1 0 62 0 1m 
M12 11 14 15 15 NMI L=2.00U W=42.0U
M14 12  2 15 15 NMI L=2.00U W=42.0U
G14 2 0 62 0 1m 
C14  2  0 6.00P 
I15 15  4 50.0U
V16 16  4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1n)(2m,1m)(3m,1)) 
V13  3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1n)(2m,1m)(3m,1)) 
R70 1 0 20.6T  
R71 2 0 20.6T 
R72 1 2 20T 
I80 1 2 0.5p
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(1) 3 4   110U -49U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0   -440U 39.7U 39.7U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 POLY(1) 12 11   0 1
R30 30  0 1K
G31  0 31 POLY(1) 3 4 86 5.25
R31 31  0 1 TC=2.8m
GD31 30 31 TABLE {V(30,31)} ((-11,-1)(-10,-10n)(0,0)(1m,1000))
G32 32  0 POLY(1) 3 4 113.7 3.5
R32 32  0 1 TC=2.65m
GD32 30 32 TABLE {V(30,32)} ((-1m,-1000)(0,0)(10,10n)(11,1))
G33 0 33 30 0 1m
R33 33 0 1k
G34  0 34 33 0 425M
R34  34 0 1K
C34  34 0 74U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 41.6P 
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 100U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(16,1n)(16.1,1))
G36 33 0 TABLE {V(35,4)} ((-16.1,-1)(-16,-1n)(0,0)(1,1n))
*
* Output Stage 
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 750
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.67M 0.67M 1.5M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.7m 1 -40.0M
E56 56  0 POLY(2) 4 0 52 0 1.2m 1 -37.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n)) 
G53  3  0 POLY(1) 51 0  -49U 1M
G54  0  4 POLY(1) 52 0  -49U -1M
*
* Current Limit 
G99 96 5 99 0 1 
R98 0 98 1 TC=-2.8M,2.63U 
G97 0 98 TABLE { V(96,5) } ((-11.0,-10.0M)(-1.00M,-9.9M)(0,0)(1.00M,9.9M)(11.0,10.0M)) 
E97 99 0 VALUE { V(98)*((V(3)-V(4))*359M + 310M)} 
D98 4 5 DESD 
D99 5 3 DESD 
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 100 TC 3.11M 4.51U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,0.0106U)(1.00,0.20U)(1.3,0.63U)
+ (1.5,0.66U)(1.6,1.06U)(5.5,1.10U))
*
* Temp Sensitive offset voltage 
I73 0 70 DC 1uA 
R74 0 70 1 TC=2 
E75 1 71 70 0 1 
*
* Temp Sensistive IBias 
I62 0 62 DC 1uA 
R62 0 62 REXP 58.2u 
* Voltage on R62 used for G12, G14 in input stage
*
* Models
.MODEL NMI NMOS
.MODEL DESD  D   N=1 IS=1.00E-15 
.MODEL DL  D   N=1 IS=1F 
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE=10.1 
.ENDS MCP6001

.SUBCKT MCP601 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP601,MCP602,MCP603,MCP604
*
* Revision History:
*   REV A: 30-Jun-99, BCB (created model)
*   REV B: 10-Jul-99, BCB (corrected DC Iq)
*   REV C: 30-Nov-99, BCB (".subckt" on first line, moved L, W to model)
*   REV D: 17-Jul-02, KEB (improved model)
*   REV E: 27-Aug-06, HNV (added over temperature, improved output stage, 
*                         fixed overdrive recovery time)
*                         (MC_RQ, 27-Aug-06, Level 1.17) 	             
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP603)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib),Process variation  
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage	
V10  3 10 1.00	
R10 10 11 771K	 
R11 10 12 771K	
G10 10 11 10 11 129U	
G11 10 12 10 12 129U	
C11 11 12 2P
C12  1  0 6P	
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 1.00M 15 15 1 1	
G12 1 0 62 0 1m	
M12 11 14 15 15 NMI
G13 1 2 62 0 .015m 	
M14 12 2 15 15 NMI 	
G14 2 0 62 0 1m	
C14  2  0 6P	
I15 15 4 40.0U	
V16 16 4 -300M	
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,10m)) 	
V13 3 13 1.2	
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,10m)) 	
R71  1  0 20.0E12	
R72  2  0 20.0E12	
R73  1  2 20.0E12	
I80  1  2 400F	
*	
* Noise, PSRR, and CMRR	
I20 21 20 423U	
D20 20  0 DN1	
D21  0 21 DN1	
G26  0 26 POLY(2) 3 0 4 0   0.00 -50.1U -63.0U	
R26 26  0 1
E271 275 0 1 0 1
E272 276 0 2 0 1
R271 275 271 12k
R272 276 272 12k
R273 271 0 1k
R274 272 0 1k
C271 275 271 8.5p
C272 276 272 8.5p
G27  0 27 POLY(2) 271 0 272 0  -555U 100U 100U	
R27 27  0 1	
*	
* Open Loop Gain, Slew Rate	
G30  0 30 12 11 1	
R30 30  0 1.00K	
I31 0 31 DC 109.7	
R31 31  0 1 TC=-3.87M,-2.12U	
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))	
I32 32 0 DC 120	
R32 32  0 1 TC=-3.71M,-4.74U	
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))	
G33  0 33 30 0 1m	
R33  33 0 1K	
G34  0 34 33 0 334M	
R34  34 0 1K	
C34  34 0 17.4U	
G37  0 37 34 0 1m	
R37  37 0 1K	
C37  37 0 27P
G38  0 38 37 0 1m	
R38  39 0 1K	
L38  38 39 44U
E38  35 0 38 0 1	
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(5,1n)(6,1))	
G36 33 0 TABLE {V(35,4)} ((-5,-1)(-4,-1n)(0,0)(1,1n))	
*	
* Output Stage	
R80 50 0 100MEG	
G50 0 50 57 96 2	
R58 57  96 0.50	
R57 57  0 500	
C58  5  0 2.00P	
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.2M 0.22M 2.00M	
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
E55 55  0 POLY(2) 3 0 51 0 -2.4M 1 -58.8M	
E56 56  0 POLY(2) 4 0 52 0 1.7M 1 -32.3M	
R51 51 0 1k	
R52 52 0 1k		
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))		
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))		
G53  3  0 POLY(1) 51 0  -40.0U 1M		
G54  0  4 POLY(1) 52 0  -40.0U -1M		
*		
* Current Limit		
G99 96 5 99 0 1		
R98 0 98 1 TC=-4.33M,9.53U		
G97 0 98 TABLE { V(96,5) } ((-11.0,-15.0M)(-1.00M,-14.8M)(0,0)(1.00M,14.8M)(11.0,15.0M))		
E97 99 0 VALUE { V(98)*((V(3)-V(4))*233M + 183M)}		
D98 4 5 DESD		
D99 5 3 DESD		
*		
* Temperature / Voltage Sensitive IQuiscent		
R61 0 61 1 TC=-3.20M,-8.90U		
G61 3 4 61 0 1		
G60 0 61 TABLE {V(3, 4)} 		
+ ((0,0)(900M,0.1U)(1.1,10.0U)(1.3,40.0U)		
+ (1.6,60.0U)(2.5,200U)(5.5,220U))		
*		
* Temperature Sensistive offset voltage		
I73 0 70 DC 1uA		
R74 0 70 1 TC=2.5		
E75 1 71 70 0 1 		
*		
* Temp Sensistive IBias		
I62 0 62 DC 1uA		
R62 0 62 REXP 99U		
*		
* Models		
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )		
.MODEL DESD  D   N=1 IS=1.00E-15		
.MODEL DN1 D   IS=1P KF=0.35F AF=1		
.MODEL REXP RES TCE= 9.1		
.ENDS MCP601		

.SUBCKT MCP6021 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6021,MCP6021R,MCP6022,MCP6023,MCP6024
*
* Revision History:
*     REV A: 10-Feb-01, KEB (created model)
*     REV B: 27-Aug-06, HNV (added over temperature, improved output stage, 
*                            fixed overdrive recovery time)
*			    (MC_RQ, 27-Aug-06, Level 1.17)       
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6023)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 288U
G11 10 12 10 12 288U
C11 11 12 0.2P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   0 1 1 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 .08m 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 225.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -31.6U -79.4U
R26 26  0 1
E271 275 0 1 0 1
E272 276 0 2 0 1
R271 275 271 37k
R272 276 272 37k
R273 271 0 1k
R274 272 0 1k
C271 275 271 3p
C272 276 272 3p
G27  0 27 POLY(2) 271 0 272 0  -327U 500U 500U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 4
I31 0 31 DC 76.9
R31 31  0 1 TC=2.34M,-4.57U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 10
I32 32 0 DC 65
R32 32  0 1 TC=1.80M,-3.97U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 14U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 31U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(50.0,1n)(55.0,1))
G36 33 0 TABLE {V(35,4)} ((-55.0,-1)(-50.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.75M 0.8M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.4M 1 -19.1M
E56 56  0 POLY(2) 4 0 52 0 3.5M 1 -19.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=3.18M,-842N
G97 0 98 TABLE { V(96,5) } ((-11.0,-23.0M)(-1.00M,-22.7M)(0,0)(1.00M,22.7M)(11.0,23.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.00 + 1.00)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.62M,-1.92U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,9.2U)(1.1,50U)(1.3,240U)
+ (2.1,870U)(2.2,900U)(5.5,980U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  245U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=12.5F AF=1
.MODEL REXP RES TCE= 9.16
.ENDS MCP6021
.SUBCKT MCP6031  1 2 3 4 5
*                | | | | |
*                | | | | Output
*                | | | Negative Supply
*                | | Positive Supply
*                | Inverting Input
*                Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6031, MCP6032, MCP6033, MCP6034
*
* Revision History:
*      REV A: 02-Apr-07, Created model
*      REV B: 27-Jun-07, Modified output impedance at expense of comparator operation
*             to correct transient response with capacitive load
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6033)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 2.18MEG
R11 10 12 2.18MEG
G10 10 11 10 11 45.8U
G11 10 12 10 12 45.8U
C11 11 12 65P
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 150U 6 6 28 28 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 5.00U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -116U -24U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -38U 6.4U 6.4U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 2.83
I31 0 31 DC 41.1
R31 31  0 1 TC=2.76M,-14.3U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 433M
I32 32 0 DC 67.4
R32 32  0 1 TC=2.75M,-14.3U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 320M
R34  34 0 1K
C34  34 0 3.9M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 450N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 0.5
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2k,10m)(2.1k,5))
G36 33 0 TABLE {V(35,4)} ((-2.1k,-5)(-2k,-10m)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57  57 0 72.8k
C58  5  0 2.00P
G57  0 572 POLY(3) 3 0 4 0 35 0   0 1M 0.8M 2M
R573 572 0 6.868m
G572 0 57 572 0 1
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.1M 1 -99M
E56 56  0 POLY(2) 4 0 52 0  1.0M 1 -80.6M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -5.00U 1M
G54  0  4 POLY(1) 52 0  -5.00U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-2.98M,-3.42U
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.2M)(-1.00M,-9.10M)(0,0)(1.00M,9.10M)(11.0,9.2M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*482M + -109M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.48M,-13.2U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(700M,7.65N)(1.3,752N)(1.5,754N)
+ (1.7,759N)(2.2,765N)(5.5,804N))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  759.71875U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 350M TC=51.2M,1.76M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 7.83773
.ENDS MCP6031
.SUBCKT MCP6031COMP 1 2 3 4 5
*                   | | | | |
*                   | | | | Output
*                   | | | Negative Supply
*                   | | Positive Supply
*                   | Inverting Input
*                   Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6031, MCP6032, MCP6033, MCP6034
*
* Revision History:
*      REV A: 02-Apr-07, created model
*      REV B: 27-Jun-07, Modified comparator operation at expense of output impedance
*             to create comparator specific model 
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6033)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 2.18MEG
R11 10 12 2.18MEG
G10 10 11 10 11 45.8U
G11 10 12 10 12 45.8U
C11 11 12 140P
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 150U 6 6 28 28 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 5.00U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -116U -24U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -38U 6.4U 6.4U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 2.83
I31 0 31 DC 41.1
R31 31  0 1 TC=2.76M,-14.3U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 433M
I32 32 0 DC 67.4
R32 32  0 1 TC=2.75M,-14.3U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 320M
R34  34 0 1K
C34  34 0 4M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 490N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 0.5
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(14.5,10m)(14.6,5))
G36 33 0 TABLE {V(35,4)} ((-12.4,-5)(-12.3,-10m)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57 0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 1M .8M 2M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.1M 1 -99M
E56 56  0 POLY(2) 4 0 52 0  1.0M 1 -80.6M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -5.00U 1M
G54  0  4 POLY(1) 52 0  -5.00U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-2.98M,-3.42U
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.2M)(-1.00M,-9.10M)(0,0)(1.00M,9.10M)(11.0,9.2M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*482M + -109M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.48M,-13.2U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(700M,7.65N)(1.3,752N)(1.5,754N)
+ (1.7,759N)(2.2,765N)(5.5,804N))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  759.71875U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 350M TC=51.2M,1.76M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 7.83773
.ENDS MCP6031COMP
.SUBCKT MCP6041 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6041,MCP6042,MCP6043,MCP6044
*
* Revision History:
*      REV A: 07-Sep-01, Created model
*      REV B: 27-Aug-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 09-Apr-07, Adjusted quiescent current to match spec
*      REV D: 27-Jul-07, Modified output impedance at expense of comparator operation
*                        to correct transient response with capacitive load
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6043)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 69k
R11 10 12 69k
C12  1  0 6P
C11 11 12 95P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 2.00M 10 10 29 29 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 20u 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
I15 15 4 4U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -79.4U -39.8U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0 0 26u 26u
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 3.2
R30 30  0 1.00K
I31 0 31 DC 338
R31 31  0 1 TC=2.25M,-15U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
I32 32 0 DC 535
R32 32  0 1 TC=2.02M,-11U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 3K
G34  0 34 33 0 1
R34  34 0 1K
C34  34 0 100M
G37  0 341 34 0 1m
R341  341 0 1k
C341  341 0 1.3N
G371  0 37 341 0 1m
R37  37 0 1K
C37  37 0 3N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 13M
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(3.4k,1n)(3.5k,1))
G36 33 0 TABLE {V(35,4)} ((-3.5k,-1)(-3.4k,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 101k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 10U 1.49U 9.1U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.7M 1 -40M
E56 56  0 POLY(2) 4 0 52 0 0.6M 1 -55M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0 -4U 1M
G54  0  4 POLY(1) 52 0 -4U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-6.9M
G97 0 98 TABLE { V(96,5) } ((-11.0,-3.9M)(-1.00M,-3.87M)(0,0)(1.00M,3.23M)(11.0,3.26M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*1.39 + -1.5)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.52M,-4.31U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(700M,5.3N)(770M,10.0N)(1.00,480N)
+ (1.5,500N)(3.5,530N)(7.00,580N))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  210U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.2F AF=1
.MODEL REXP RES TCE= 9
.ENDS MCP6041
.SUBCKT MCP6041COMP 1 2 3 4 5
*                   | | | | |
*                   | | | | Output
*                   | | | Negative Supply
*                   | | Positive Supply
*                   | Inverting Input
*                   Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6041,MCP6042,MCP6043,MCP6044
*
* Revision History:
*      REV A: 07-Sep-01, Created mode
*      REV B: 27-Aug-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 09-Apr-07, Adjusted quiescent current to match spec
*      REV D: 27-Jul-07, Modified comparator operation at expense of output impedance
*                        to create comparator specific model
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6043)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 69k
R11 10 12 69k
C12  1  0 6P
C11 11 12 145P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 2.00M 10 10 29 29 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 20u 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
I15 15 4 4U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -79.4U -39.8U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0 0 26u 26u
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1.06
R30 30  0 1.00K
I31 0 31 DC 100
R31 31  0 1 TC=2.25M,-15U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
I32 32 0 DC 158
R32 32  0 1 TC=2.02M,-11U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 3K
G34  0 34 33 0 1
R34  34 0 1K
C34  34 0 90M
G37  0 341 34 0 1m
R341  341 0 1k
C341  341 0 1.3N
G371  0 37 341 0 1m
R37  37 0 1K
C37  37 0 3N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15M
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(27,1n)(27.1,1))
G36 33 0 TABLE {V(35,4)} ((-20.1,-1)(-20,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 1.01k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 350U 55U 910U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.7M 1 -40M
E56 56  0 POLY(2) 4 0 52 0 0.6M 1 -55M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0 -4U 1M
G54  0  4 POLY(1) 52 0 -4U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-6.9M
G97 0 98 TABLE { V(96,5) } ((-11.0,-3.9M)(-1.00M,-3.87M)(0,0)(1.00M,3.23M)(11.0,3.26M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*1.39 + -1.5)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.52M,-4.31U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(700M,5.3N)(770M,10.0N)(1.00,480N)
+ (1.5,500N)(3.5,530N)(7.00,580N))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  210U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.2F AF=1
.MODEL REXP RES TCE= 9
.ENDS MCP6041COMP
.SUBCKT MCP6051 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6051, MCP6052, MCP6054
*
* Revision History:
*      REV A: 19-Aug-09, Created model
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 2.18MEG
R11 10 12 2.18MEG
G10 10 11 10 11 40U
G11 10 12 10 12 40U
C11 11 12 364E-15
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 100U 13 13 4.7 4.7 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
C13  1  2 3P
I15 15 4 5.00U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 13.3E12
R72  2  0 13.3E12
R73  1  2 13.3E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -63.0U -8.91U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2120N 100N 100N
R27 27 0 0.1m
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 6.5
I31 0 31 DC 43
R31 31  0 1 TC=3.0M,-1U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 4
I32 32 0 DC 80
R32 32  0 1 TC=2.4M,-6U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 235U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 88.4P
G38  0 38 37 0 1m
R38  38 0 1K
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(270,1n)(297,1))
G36 33 0 TABLE {V(35,4)} ((-297,-1)(-270,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 1.8K
C58  5  0 2.00P
G57  0 57 POLY(4) 3 0 4 0 35 0 27 0 0 0.3M 0.25M 555U .5
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(3) 3 0 51 0 3 4 -7M  1 -70.7M -2.2M 0 0 0.56m  0 6.4m
E56 56  0 POLY(3) 4 0 52 0 3 4 6M 1 -60.0M 2M 0 0 0.513m 0 5m
**                   0 3 4 lowend-same 1 mainR divergLow 0 0 hiDiff
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -5.00U 1M
G54  0  4 POLY(1) 52 0  -5.00U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-5.4M,20.3U
G97 0 98 TABLE { V(96,5) } ((-12.0,-7.5m)(-1.00M,-7.42m)(0,0)(1.00M,7.42m)(12.0,7.5m))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*650M + -300M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.05M,-10.0U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(600M,320N)(700M,1.2U)(1.3,26.0U)
+ (1.4,27.0U)(5.2,32.0U)(7.00,34.0U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.75,8M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP 0.9M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 950M TC=6M,0.52M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 7.2
.ENDS MCP6051
.SUBCKT MCP606 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP606,MCP607,MCP608,MCP609
*
* Revision History:
*   REV A: 30-Jun-99, Created model
*   REV B: 18-Jul-02, Improved model
*   REV C: 12-Sep-06, Added over temperature, improved output stage, 
*                     fixed overdrive recovery time
*   REV D: 27-Jul-07, Updated output impedance for better model stability w/cap load,
*                     fixed CMRR freq shift
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip Select (MCP608)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib),Process variation  
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 900M
R10 10 11 2.18MEG
R11 10 12 2.18MEG
G10 10 11 10 11 45.8U
G11 10 12 10 12 45.8U
C11 11 12 3P
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0
+ 90U 9.5 9.5 6 6 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13 1 2 0.5P
C14  2  0 6.00P
I15 15 4 5.00U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 1.1
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 320E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -28.1U -3.5U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -195U 11.2U 11.2U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 91.3
R31 31  0 1 TC=2.60M,-7.26U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 84
R32 32  0 1 TC=2.62M,-8.13U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 950U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 1N
G371  0 371 37 0 1m
R371  371 0 1K
C371  371 0 100P
G38  0 38 371 0 1m 
R38  39 0 1K
L38  38 39 1.4M
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(80,1n)(81,1))
G36 33 0 TABLE {V(35,4)} ((-81,-1)(-80,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 4.2k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.145M 0.14M 0.3M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.6M 1 -32M
E56 56  0 POLY(2) 4 0 52 0 0.9M 1 -27M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -5.00U 1M
G54  0  4 POLY(1) 52 0  -5.00U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.46M,25.3U
G97 0 98 TABLE { V(96,5) } ((-11,-9.2M)(-1M,-9.1M)(0,0)(1M,9.1M)(11,9.2M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*293M + 266M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.79M,-7.31U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,163N)(1.00,3.2U)(1.2,10.0U)
+ (1.6,11.1U)(2.2,16.3U)(5.5,18.6U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=-1.2,-75M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  374.59883U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=.150F AF=1
.MODEL REXP RES TCE= 8.40918
.ENDS MCP606
.SUBCKT MCP6061 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6061, MCP6062, MCP6064
*
* Revision History:
*      REV A: 28-Sep-09, Created model
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 1.26MEG
R11 10 12 1.26MEG
G10 10 11 10 11 79.3U
G11 10 12 10 12 79.3U
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   300U 14.2 14.2 1.5 1.5 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13  1 2 3P
C14  2 0 6P
I15 15 4 15.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 12E12
R72  2  0 12E12
R73  1  2 12E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1n
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -44.6U -5.01U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -189 8 8
R27 27  0 1u
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 9.8
I31 0 31 DC 90
R31 31  0 1 TC=3.05M,2.38U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 3.86
I32 32 0 DC 168
R32 32  0 1 TC=3.16M,7.08U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 127U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15P
G38  0 38 37 0 1m
R38  38 0 1K
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(280,1n)(298,1))
G36 33 0 TABLE {V(35,4)} ((-298,-1)(-280,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 900
C58  5  0 2.00P
G57  0 57 POLY(4) 3 0 4 0 35 0 27 0 0 260U 200U 555U .88
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(3) 3 0 51 0 3 4 1.74M 1 -66M -2.14M 0 0 0.54m  0 5.6m
E56 56  0 POLY(3) 4 0 52 0 3 4 -1.5M 1 -50M 1.95M 0 0 0.5m 0 3.5m
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -15.0U 1M
G54  0  4 POLY(1) 52 0  -15.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-5.03M,14.8U
G97 0 98 TABLE { V(96,5) } ((-12.0,-11.4M)(-1.00M,-11.2M)(0,0)(1.00M,11.2M)(12.0,11.4M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*428M + -71.4M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.13M,-7.99U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(780M,650N)(860M,2.00U)(1.15,23.0U)
+ (1.4,55.0U)(5.5,65.0U)(7.00,67.0U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 621 REXP  0.8M
R621 62 621 REXQ 90U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 900M TC=4M,0.66M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 6
.MODEL REXQ  RES TCE= 9.5
.ENDS MCP6061
.SUBCKT MCP6071 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6071, MCP6072, MCP6074
*
* Revision History:
*      REV A: 03-Aug-09, Created model
*      
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Common Mode Input Range does not vary with Vdd in model, use Fig 2-13 for critical apps
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 500k
R11 10 12 500k
G10 10 11 10 11 0.215M
G11 10 12 10 12 0.215M
C11 11 12 165P
C12  1  0 6P
C13  1  2 3P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 160U 14.7 14.7 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
I15 15 4 100U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -70U -7.5U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -138U 9U 9U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5
I31 0 31 DC 40
R31 31  0 1 TC=2.76M,-14.3U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.45
I32 32 0 DC 85
R32 32  0 1 TC=2.75M,-14.3U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 70U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 40P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 1.6M
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(61,1n)(62,1))
G36 33 0 TABLE {V(35,4)} ((-61,-1)(-60,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
*R57 57  0 250
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 2M 0.82M 2M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G55 0 551 POLY(2) 3 0 51 0 -.99M 1 -32M
G56 0 561 POLY(2) 4 0 52 0 1.14M 1 -29M
R55 551 0 1 TC -12U
R56 561 0 1 TC -15U -30N
E55 55 0 551 0 1
E56 56 0 561 0 1
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -100U 1M
G54  0  4 POLY(1) 52 0  -100U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.8M,22U
G97 0 98 TABLE {V(96,5)} ((-11,-10.1M)(-1M,-10M)(0,0)(1M,10M)(11,10.1M))
E97 99 0 VALUE {V(98)*((V(3)-V(4))*470M + -40M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3M
G61 3 4 61 0 1
G60 0 61 TABLE {V(3,4)} 
+ ((0,0)(900M,10N)(1,15U)(1.4,96U)(1.5,99U)(7,118U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=-0.5, -60m
E75 1 71 70 0 1
*
* Temp Sensistive IBias
I62 0 62 DC 1UA
R62 0 621 REXP  300U
R621 621 62 RLIN 0.6M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 0.97 TC=2.5M,0.62M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 8.4
.MODEL RLIN	 RES TC1= .15 TC2= 2M  
.ENDS MCP6071
.SUBCKT MCP6141 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6141,MCP6142,MCP6143,MCP6144
*
* Revision History:
* 	REV A: 06-Sep-02, Created model)
*       REV B: 27-Aug-06, Added over temperature, improved output stage, 
*                         fixed overdrive recovery time
*       REV C: 27-Jul-07, Modified output impedance at expense of comparator operation
*                         to correct transient response with capacitive load
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6143)
*      Some Variation in specs vs. Power Supply Voltage
*      Mone Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 109k
R11 10 12 109k
C11 11 12 30P
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 
+ 2.5M 10 10 29 29 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 45u
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13  1  2 0.5P
C14  2  0 6P
I15 15 4 2U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -76U -39.8U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -550U 36U 36U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1k
G31 0 31 3 4 3
I31 0 31 DC 70
R31 31  0 1 TC=2.84M,-16U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 20
I32 32 0 DC 56
R32 32  0 1 TC=2.3M,-16U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 894U
G37  0 37 34 0 0.316m
R37  37 0 1k
C37  37 0 2.4N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 7U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.5k,1n)(2.55k,1))
G36 33 0 TABLE {V(35,4)} ((-2.55K,-1)(-2.5k,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 78k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 6U 5.6U 15U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.07M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 0.68M 1 -48.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2U 1M
G54  0  4 POLY(1) 52 0  -2U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-8.00M,19.9U
G97 0 98 TABLE { V(96,5) } ((-11.0,-12.3M)(-1.00M,-12.1M)(0,0)(1.00M,12.1M)(11.0,12.3M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*211M + 365M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.25M,-1.37U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(650M,4.9N)(700M,10.0N)(800M,40.0N)
+ (1.00,450N)(1.5,490N)(5.5,600N))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  88U
*
* Models
.MODEL NMI NMOS(L=2U W=42U KP=20U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.16F AF=1
.MODEL REXP RES TCE= 9.33
.ENDS MCP6141
.SUBCKT MCP6141COMP 1 2 3 4 5
*                   | | | | |
*                   | | | | Output
*                   | | | Negative Supply
*                   | | Positive Supply
*                   | Inverting Input
*                   Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6141,MCP6142,MCP6143,MCP6144
*
* Revision History:
*      REV A: 06-Sep-02, Created mode
*      REV B: 27-Aug-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Modified comparator operation at expense of output impedance
*                        to create comparator specific model
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6143)
*      Some Variation in specs vs. Power Supply Voltage
*      Mone Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 109k
R11 10 12 109k
C11 11 12 30P
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0 
+ 2.5M 10 10 29 29 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 45u
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13  1  2 0.5P
C14  2  0 6P
I15 15 4 2U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -76U -39.8U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -550U 25U 25U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1k
G31 0 31 3 4 3.5
I31 0 31 DC 70.9
R31 31  0 1 TC=2.84M,-17.2U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 19.5
I32 32 0 DC 58.7
R32 32  0 1 TC=2.3M,-16U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 894U
G37  0 37 34 0 0.316m
R37  37 0 1k
C37  37 0 2.4N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 7U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(50.0,1n)(55.0,1))
G36 33 0 TABLE {V(35,4)} ((-55.0,-1)(-50.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 .83M .75M 2M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.07M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 0.68M 1 -48.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2U 1M
G54  0  4 POLY(1) 52 0  -2U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-8.00M,19.9U
G97 0 98 TABLE { V(96,5) } ((-11.0,-12.3M)(-1.00M,-12.1M)(0,0)(1.00M,12.1M)(11.0,12.3M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*211M + 365M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.25M,-1.37U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(650M,4.9N)(700M,10.0N)(800M,40.0N)
+ (1.00,450N)(1.5,490N)(5.5,600N))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  88U
*
* Models
.MODEL NMI NMOS(L=2U W=42U KP=20U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.16F AF=1
.MODEL REXP RES TCE= 9.33
.ENDS MCP6141COMP
.SUBCKT MCP616 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP616, MCP617, MCP618, MCP619
*
* Revision History:
*   REV A: 23-Feb-01, Created model
*   REV B: 19-Jul-02, Improved model 
*   REV C: 13-Sep-06, Added over temperature, improved output stage, 
*                     fixed overdrive recovery time
*   REV D: 27-Jul-07, Updated output impedance for better model stability w/cap load
*   REV E: 30-Jan-13, Modified clamp values in G35 / G36
*   REV F: 31-Jan-13, Modified clamp along with change to output impedance from 5k to 100 ohms
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip Select (MCP618)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 0.68
R10 10 11 1.54MEG
R11 10 12 1.54MEG
G10 10 11 10 11 64.8U
G11 10 12 10 12 64.8U
C11 11 12 12P
C12  1  0 3.70P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0
+ 120U 6.85 6.85 4.2 4.2 1 1
G12 1 0 62 0 -1m
G13 1 2 63 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 -1m
C14  2  0 3.70P
I15 15 4 10.0U
V16 16 4 -10m
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 880M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 600MEG
R72  2  0 600MEG
R73  1  2 3.00MEG
I80  1  2 75.0P
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -2.2U -6.2U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -61.7U 3U 3U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1K
G31 0 31 3 4 0.00
I31 0 31 DC 64.0
R31 31  0 1.06 TC=2.2M,-1U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 53.8
R32 32  0 1.06 TC=2.3M,-1U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.77
R34  34 0 1K
C34  34 0 1.49M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 1.8N
G371  0 371 37 0 1m
R371  371 0 1K
C371  371 0 62P
G38  0 38 371 0 1m
R38  39 0 1K
L38  38 39 1.8M
E38  35 0 38 0 1
*G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(120,1n)(121,1))
*G36 33 0 TABLE {V(35,4)} ((-121,-1)(-120,-1n)(0,0)(1,1n))
*
* MODIFIED G35 / G36 01-31-13
*
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(6.0,1n)(6.1,1))
G36 33 0 TABLE {V(35,4)} ((-6.1,-1)(-6.0,-1n)(0,0)(1,1n))

*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
*
* MODIFIED OUTPUT IMPEDANCE TO 100 1-31-13
*
R57 57  0 100
C58  5  0 2.00P
*
* CHANGED 200u to 0.01 due to output imedance change from 5k to 100 ohms 1-31-13
*
*G57  0 57 POLY(3) 3 0 4 0 35 0   0 75U 75U 200U
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0 0 .01
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.7M 1 -61.1M
E56 56  0 POLY(2) 4 0 52 0 1M 1 -51.3M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -9.65U 1M
G54  0  4 POLY(1) 52 0  -9.65U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-5.41M,11.3U
G97 0 98 TABLE { V(96,5) } ((-11.0,-8.7M)(-1.00M,-8.61M)(0,0)(1.00M,8.61M)(11.0,8.7M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*298M + 314M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.0M,-3U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(800M,10N)(1.3,13.2U)(1.5,14.3U)
+ (1.6,13.9U)(2.1,17.4U)(5.5,19.4U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 16.6 TC=-4.5M,20U
I63 0 63 DC 1uA
R63 0 63 180m TC=-16.4M,25U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.ENDS MCP616
.SUBCKT MCP621 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP621, MCP621S, MCP622, MCP623, MCP624, MCP625, MCP629
*
* Revision History:
*      REV A: 25-Jun-10, Created model
*      REV B: 24-Oct-11, Fixed Vout swing issue
*      REV C: 09-Jul-12, Added MCP621S, MCP623, MCP624, MCP629 
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 1.1
R10 10 11 200K
R11 10 12 200K
G10 10 11 10 11 5M
G11 10 12 10 12 5M
C11 11 12 3P
C12  1  0 9P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 -150u 66 66 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 9P
I15 15 4 25M
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
V13 3 13 1.3
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
R71  1  0 15E12
R72  2  0 15E12
R73  1  2 20E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
C20 20 22 4u
C21 21 23 4u
R22 22 0 2
R23 23 0 2
C22 22 24 2.5u
C23 23 25 2.5u
R24 24 0 3.3
R25 25 0 3.3
C24 24 241 .1u
C25 25 251 .1u
R241 241 0 10
R251 251 0 10
C241 241 0 .45u
C251 251 0 .45u
G26  0 26 POLY(2) 3 0 4 0   0.00 -25.1U -141U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  0 220U 220U
R27 27  0 1
L27 27 271 .05u
R271 271 0 .1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 -5.2
I31 0 31 DC 68
R31 31  0 1 TC=3.01M,13.7U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,10))
G32 32 0 3 4 11
I32 32 0 DC 54
R32 32  0 1 TC=2.00M,-3.59U
GD32 0 30 TABLE {V(30,32)} ((-2m,10)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.7
R34  34 0 1K
C34  34 0 9.1U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 5P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 2.2U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(5.5,1n)(6.00,1))
G36 33 0 TABLE {V(35,4)} ((-6.00,-1)(-5.5,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 14.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 46M 31M 71.4M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1M 1 -8M
E56 56  0 POLY(2) 4 0 52 0 1.2M 1 -9.2M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1)(3m,100))
GD52 50 52 TABLE {V(50,52)}  ((-3m,-100)(-2m,-1)(-1m,-1m)(0,0)(10,1n))
C51 50 51 2p
C52 50 52 2p
G53  3  0 POLY(1) 51 0  -25.0M 1M
G54  0  4 POLY(1) 52 0  -25.0M -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-80.0M)(-1.00M,-79.2M)(0,0)(1.00M,79.2M)(11.0,80.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*-31.2M + 1.07)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.54M,-5.92U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.00,21.8U)(1.3,10.0U)(1.4,50.0U)
+ (1.6,1.68M)(3.5,2.18M)(6.5,2.7M))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.00
E75 1 71 70 0 -1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  1.51306M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 631 63 REXP2 .01
R631 0 631 5 
*
* Models
.MODEL NMI NMOS(L=2.00U W=100U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 7.26
.MODEL REXP2 RES TCE= 7
.ENDS MCP621
.SUBCKT MCP6231 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6231, MCP6231R, MCP6231U, MCP6232, MCP6234
*
* Revision History:
*      REV A: 23-Aug-06, Created model
*      REV B: 27-Jul-07, Updated output impedance for better model stability w/cap load
*      REV C: 09-Jul-12, Added MCP6231R, MCP6231U
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 6.90K
R11 10 12 6.90K
C11 11 12 12.8P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   5.00M 48.2 48.2 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -112U -12U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -776U 38U 38U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 1.58
I31 0 31 DC 67
R31 31  0 1 TC=3.75M,3.19U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,.1)(2m,2))
G32 32 0 3 4 -1.7
I32 32 0 DC 108
R32 32  0 1 TC=3.11M,3.25U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,.1)(0,0)(100,-1n))	
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.12
R34  34 0 1K
C34  34 0 575U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 4.08N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 4.54M
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(65,1n)(65.5,1))
G36 33 0 TABLE {V(35,4)} ((-65.5,-1)(-65,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 2620
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 168U 34U 440U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.65M 1 -61.5M
E56 56  0 POLY(2) 4 0 52 0 1.5M 1 -49.5M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-3.13M,11.1U
G97 0 98 TABLE { V(96,5) } ((-11.0,-10.0M)(-1.00M,-9.9M)(0,0)(1.00M,9.9M)(11.0,10.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*400M + 111E-18)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.70M,5.24U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,190N)(800M,1.00U)(900M,4.00U)
+ (1.1,17.0U)(1.2,18.7U)(5.5,20.0U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  59.91066U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=22E-18 AF=1
.MODEL REXP RES TCE= 10.06834
.ENDS MCP6231
.SUBCKT MCP6241 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6241, MCP6241R, MCP6241U, MCP6242, MCP6244
*
* Revision History:
*      REV A: 21-Aug-06, Created model 
*      REV B: 27-Jul-07, Updated output impedance for better model stability w/cap load
*      REV C: 09-Jul-12, MCP6241R, MCP6241U
*      REV D: 23-Jan-15, Adjusted reverse recovery to resolve delay in single ended applications
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation 
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 6.90K
R11 10 12 6.90K
C11 11 12 7.20P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   5.00M 34.9 34.9 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -158U -3U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -776U 35.5U 35.5U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
C30 30 0 10p
G31 0 31 3 4 2
I31 0 31 DC 65
R31 31  0 1 TC=3.67M,5.32U
GD31 30 0 TABLE {V(30,31)} ((-100,-1u)(0,0)(1m,.1)(2m,2))
G32 32 0 3 4 -1.9
I32 32 0 DC 105
R32 32  0 1 TC=3.43M,4.42U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,.1)(0,0)(100,1u))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 81.8U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 22.7P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 26.5U
E38  35 0 38 0 1
* Original Reverse Recovery
*G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(48,1n)(49,1))
*G36 33 0 TABLE {V(35,4)} ((-49,-1)(-48,-1n)(0,0)(1,1n))
* Adjusted Reverse Recovery to resolve delay seen on single ended applications 01-23-15
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2,1n)(3,1))
G36 33 0 TABLE {V(35,4)} ((-3,-1)(-2,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 1650
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.21M 0.21M 0.6M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.85M 1 -51.0M
E56 56  0 POLY(2) 4 0 52 0 1.33M 1 -42.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-1.92M,-7.58U
G97 0 98 TABLE { V(96,5) } ((-11.0,-21.0M)(-1.00M,-20.7M)(0,0)(1.00M,20.7M)(11.0,21.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*166M + 416M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.14M,7.28U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,450N)(800M,1.00U)(900M,4.00U)
+ (1.2,41.0U)(1.4,45.0U)(5.5,46.0U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00U
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP 55.78U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE=10.14
.ENDS MCP6241
.SUBCKT MCP6271 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6271, MCP6271R, MCP6272, MCP6273, MCP6274, MCP6275
*
* Revision History:
*      REV A: 11-Feb-06, Created model
*      REV B: 27-Aug-06, HNV (added over temperature, improved output stage, 
*                         fixed overdrive recovery time)
*                         (MC_RQ, 27-Aug-06, Level 1.17) 
*      REV C: 09-Jul-12, Added MCP6271R    
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6273,MCP6275)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 1.0P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   2.00M 15 15 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 .22m 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20E12
R72  2  0 20E12
R73  1  2 20E12
I80  1  2 300E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -63U -26U
R26 26  0 1
E271 275 0 1 0 1
E272 276 0 2 0 1
R271 275 271 18.51k
R272 276 272 18.51k
R273 271 0 1k
R274 272 0 1k
C271 275 271 0.9p
C272 276 272 0.9p
G27  0 27 POLY(2) 271 0 272 0  -97.8U 100U 100U	
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.00
I31 0 31 DC 48.6
R31 31  0 1 TC=3.37M,856N
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 2.00
I32 32 0 DC 81.7
R32 32  0 1 TC=2.47M,-4.55U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 21U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 10P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 28U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(25.0,1n)(26.0,1))
G36 33 0 TABLE {V(35,4)} ((-26.0,-1)(-25.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 7.5M 9M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.07M 1 -19.5M
E56 56  0 POLY(2) 4 0 52 0 1.5M 1 -28.3M 0 0 -1.1M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=1.91M,-7.05U		
G97 0 98 TABLE { V(96,5) } ((-11.0,-25.0M)(-1.00M,-24.7M)(0,0)(1.00M,24.7M)(11.0,25.0M))		
E97 99 0 VALUE { V(98)*((V(3)-V(4))*26.6M + 933M)}		
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.6M,3.6U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(0.7,.2U)(0.8,4U)(1.18,108U)(1.24,70U)
+ (1.38,75U)(1.6,140U)(1.7,150U)(5.5,165U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.7
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  190U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.145F AF=1
.MODEL REXP RES TCE= 9
.ENDS MCP6271
.SUBCKT MCP6281 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6281, MCP6281R, MCP6282, MCP6283, MCP6284, MCP6285
*
* Revision History:
*      REV A: 23-Aug-06, Created model                    
*      REV B: 09-Jul-12, Added MCP6281R
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6283, MCP6285)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 1MEG
R11 10 12 1MEG
G10 10 11 10 11 150u
G11 10 12 10 12 150u
C11 11 12 0.75P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   3.00M 7 7 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
G13 1 2 62 0 .42m
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 10U 13U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -82.2U 4U 4U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 -4.77
I31 0 31 DC 97.1
R31 31  0 1 TC=3.44M,1.20U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,.1)(2m,2))
G32 32 0 3 4 -5.94
I32 32 0 DC 121
R32 32  0 1 TC=2.45M,-3.91U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 9.4U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 1.3P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 32U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(60,1n)(61,1))
G36 33 0 TABLE {V(35,4)} ((-61,-1)(-60,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 16M 16M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.2M 1 -20M
E56 56  0 POLY(2) 4 0 52 0 1.4M 1 -18M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=2.16M,-4.76U
G97 0 98 TABLE { V(96,5) } ((-11.0,-24.0M)(-1.00M,-23.7M)(0,0)(1.00M,23.7M)(11.0,24.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*-66.6M + 1.2)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.38M,-3.46U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(800M,4.00U)(950M,20.0U)(1.7,380U)
+ (1.8,390U)(2.00,400U)(5.5,436U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.7
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  237.67473U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=1F AF=1
.MODEL REXP RES TCE= 9.26823
.ENDS MCP6281
.SUBCKT MCP6286 1 2 3 4 5	
*               | | | | |	
*               | | | | Output	
*               | | | Negative Supply	
*               | | Positive Supply	
*               | Inverting Input	
*               Non-inverting Input	
*	
********************************************************************************	
* Software License Agreement                                                   *	
*                                                                              *	
* The software supplied herewith by Microchip Technology Incorporated (the     *	
* 'Company') is intended and supplied to you, the Company's customer, for use  *	
* soley and exclusively on Microchip products.                                 *	
*                                                                              *	
* The software is owned by the Company and/or its supplier, and is protected   *	
* under applicable copyright laws. All rights are reserved. Any use in         *	
* violation of the foregoing restrictions may subject the user to criminal     *	
* sanctions under applicable laws, as well as to civil liability for the       *	
* breach of the terms and conditions of this license.                          *	
*                                                                              *	
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *	
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *	
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *	
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *	
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *	
********************************************************************************	
*	
* The following op-amps are covered by this model:	
*      MCP6286	
*	
* Revision History:	
*      REV A: 03-Jun-10, Created model		
*	
* Recommendations:	
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)	
*      For a quick, effective design, use a combination of: data sheet	
*            specs, bench testing, and simulations with this macromodel	
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement	
*	
* Supported:	
*      Typical performance for temperature range (-40 to 125) degrees Celsius	
*      DC, AC, Transient, and Noise analyses.	
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,	
*            open loop gain, voltage ranges, supply current, ... , etc.	
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 	
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.	
*	
* Not Supported:	
*   Some Variation in specs vs. Power Supply Voltage
*   Monte Carlo (Vos, Ib), Process variation
*   Distortion (detailed non-linear behavior)
*   Behavior outside normal operating region
*	
* Input Stage	
V10  3 10 1.00
R10 10 11 100K
R11 10 12 100K
G10 10 11 10 11 1M
G11 10 12 10 12 1M
C11 11 12 12P
C12  1  0 20P
C13  1  2 10P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   1.5M 3.3 3.3 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI
M14 12 2 15 15 NMI
G14 2 0 62 0 1m
C14  2  0 20P
I15 15 4 10M
I154 3 4 -7.5M
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m))
V13 3 13 1.2
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m))
R71  1  0 20E12
R72  2  0 20E12
R73  1  2 50E12
*	
* Noise, PSRR, and CMRR	
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -14.1U -5.4U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -55.0U 2.4U 2.4U
R27 27  0 1
*	
* Open Loop Gain, Slew Rate	
G30  0 30 12 11 2.1
R30 30  0 1.00K
G31 0 31 3 4 2.27
I31 0 31 DC 85
R31 31  0 1 TC=3.32M,-2.14U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,100))
C31 30 31 1f
G32 32 0 3 4 7.8
I32 32 0 DC 74
R32 32  0 1 TC=2.80M,-2.58U
GD32 0 30 TABLE {V(30,32)} ((-2m,100)(-1m,0.1)(0,0)(100,-1n))
C32 30 32 1f
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 43U
G37  0 37 34 0 10m
R37  37 0 100
C37  37 0 39.7P
G38  0 38 37 0 1m
R38  39 0 1K	
L38  38 39 5.3U	
E38  35 0 38 0 1	
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(20.0,1n)(22.0,1))	
G36 33 0 TABLE {V(35,4)} ((-22.0,-1)(-20.0,-1n)(0,0)(1,1n))	
*	
* Output Stage	
R80 50 0 100MEG	
G50 0 50 57 96 2	
R58 57  96 0.50	
R57 57  0 200	
C58  5  0 2.00P	
G57  0 57 POLY(3) 3 0 4 0 35 0 0 5.7M 4.8M 5.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
E55 55  0 POLY(2) 3 0 51 0 -1.1M 1 -37.5M	
E56 56  0 POLY(2) 4 0 52 0 1.3M 1 -42.5M
C55 55 0 10p
C56 56 0 10p	
R51 51 0 1k	
R52 52 0 1k	
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))	
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
C51 50 51 10p
C52 50 51 10p	
G53  3  0 POLY(1) 51 0  -2.5M 1M	
G54  0  4 POLY(1) 52 0  -2.5M -1M	
*	
* Current Limit	
G99 96 5 99 0 1	
R98 0 98 1 TC=2.53M,-1.41U	
G97 0 98 TABLE { V(96,5) } ((-11.0,-17.0M)(-1.00M,-16.8M)(0,0)(1.00M,16.8M)(11.0,17.0M))	
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.00 + 1.00)}	
D98 4 5 DESD	
D99 5 3 DESD	
*	
* Temperature / Voltage Sensitive IQuiscent	
R61 0 61 1 TC=3.09M,473N	
G61 3 4 61 0 1	
G60 0 61 TABLE {V(3, 4)} 	
+ ((0,0)(900M,4.78U)(1.3,240U)(1.4,428U)	
+ (1.5,462U)(1.6,478U)(6.00,495U))	
*	
* Temperature Sensitive offset voltage	
I73 0 70 DC 1uA	
R74 0 70 1 TC=-0.99	
E75 1 71 70 0 1
*	
* Temp Sensistive IBias	
I62 0 62 DC 1uA	
R62 0 62 REXP  0.9M	
*	
* Temp Sensistive Offset IBias	
I63 0 63 DC 1uA	
R63 0 63 REXP 15M
*	
* Models	
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )	
.MODEL DESD  D   N=1 IS=1.00E-15	
.MODEL DN1 D   IS=1P KF=146E-18 AF=1	
.MODEL REXP  RES TCE= 7
.ENDS MCP6286
.SUBCKT MCP6291 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6291, MCP6291R, MCP6292, MCP6293, MCP6294, MCP6295
*
* Revision History:
*      REV A: 27-Aug-06, Created model 			    
*      REV B: 09-Jul-12, Added MCP6291R
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Chip select (MCP6293, MCP6295)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 345K
R11 10 12 345K
G10 10 11 10 11 288U
G11 10 12 10 12 288U
C11 11 12 0.3p 
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   3.00M 1 1 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 .14m
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 200u
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 15U 9U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -138U 7.2U 7.2U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.64
I31 0 31 DC 85
R31 31  0 1 TC=3.29M,-3.86U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 10
I32 32 0 DC 92
R32 32  0 1 TC=2.52M,-1.81U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 5.03U 
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 4P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 35U
R388 38 39 50k
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(90.0,1n)(95.0,1))
G36 33 0 TABLE {V(35,4)} ((-95.0,-1)(-90.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 30M 22M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.55M 1 -17.8M
E56 56  0 POLY(2) 4 0 52 0 3.0M 1 -19.4M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=1.80M,3.49U
G97 0 98 TABLE { V(96,5) } ((-11.0,-19.0M)(-1.00M,-18.8M)(0,0)(1.00M,18.8M)(11.0,19.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*35.0M + 912M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.62M,-1.92U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,9.2U)(1.4,300U)(2,860U)
+ (2.5,990U)(2.7,990U)(3.1,880U)(5.5,990U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.7
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  237.67473U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=27F AF=1
.MODEL REXP RES TCE= 9.26823
.ENDS MCP6291
.SUBCKT MCP631 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP631, MCP632, MCP633, MCP635
*
* Revision History:
*      REV A: 17-Jun-10, Created model
*      REV B: 01-Nov-11, Fixed Vout swing issue
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 1.1
R10 10 11 200K
R11 10 12 200K
G10 10 11 10 11 5M
G11 10 12 10 12 5M
C11 11 12 3P
C12  1  0 9P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 3M 51 51 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
I12 1 0 -3p
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 9P
I15 15 4 25M
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
V13 3 13 1.3
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
R71  1  0 15E12
R72  2  0 15E12
R73  1  2 20E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
C20 20 22 3.6u
C21 21 23 3.6u
R22 22 0 1.5
R23 23 0 1.5
C22 22 24 2.2u
C23 23 25 2.2u
R24 24 0 5
R25 25 0 5
C24 24 241 .1u
C25 25 251 .1u
R241 241 0 10
R251 251 0 10
C241 241 0 .45u
C251 251 0 .45u
G26  0 26 POLY(2) 3 0 4 0   0.00 -40U -50U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  0 0.6M 0.6M
R27 27  0 1
L27 27 271 .23u
R271 271 0 .1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 -1
I31 0 31 DC 49.5
R31 31  0 1 TC=3.01M,-4U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,10))
G32 32 0 3 4 9
I32 32 0 DC 42.5
R32 32  0 1 TC=2.2M,-3.59U
GD32 0 30 TABLE {V(30,32)} ((-2m,10)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.4
R34  34 0 1K
C34  34 0 7U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 3P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 2.2U
E38  35 0 38 0 1
* Changed G35 and G36 to fix output offset - AR / 01-Nov-11
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(5.5,1n)(6.00,1))
G36 33 0 TABLE {V(35,4)} ((-6.00,-1)(-5.5,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 14.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 32M 31M 81M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -2.4M 1 -8.9M
E56 56  0 POLY(2) 4 0 52 0 1.24M 1 -8.5M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1)(3m,100))
GD52 50 52 TABLE {V(50,52)}  ((-3m,-100)(-2m,-1)(-1m,-1m)(0,0)(10,1n))
C51 50 51 2p
C52 50 52 2p
G53  3  0 POLY(1) 51 0  -25.0M 1M
G54  0  4 POLY(1) 52 0  -25.0M -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-80.0M)(-1.00M,-79.2M)(0,0)(1.00M,79.2M)(11.0,80.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*-31.2M + 1.07)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.54M,-5.92U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.00,10U)(1.2,0.1M)(1.45,1.4M)
+ (1.6,1.7M)(1.8,1.8M)(6.5,2.9M))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.00
E75 1 71 70 0 -1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  1.15M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 631 63 REXP2 .005
R631 0 631 2.25 
*
* Models
.MODEL NMI NMOS(L=2.00U W=100U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 7
.MODEL REXP2 RES TCE= 7
.ENDS MCP631
.SUBCKT MCP6401 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6401, MCP6401R, MCP6401U, MCP6402, MCP6404, MCP6406, MCP6407, MCP6409
*
*
* Revision History:
*      REV A: 10-Oct-10, Created model
*      REV B: 09-Jul-12, Added MCP6406, MCP6407, MCP6409
*       
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
*
* Input Stage
V10  3 10 -400M
R10 10 11 1.00MEG
R11 10 12 1.00MEG
G10 10 11 10 11 100U
G11 10 12 10 12 100U
C11 11 12 397E-15
C12  1  0 6P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   4.5M 11.7 11.7 3.6 3.6 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
C13 1 2 3P
I15 15 4 20.0U
V16 16 4 -200M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -200M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -79.4U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -847U 40U 40U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 3.9
I31 0 31 DC 51.5
R31 31  0 1 TC=3.03M,2.40U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
CD31 31 30 2p
G32 32 0 3 4 2.2
I32 32 0 DC 93
R32 32  0 1 TC=2.22M,-2.72U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
CD32 32 30 2p
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 0.325
R34  34 0 1K
C34  34 0 50.3U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 63.6P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 79.5U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(90,1n)(91,1))
G36 33 0 TABLE {V(35,4)} ((-91,-1)(-90,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 1.2K
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 312U 416U 833U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
CD55 55 57 2p
CD56 57 56 2p
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 2M 1 -54M 
E56 56  0 POLY(2) 4 0 52 0 1.2M 1 -50M 
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
CD51 50 52 2p
CD52 50 51 2p
G53  3  0 POLY(1) 51 0  -20.0U 1M
G54  0  4 POLY(1) 52 0  -20.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-3.71M,8.17U
G97 0 98 TABLE { V(96,5) } ((-12.0,-7.00M)(-1.00M,-6.93M)(0,0)(1.00M,6.93M)(12.0,7.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*428M + 142M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.24M,3.12U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3,4)} 
+ ((0,0)(800M,440N)(850M,3.00U)(1.3,40.0U)
+ (1.4,42.0U)(5.00,46.0U)(7.00,50.0U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  1.1m
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 1.1 TC=30.4M,454U
*
* Models
.MODEL NMI NMOS(L=2.00U W=50.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 6.6
.ENDS MCP6401
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* solely and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*************************************************************************

.SUBCKT MCP6411 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
* The following op-amps are covered by this model:
*      MCP6411
*
* Date of model creation: 9-11-2017_2:13:28_PM
* Level of Model Creator: 6.17S / 07-31-17
*
* Revision History:
*      REV A: 30-July-17, Initial Input
*      REV B: 31-July-17, Added EMI Filter Network
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*
* EMI Stage
*
RF1 1 1A 1.42k
RF2 2 2A 1.42k
RF3 1A 1B 1.14k
RF4 2A 2B 1.14k
CF1 1A 0 0.5p
CF2 0 2A 0.5p
CF3 1B 0 0.5p
CF4 0 2B 0.5p
*
* Input Stage
*
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1B  0 12.0P
E12 71 14 VALUE { (93.0U) + V(20) * 5.19 + V(21) * 5.19 + V(22) * 5.19 + V(23) * 5.19 }

* Generate Input Bias 1 and 2 and  Input Offset
EG12 VIBIAS 0 62 0 1
EG13 VIBIOS 0 63 0 1

* Calculate IB1 and IB2 based on IOS
EIB1 VIB1 0 VALUE { (V(VIBIAS)+V(VIBIOS)) /2 }
EIB2 VIB2 0 VALUE { (V(VIBIAS)-V(VIBIOS)) /2 }

* Convert Voltage to Current on Pins 1 and 2
GIB1 1B 0 VIB1 0 1u
GIB2 2B 0 VIB2 0 1u

M12 11 14 15 15 NMI 
M14 12 2B 15 15 NMI 
C14  2B  0 12.0P
I15 15 4 500U
V16 16 4 -10.0M
GD16 16 1B TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2B 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1B  0 10.0E12
R72  2B  0 10.0E12
R73  1B  2B 10.0E12
*C13  1B  2B 6.00P
*
* Noise 
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 81.9
R31 31  0 1 TC=1.49M,-12.2U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 116
R32 32  0 1 TC=1.08M,-11.0U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
*
* 1st Order Pole
*
G34  0 34 33 0 794M
R34  34 0 1K
C34  34 0 126U
*
* 2nd Order Pole
*
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.1P
*
* Extra 2nd Pole
*
G37A 0 37A 37 0 1m
R37A 37A 0 1K
C37A  37A 0 15.1P
*
* 1st Order Zero
*
G38  0 38 37A 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1p)(0,0)(450,1n)(495,1))
G36 33 0 TABLE { V(35,4) } ((-495,-1)(-450,-1n)(0,0)(1,1p))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 1.00K
C58  5  0 2.00P
* PSRR / CMRR 
G57  0 57 VALUE { V(35) * 1.00M + V(115) + V(125) + V(134) } 
*
*
* PSRR Plus Gain and GBWP Pole Neutralization and Wave Shaping 
*
* G30 THE DC GAIN FOR +PSRR 
G110 0 110 3 0 19.9M
* ADD POLE TO NEUTRALIZE GBWP ZERO
R110 110 0 1G 
GR110 110 0 110 0 1 
C110 110 0 126M
*
*
* PSRR Plus Zero 
*
G111 0 111 110 0 1 
L111 111 112 2.45M
R112 112 0 1G 
GR112 112 0 112 0 1 
*
* PSRR Plus Pole 
*
G114 0 114 111 0 1 
R114 114 0 1G 
C114 114 0 159P
GR114 114 0 114 0 1 
*
* PSRR Plus 2nd Zero 
*
G115 0 115 114 0 1 
L115 115 116 159P
R116 116 0 1G 
GR116 116 0 116 0 1 
*
* PSRR Minus Gain and GBWP Pole Neutralization and Wave Shaping 
*
* G40 THE DC GAIN FOR -PSRR 
G120 0 120 4 0 22.3M
* ADD POLE TO NEUTRALIZE GBWP ZERO
R120 120 0 1G 
GR120 120 0 120 0 1 
C120 120 0 126M
*
*
* PSRR Minus Pole 
*
G121 0 121 120 0 1 
L121 121 122 2.89M
R122 122 0 1G 
GR122 122 0 122 0 1 
*
* PSRR Minus Zero 
*
G124 0 124 121 0 1 
R124 124 0 1G 
C124 124 0 159P
GR124 124 0 124 0 1 
*
* PSRR Minus 2nd Pole 
*
G125 0 125 124 0 1 
L125 125 126 159P
R126 126 0 1G 
GR126 126 0 126 0 1 
*
* CMRR Gain and GBWP Pole Neutralization and Wave Shaping 
*
* G50 THE DC GAIN FOR CMRR 
G130 0 130 VALUE { ( V(15) ) * 11.2U}
* Add Zero To Neutralize GBWP Pole
R130 130 0 1G 
GR130 130 0 130 0 1m 
C130 130 0 126U
*
*
* CMRR Pole 
*
G131 0 131 130 0 1 
L131 131 132 374U
R132 132 0 1G 
GR132 132 0 132 0 1 
*
* CMRR Zero 
*
G133 0 133 131 0 1 
R133 133 0 1G 
C133 133 0  159P
GR133 133 0 133 0 1 
*
* CMRR 2nd Pole
*
G134 0 134 133 0 1 
L134 134 135 159P
R135 135 0 1G 
GR135 135 0 135 0 1 
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 187U + V(3) * 1 + V(51) * -24.5M }
E56 56  0 VALUE { -373U + V(4) * 1 + V(52) * -23.4M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-6.24M,5.84U
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 603M + -206M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 500M + 0.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=2.19M,-14.6U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(650M,470N)(1.00,25.0U)(1.25,47.5U)(3.5,47.0U)(4.5,47.0U)(5.5,47.0U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1
R74 0 70 1 TC=3.00U
E75 1B 71 VALUE {V(70)-1}
*
* Temp Sensistive IBias
*
I62 0 62 DC 1uA
R62 622 62 REXP  659.70031M
R622 0 622 REXP_2  10.0714M
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1uA
R63 633 63 REXP2  209.45882M
R633 0 633 REXP_4  1.75762M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=2.14E-15 AF=1
.MODEL REXP  RES TCE= 4.76647
.MODEL REXP_2  RES TCE= 11.57039
.MODEL REXP2  RES TCE= 2.32202
.MODEL REXP_4  RES TCE= 10.99935
.ENDS MCP6411




.SUBCKT MCP6421 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6421
*
*
* Revision History:
*      REV A: 17-Apr-13, Created model
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*
* Input Stage
*
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 12.0P
E12 71 14 VALUE { (0.00 - 1u) + V(20) * 17.2 + V(21) * 17.2 + V(22) * 17.2 + V(23) * 17.2 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 12.0P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-10.0E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-10.0E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 100E12
R72  2  0 100E12
R73  1  2 100E12
*C13  1  2 6.00P
*
* Noise 
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 95.4
R31 31  0 1 TC=2.50M,-9.81U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 109
R32 32  0 1 TC=2.53M,-14.9U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 813U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 757P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(300,1n)(330,1))
G36 33 0 TABLE { V(35,4) } ((-330,-1)(-300,-1n)(0,0)(1,1n))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 6.00K
C58  5  0 2.00P
*
* PSRR PLUS 
*
G57  0 57 VALUE { V(35) * 166U + V(110) + V(120) + V(130) } 
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110
G110 0 110 3 0 8.35N
L110 110 111 244U
R110 111 0 1E6 
GR110 111 0 111 0 1 
*
* PSRR MINUS 
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120
G120 0 120 4 0 7.44N
L120 120 121 636U
R120 121 0 1E6 
GR120 121 0 121 0 1 
*
* CMRR 
*
* G130 THE DC GAIN FOR CMRR AND L130 THE ROLL OFF WITH R130
G130 0 130 VALUE { ( V(1) + V(2) ) * 9.37N /2 } 
L130 130 131 26.5U
R130 131 0 1E6 
GR130 131 0 131 0 1 
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 0.00 + V(3) * 1 + V(51) * -30.0M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -25.8M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-5.23M,22.1U
G97 0 98 TABLE { V(96,5) } ((-5.6,-5.00M)(-1.00M,-4.95M)(0,0)(1.00M,4.95M)(5.6,5.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 850M + -275M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 4.00 + -5.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=3.19M,-5.34U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(500M,42.0N)(1.00,3.00U)(1.5,3.8U)(3.00,4.1U)(5.00,4.2U)(6.00,4.3U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*
I62 0 62 DC 1000uA
R62 0 62 REXP  803.70754N
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1000uA
R63 0 63 REXP2  360.33671U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=1.00E-15 AF=1
.MODEL REXP  RES TCE= 6.94224
.MODEL REXP2  RES TCE= 1.46255
.ENDS MCP6421




.SUBCKT MCP6441 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6441, MCP6442, MCP6444
*
*
* Revision History:
*      REV A: 24-Nov-10, Created model
*      REV B: 09-Jul-12, Added MCP6442, MCP6444
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
*       
*
* Input Stage
V10  3 10 -500M
R10 10 11 2.18MEG
R11 10 12 2.18MEG
G10 10 11 10 11 45.8U
G11 10 12 10 12 45.8U
C11 11 12 364E-15
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   -4.2M 13.8 13.8 30.8 30.8 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 5.00U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -50.1U -31.6U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -238U 25.1U 25.1U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.07
I31 0 31 DC 27.5
R31 31  0 1 TC=3.4M,-656N
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 8.45
I32 32 0 DC 25.8
R32 32  0 1 TC=2.68M,5.19U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 5.59M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 3.97N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.91K,1n)(3.20K,1))
G36 33 0 TABLE {V(35,4)} ((-3.20K,-1)(-2.91K,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 72.8K
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 5.15U 6.86U 13.7U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -5.00M 1 -175M
E56 56  0 POLY(2) 4 0 52 0 -13.8E-18 1 -100M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -5.00U 1M
G54  0  4 POLY(1) 52 0  -5.00U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.48M,1.66U
G97 0 98 TABLE { V(96,5) } ((-6.00,-13.0M)(-1.00M,-12.8M)(0,0)(1.00M,12.8M)(6.00,13.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*282M + 153M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.80M,429N
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(500M,4.3N)(750M,40.0N)(1.00,390N)
+ (2.00,420N)(5.5,430N)(7.00,480N))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  1.33523M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 500M TC=40.8M,1.40M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 5.36579
.ENDS MCP6441
.SUBCKT MCP6471 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6471
*
* Revision History:
*      REV A: 01-Dec-12, Created model      
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region    
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { 65.0U + V(20) * 3.94 + V(21) * 3.94 + V(22) * 3.94 + V(23) * 3.94 + V(26) * 1 + V(27) * 1 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 25.0
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 VALUE { 0.00 + V(3) * -28.1U + V(4) * -31.6U }
R26 26  0 1
G27  0 27 VALUE { -88.5U + V(1) * 10.0U + V(2) * 10.0U }
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 63.6
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 85.9
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 35.8U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 45.4P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(10.0,1n)(11.0,1))
G36 33 0 TABLE { V(35,4) } ((-11.0,-1)(-10.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 350
C58  5  0 2.00P
G57  0 57 VALUE { V(3) * 1.07M + V(4) * 1.42M + V(35) * 2.85M }
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { -325U + V(3) * 1 + V(51) * -25.0M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -20.0M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-5.10M,4.78U
G97 0 98 TABLE { V(96,5) } ((-5.6,-11.0M)(-1.00M,-10.8M)(0,0)(1.00M,10.8M)(5.6,11.0M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 515M + -30.3M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 1.00 + -1.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=120U,-264N
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,1.08U)(1.5,100U)(2.00,100U)(3.00,102U)(5.5,108U)(6.5,120U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1000uA
R62 0 62 REXP  449.71912N
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1000uA
R63 0 63 REXP2  32.94705U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=4.5N AF=1
.MODEL REXP  RES TCE= 5.88717
.MODEL REXP2  RES TCE= 4.7086
.ENDS MCP6471




.SUBCKT MCP6481 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6481
*
* Revision History:
*      REV A: 01-Dec-12, Created model       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*       
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { 69.0U + V(20) * 2.95 + V(21) * 2.95 + V(22) * 2.95 + V(23) * 2.95 + V(26) * 1 + V(27) * 1 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 25.0
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 VALUE { 0.00 + V(3) * -25.1U + V(4) * -28.1U }
R26 26  0 1
G27  0 27 VALUE { -78.9U + V(1) * 8.91U + V(2) * 8.91U }
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 81.2
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 108
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 19.0U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(10.0,1n)(11.0,1))
G36 33 0 TABLE { V(35,4) } ((-11.0,-1)(-10.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 300
C58  5  0 2.00P
G57  0 57 VALUE { V(3) * 1.25M + V(4) * 1.66M + V(35) * 3.33M }
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { -321U + V(3) * 1 + V(51) * -21.9M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -19.0M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.28M,-8.30U
G97 0 98 TABLE { V(96,5) } ((-5.6,-4.00M)(-1.00M,-3.96M)(0,0)(1.00M,3.96M)(5.6,4.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 2.07 + -2.10), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 2.00 + -2.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=520U,-1.14U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,2.5U)(1.5,235U)(2.00,236U)(3.00,237U)(6.00,250U)(6.5,270U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1000uA
R62 0 62 REXP  448.33476N
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1000uA
R63 0 63A REXP2  37.76776N
V63 63 63A 0.03U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=4.5N AF=1
.MODEL REXP  RES TCE= 5.73225
.MODEL REXP2  RES TCE= 11.57039
.ENDS MCP6481




.SUBCKT MCP6491 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6491
*
* Revision History:
*      REV A: 03-Dec-12, Created model      
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*       
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { 90.0U + V(20) * 2.46 + V(21) * 2.46 + V(22) * 2.46 + V(23) * 2.46 + V(26) * 1 + V(27) * 1 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 25.0
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 VALUE { 0.00 + V(3) * -28.1U + V(4) * -29.8U }
R26 26  0 1
G27  0 27 VALUE { -93.7U + V(1) * 10.5U + V(2) * 10.5U }
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 87.4
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 120
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 9.83U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 11.5P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(10.0,1n)(11.0,1))
G36 33 0 TABLE { V(35,4) } ((-11.0,-1)(-10.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 200
C58  5  0 2.00P
G57  0 57 VALUE { V(3) * 1.87M + V(4) * 2.5M + V(35) * 5.00M }
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { -978U + V(3) * 1 + V(51) * -21.9M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -18.0M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.31M,2.4U
G97 0 98 TABLE { V(96,5) } ((-5.6,-5.00M)(-1.00M,-4.95M)(0,0)(1.00M,4.95M)(5.6,5.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 1.77 + -1.65), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 2.00 + -2.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=323U,626N
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,5.3U)(1.75,520U)(2.00,520U)(3.00,520U)(6.00,530U)(6.5,560U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1000uA
R62 0 62 REXP  557.92295N
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1000uA
R63 0 63 REXP2  30.21566U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=450P AF=1
.MODEL REXP  RES TCE= 5.508
.MODEL REXP2  RES TCE= 4.73222
.ENDS MCP6491




.SUBCKT MCP651 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP651, MCP651S, MCP652, MCP653, MCP654, MCP655, MCP659
*
* Revision History:
*      REV A: 26-Oct-09, Created model
*      REV B: 01-Nov-11, Fixed Vout swing issue
*      REV C: 09-Jul-12, Added MCP651S, MCP653, MCP654, MCP659
*       
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      If you have a problem with your circuit, make sure to check the input
*      terminal voltages against the common mode input range.
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
* Changed V10 to fix common mode range - AR / 01-Nov-11
*V10  3 10 -500M
V10  3 10 1.1
R10 10 11 100k
R11 10 12 100k
G10 10 11 10 11 10M
G11 10 12 10 12 10M
C12  1  0 9.00P
E12 71 14 POLY(4) 205 0 222 0 26 0 27 0 200U 54 1.27 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 9.00P
I15 15 4 1
V16 16 4 -.3
* Changed GD16 to fix common mode range - AR / 01-Nov-11
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
*GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 1.3
* Changed GD13 to fix common mode range - AR / 01-Nov-11
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
*GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 12E12
R72  2  0 12E12
R73  1  2 20E12
*
* Noise, PSRR, and CMRR
I20 21 20 423u
D20 20  0 DN1
D21  0 21 DN1
E21 201 0 POLY(2) 20 0 21 0 0 1 1
R201 201 204 .5
C201 204 202 100u
R202 202 0   30m
R203 203 0   18m
C203 202 203 2.5m
R204 204 205 4
C204 204 205 50u
C205 205 206 50u
R205 206 0  .5
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
E22 221 0 POLY(2) 22 0 23 0 0 1 1
R221 221 222 1
C221 222 0 93n
G26  0 26 POLY(2) 3 0 4 0   0.00 -56.2U -56.2U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -.37M 79U 79U
R27 27 0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 4.36
I31 0 31 DC 13.5
R31 31  0 1 TC=1.8M,-5U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 3.94
I32 32 0 DC 21.1
R32 32  0 1 TC=1.35M,-5U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
C33 33 0 1.6p
G34  0 34 33 0 1
R34  34 0 1K
C34  34 0 0.72U
G38  0 38 34 0 100m
R38  39 0 10
L38  38 39 7N
E38  35 0 38 0 1
* Changed G35 and G36 to fix output offset - AR / 01-Nov-11
*G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(0.64,1n)(0.65,2))
*G36 33 0 TABLE {V(35,4)} ((-1.46,-1)(-1.45,-1n)(0,0)(1,1n))
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.75,1n)(2.80,2))
G36 33 0 TABLE {V(35,4)} ((-2.80,-1)(-2.75,-1n)(0,0)(1,1n))

*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57 0 25
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 12.5M 2.3M 33.3M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
CD55 55 57 2p
CD56 57 56 2p
E55 55  0 POLY(3) 3 0 51 0 3 4 -3.1M 1 -4.6M 4M 0 0 -0m 0 -0.5m
E56 56  0 POLY(3) 4 0 52 0 3 4 1.7M 1 -6.7M 0M 0 0 0m 0 -0.28m
**                       0 3 4 -lowend-same 1 mainR divergLow 0 0 hiDiff 0 sl_fn(isq)
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -1 1M
G54  0  4 POLY(1) 52 0  -1 -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-173U,-199N
G97 0 98 TABLE { V(96,5) } ((-11,-96M)(-1M,-95M)(0,0)(1M,95M)(11,96M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*-6.72M + 1.01)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.78M,2.41U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.2,1u)(1.3,54.0U)(1.5,500U)(1.8,4.3M)
+ (2.5,5.00M)(3.5,5.4M)(6.5,6.1M))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  2.5M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 5.00 TC=-3M,0.8M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 6.7
.ENDS MCP651
.SUBCKT MCP6541 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* solely and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following comparators are covered by this model:
*      MCP6541, MCP6541R, MCP6541U, MCP6542, MCP6544
*
* Date of model creation: 9/27/2006
*
* Revision History:
*      REV A: 9/27/06 HNV Initial Model
*      REV B: 5/11/07 HNV Added MCP6541R, MCP6541U. Replaced DFFRSH with analog model
*      REV C:  9/5/16, removed MCP6543

* Recommendations:
*      Use PSPICE or Simetrix (7.1, or higher, other simulators may require translation). 
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      MCP6543: model with Chip Select; use MCP6541
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Offset voltage is generalized as a function of power supply voltage only
*      Output voltage headroom in model reflects 5.5V operation in datasheet graph.
*      Quiescent current switching vs. common mode input not modelled.
*      Input differential mode impedance in model >10M, but not >10T as in datasheet
*      
*
* Input Stage
V10  3 10 -505M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 576E-15
C12  1  0 4.00P IC=100m
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 1.5M 79.6 79.6 79.6 79.6 1 1 0.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 79.6 79.6 79.6 79.6 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 50.0U
V16 16 4 -305M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -305M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -177U -177U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.75M 158U 158U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 -2.7
I31 0 31 DC 110
R31 31  0 1 TC=2.34M,-4.57U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 12
I32 32 0 DC 76.5
R32 32  0 1 TC=1.80M,-3.97U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 31.6M
R34  34 0 1K
C34  34 0 503N
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 3P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 32U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(18.0,1n)(20.0,1))
G36 33 0 TABLE {V(35,4)} ((-22.0,-1)(-20.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 1M 1M 2M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.26M 1 -39.0M
E56 56  0 POLY(2) 4 0 52 0 1.02M 1 -52.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-2.95M,7.2U
G97 0 98 TABLE { V(96,5) } ((-11.0,-10.0M)(-1.00M,-9.9M)(0,0)(1.00M,9.9M)(11.0,10.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*760M + -1.15)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.53M,-13.0U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(600M,5.7N)(650M,30.0N)(800M,200N)
+ (1.33,558N)(1.4,570N)(5.5,580N))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP 68.2U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 REXPO 1U
*
* Hysteresis
G110 0 110 POLY(2) 3 0 4 0  3.1 -50M 50M
R110 110 0 1 TC=2.2M,-14U
E111 111 0 VALUE { V(110) * V(112) }
R121 57 121 100
C121 0 121 100p
E121 122 0 TABLE { V(121, 0) } 
+ ( (-1,0)(0,0)(.1m,5)(1,5) )
R122 122 1221  100
C122 1221 0 100p  
G122 1221 125 TABLE { V(1221, 125) } 
+ ( (-100,0)(0,0)(.1m,10)(.2m,100) )
R123 57 123 100
C123 0 123 100p
E123 124 0 TABLE { V(0, 123) } 
+ ( (-1,0)(0,0)(.1m,5)(1,5) )
R124 124 1241  100
C124 1241 0 100p  
G124 125 1241 TABLE { V(125, 1241) } 
+ ( (-100,0)(0,0)(.1m,10)(.2m,100) )
C125 0 125 1u IC=0
R125 0 125 10000MEG
E125 112 0 TABLE { V(125, 0) } 
+ ( (0,-1)(2.49,-0.99)(2.51,0.99)(5,1) )
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
*.MODEL REXP RES R={ ((1.01)^(10.1*(TEMP-27))) }
*.MODEL REXPO RES R={ ((1.01)^(9.0*(TEMP-27))) }
.MODEL REXP  RES TCE= 10.1
.MODEL REXPO RES TCE= 9
.ENDS MCP6541
.SUBCKT MCP6547 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following comparators are covered by this model:
*      MCP6546, MCP6546R, MCP6546U, MCP6547, MCP6548, MCP6549
*
* Revision History:
*      REV A: 16-Oct-07, Created Model
*      REV B: 09-Jul-12, Added MCP6546R, MCP6546U
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*            in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*      open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*      current, Vsat, Propagation delay vs. Temp and P.S.
*
* Not Supported:
*      Chip Select (MCP6548)
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -305M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 576E-15
C12  1  0 4P
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4P
I15 15 4 50U
I915 4 3 50U
V16 16 4 -305M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -305M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -160U -160U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.75M 133U 133U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 -2.7
I31 0 31 DC 110
R31 31  0 1 TC=2.34M,-4.57U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 12
I32 32 0 DC 76.5
R32 32  0 1 TC=1.80M,-3.97U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 31.6M
R34  34 0 1K
C34  34 0 503N
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 3P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 32U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(18.0,1n)(20.0,1))
G36 33 0 TABLE {V(35,4)} ((-22.0,-1)(-20.0,-1n)(0,0)(1,1n))
*
* Output Stage
G57  0 57 POLY(3) 3 0 4 0 35 0   0 -1M -1M -2M
R57 57  4 500
C58  5  0 8P
E58 58 0 VALUE {IF(V(57)>V(3),V(3),IF(V(57)<V(4),V(4),V(57)))}
M5 96 58 4 4 NOUT
*
* Current Limit
R96 96 5 15
D98 4 5 DESD
D99 5 91 DESD
V91 91 4 10
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.53M,-13.0U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(600M,5.7N)(650M,30.0N)(800M,200N)
+ (1.33,558N)(1.4,570N)(5.5,580N))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=3.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP 68.2U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 REXPO 1U
*
* Hysteresis
G110 0 110 POLY(2) 3 0 4 0  3.1 -50M 50M
R110 110 0 1 TC=2.2M,-14U
E111 111 0 VALUE {V(110) * V(112)}
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
*
* Models
.MODEL NMI NMOS(L=2U W=42U KP=20U LEVEL=1)
.MODEL NOUT NMOS(L=20U W=20U KP=6.7M LEVEL=3 VTO=0.8 VMAX=10000) 
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 10.1
.MODEL REXPO RES TCE= 9
.ENDS MCP6547

.SUBCKT MCP6561 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6561/1R/1U/2/4
*
*
* Revision History:
*      REV A: 31-Jan-11, Created model
*      REV B: 09-Apr-11, Fixed output voltage swing    
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -450M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 576E-18
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   2.1M 86.2K 86.2K 86.2K 86.2K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 50.0U
V16 16 4 -250M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -250M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 1.00E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -316U -316U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.75M 158U 158U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 14.7
I31 0 31 DC 13.7
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 14.7
I32 32 0 DC 13.7
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 353N
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 0.00 1 -40.0M
E56 56  0 POLY(2) 4 0 52 0 1.36M 1 -17.8M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-1.00M,2.20U
G97 0 98 TABLE { V(96,5) } ((-11.0,-6.5M)(-1.00M,-6.43M)(0,0)(1.00M,6.43M)(11.0,6.5M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*2.39 + -3.30)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*2.39 + -3.30),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.36M,-625N
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(800M,930N)(1.8,88.0U)(2.00,89.0U)
+ (3.00,90.0U)(5.00,94.0U)(6.00,97.0U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
*R74 0 70 1 TC=2.00
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  9.47302M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 250M TC=473M,5.03M
*
* Hysteresis
G110 0 110 POLY(2) 3 0 4 0  10.1 -100M 100M
R110 110 0 1 TC=1.8M,0
*E111 111 0 VALUE { V(110) * SGN(V(57) }
* LINE ABOVE CAUSED CONVERGENCE ERROR, USE TWO LINES BELOW INSTEAD
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Hyst FF Node 120 is output of FF
*X_U113 0 0 113 114 120 115 $G_DPWR $G_DGND DFFRSH
*E114 114 0 TABLE {V(57,0)}((-1,-1n)(1m,0)(2m,4)(1,4.01))
*R113 0 115 1k
*E113 113 0 TABLE {V(57,0)}((-1,4.01)(-2m,4)(-1m,1n)(0,0))
*
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 4.41236
.ENDS MCP6561
.SUBCKT MCP6566 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6566/6R/6U/7/9
*
*
* Revision History:
*      REV A: 14-Mar-11, Created model
*      REV B: 09-Apr-11, Fixed output voltage swing      
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -450M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 576E-18
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   2.1M 86.2K 86.2K 86.2K 86.2K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 50.0U
V16 16 4 -250M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -250M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 1.00E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -316U -316U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.75M 158U 158U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 18.5
I31 0 31 DC -4.17
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 18.5
I32 32 0 DC -4.17
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 353N
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 0.00 1 -100K
E56 56  0 POLY(2) 4 0 52 0 1.36M 1 -17.8M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-1.00M,2.20U
G97 0 98 TABLE { V(96,5) } ((-11.0,-6.5M)(-1.00M,-6.43M)(0,0)(1.00M,6.43M)(11.0,6.5M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*2.39 + -3.30)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*2.39 + -3.30),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.36M,-625N
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(800M,930N)(1.8,88.0U)(2.00,89.0U)
+ (3.00,90.0U)(5.00,94.0U)(6.00,97.0U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
*R74 0 70 1 TC=2.00
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  9.47302M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 250M TC=473M,5.03M
*
* Hysteresis
G110 0 110 POLY(2) 3 0 4 0  10.1 -100M 100M
R110 110 0 1 TC=1.8M,0
*E111 111 0 VALUE { V(110) * SGN(V(57) }
* LINE ABOVE CAUSED CONVERGENCE ERROR, USE TWO LINES BELOW INSTEAD
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Hyst FF Node 120 is output of FF
*X_U113 0 0 113 114 120 115 $G_DPWR $G_DGND DFFRSH
*E114 114 0 TABLE {V(57,0)}((-1,-1n)(1m,0)(2m,4)(1,4.01))
*R113 0 115 1k
*E113 113 0 TABLE {V(57,0)}((-1,4.01)(-2m,4)(-1m,1n)(0,0))
*
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 4.41236
.ENDS MCP6566
.SUBCKT MCP65R41_1202 1 2 3 4 5 6
*                     | | | | | |
*                     | | | | | VRef
*                     | | | | Output
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Inverting Input
*                     Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP65R41_1202
*
*
* Revision History:
*      REV A: 18-May-11, Created model
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
*       
*
* Input Stage
*
V10  3 10 -500M
R10 10 11 218K
R11 10 12 218K
G10 10 11 10 11 458U
G11 10 12 10 12 458U
C11 11 12 1.82E-15
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   0.00 49.3K 49.3K 49.3K 49.3K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 0.00 55 55 15 15 1 1 -.5M
*+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 500U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
C13  1  2 2.00P
*
* Noise, PSRR, and CMRR
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -70.7U -125U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.19M 125U 125U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 18.6
I31 0 31 DC -82.1M
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 18.6
I32 32 0 DC -82.1M
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 15.9U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 4.7M 1 -48.5M
E56 56  0 POLY(2) 4 0 52 0 9.9M 1 -36.5M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-2.45M,-4.74U
G97 0 98 TABLE { V(96,5) } ((-11.0,-14.0M)(-1.00M,-13.8M)(0,0)(1.00M,13.8M)(11.0,14.0M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*738M + -1.21)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*738M + -1.21),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=3.54M,-1.28U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
*+ ((0,0)(600M,25.1N)(1.8,2.5U)(2.00,2.5U)
+ ((0,0)(600M,25.1N)(0.85,0.50u)(1.15,2.5u)(1.2,3u)(1.35,3.7u)(1.4,3.8u)(1.45,3.7u)(1.5,2.5u)(1.8,2.5U)(2.00,2.5U)
+ (3.00,2.5U)(5.00,2.51U)(6.00,2.52U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1uA
*R74 0 70 1 TC=10.0
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*
I62 0 62 DC 1uA
R62 0 62 REXP  349.81393U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1uA
R63 0 63 200M TC=12.0M,128U
*
* Hysteresis
*
G110 0 110 POLY(2) 3 0 4 0  10.4 -50M 50M
R110 110 0 1 TC=0.5M,0
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Begin - VRef Subcircuit Added 05-16-11
*
R200 4 200  1 TC=3.35e-5,-4.55e-7
E200 201 4 200 4 1
VF200 202 6 0
F200 3 4 VF200 1
G200 201 202 TABLE { V(201, 202) }
+ ( (-5.5,-0.010)(-1u,-500u)(0,0) (1u,500u)(5.5,0.012) )
G201 4 200 TABLE { V(3, 4) }
+ ( (0,0)(1.3,1.185)
+ (1.31,1.195)(1.33,1.210)(1.35,1.220)(1.375,1.225)(1.387,1.225)(1.4,1.227)(1.440,1.225)(1.5,1.220)(1.58,1.2125)(5.5,1.2125))
*
* End - VRef Subcircuit
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 7.71929
.ENDS MCP65R41_1202
.SUBCKT MCP65R41_2402 1 2 3 4 5 6
*                     | | | | | |
*                     | | | | | VRef
*                     | | | | Output
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Inverting Input
*                     Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP65R41_2402
*
*
* Revision History:
*      REV A: 19-May-11, Created model
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
*       
*
* Input Stage
*
V10  3 10 -500M
R10 10 11 218K
R11 10 12 218K
G10 10 11 10 11 458U
G11 10 12 10 12 458U
C11 11 12 1.82E-15
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   0.00 49.3K 49.3K 49.3K 49.3K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 0.00 55 55 15 15 1 1 -.5M
*+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 500U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
C13  1  2 2.00P
*
* Noise, PSRR, and CMRR
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -70.7U -125U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.19M 125U 125U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 18.6
I31 0 31 DC -82.1M
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 18.6
I32 32 0 DC -82.1M
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 15.9U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 4.7M 1 -48.5M
E56 56  0 POLY(2) 4 0 52 0 9.9M 1 -36.5M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-2.45M,-4.74U
G97 0 98 TABLE { V(96,5) } ((-11.0,-14.0M)(-1.00M,-13.8M)(0,0)(1.00M,13.8M)(11.0,14.0M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*738M + -1.21)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*738M + -1.21),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=3.54M,-1.28U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
*+ ((0,0)(600M,25.1N)(1.8,2.5U)(2.00,2.5U)
+ ((0,0)(600M,25.1N)(0.85,0.50u)(1.15,2.5u)(1.2,3u)(1.35,3.7u)(1.4,3.8u)(1.45,3.7u)(1.5,2.5u)(1.8,2.5U)(2.00,2.5U)
+ (3.00,2.5U)(5.00,2.51U)(6.00,2.52U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1uA
*R74 0 70 1 TC=10.0
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*
I62 0 62 DC 1uA
R62 0 62 REXP  349.81393U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1uA
R63 0 63 200M TC=12.0M,128U
*
* Hysteresis
*
G110 0 110 POLY(2) 3 0 4 0  10.4 -50M 50M
R110 110 0 1 TC=0.5M,0
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Begin - VRef Subcircuit Added 05-16-11
*
R200 4 200  1 TC=3.35e-5,-4.55e-7
E200 201 4 200 4 1
VF200 202 6 0
F200 3 4 VF200 1
G200 201 202 TABLE { V(201, 202) }
+ ( (-5.5,-0.010)(-1u,-500u)(0,0) (1u,500u)(5.5,0.012) )
G201 4 200 TABLE { V(3, 4) }
+ ( (0,0)(1.79,0.0)(1.80,1.80)(2.35,2.35)(2.37,2.37)(2.39,2.39)(2.40,2.40)(5.5,2.40))
*
* End - VRef Subcircuit
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 7.71929
.ENDS MCP65R41_2402
.SUBCKT MCP65R46_1202 1 2 3 4 5 6
*                     | | | | | |
*                     | | | | | VRef
*                     | | | | Output
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Inverting Input
*                     Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP65R46_1202
*
*
* Revision History:
*      REV A: 06-Jun-11, Created model
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*  
*
* Input Stage
*
V10  3 10 -500M
R10 10 11 218K
R11 10 12 218K
G10 10 11 10 11 458U
G11 10 12 10 12 458U
C11 11 12 1.82E-15
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   0.00 49.3K 49.3K 49.3K 49.3K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 0.00 55 55 15 15 1 1 -.5M
*+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 500U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 2.00P
*
* Noise, PSRR, and CMRR
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -70.7U -125U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.19M 125U 125U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 18.6
I31 0 31 DC -82.1M
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 18.6
I32 32 0 DC -82.1M
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 15.9U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 0.00 1 -100K
E56 56  0 POLY(2) 4 0 52 0 3.4M 1 -43.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-2.45M,-4.74U
G97 0 98 TABLE { V(96,5) } ((-11.0,-14.0M)(-1.00M,-13.8M)(0,0)(1.00M,13.8M)(11.0,14.0M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*738M + -1.21)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*738M + -1.21),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=3.54M,-1.28U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
*+ ((0,0)(600M,25.1N)(1.8,2.5U)(2.00,2.5U)
+ ((0,0)(600M,25.1N)(0.85,0.50u)(1.15,2.5u)(1.2,3u)(1.35,3.7u)(1.4,3.8u)(1.45,3.7u)(1.5,2.5u)(1.8,2.5U)(2.00,2.5U)
+ (3.00,2.5U)(5.00,2.51U)(6.00,2.52U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1uA
*R74 0 70 1 TC=10.0
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*
I62 0 62 DC 1uA
R62 0 62 REXP  349.81393U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1uA
R63 0 63 200M TC=12.0M,128U
*
* Hysteresis
*
G110 0 110 POLY(2) 3 0 4 0  10.4 -50M 50M
R110 110 0 1 TC=0.5M,0
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Begin - VRef Subcircuit Added 05-16-11
*
R200 4 200  1 TC=3.35e-5,-4.55e-7
E200 201 4 200 4 1
VF200 202 6 0
F200 3 4 VF200 1
G200 201 202 TABLE { V(201, 202) }
+ ( (-5.5,-0.010)(-1u,-500u)(0,0) (1u,500u)(5.5,0.012) )
G201 4 200 TABLE { V(3, 4) }
+ ( (0,0)(1.3,1.185)
+ (1.31,1.195)(1.33,1.210)(1.35,1.220)(1.375,1.225)(1.387,1.225)(1.4,1.227)(1.440,1.225)(1.5,1.220)(1.58,1.2125)(5.5,1.2125))
*
* End - VRef Subcircuit
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 7.71929
.ENDS MCP65R46_1202
.SUBCKT MCP65R46_2402 1 2 3 4 5 6
*                     | | | | | |
*                     | | | | | VRef
*                     | | | | Output
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Inverting Input
*                     Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP65R46_2402
*
*
* Revision History:
*      REV A: 24-May-11, Created model
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*      Can disable Hysteresis for faster response in large circuits by adding comments
*      in front of statements flagged below
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
*       
*
* Input Stage
*
V10  3 10 -500M
R10 10 11 218K
R11 10 12 218K
G10 10 11 10 11 458U
G11 10 12 10 12 458U
C11 11 12 1.82E-15
C12  1  0 4.00P
*E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   0.00 49.3K 49.3K 49.3K 49.3K 1 1
E12 71 14 POLY(7) 20 0 21 0 22 0 23 0 26 0 27 0 111 0
+ 0.00 55 55 15 15 1 1 -.5M
*+ 1.5M 55 55 15 15 1 1 -.5M
* LINE ABOVE FOR HYSTERESIS, LINE BELOW FOR NO HYSTERESIS
*+ 1.5M 55 55 15 15 1 1 0
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 4.00P
I15 15 4 500U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 2.00P
*
* Noise, PSRR, and CMRR
*
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -70.7U -125U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -2.19M 125U 125U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 18.6
I31 0 31 DC -82.1M
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 18.6
I32 32 0 DC -82.1M
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 15.9U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 15.9E-15
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 15.9N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.00,1n)(2.2,1))
G36 33 0 TABLE {V(35,4)} ((-2.2,-1)(-2.00,-1n)(0,0)(1,1n))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 10.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 37.5M 50.0M 100M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 0.00 1 -100K
E56 56  0 POLY(2) 4 0 52 0 3.4M 1 -43.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-2.45M,-4.74U
G97 0 98 TABLE { V(96,5) } ((-11.0,-14.0M)(-1.00M,-13.8M)(0,0)(1.00M,13.8M)(11.0,14.0M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*738M + -1.21)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*738M + -1.21),0.00,1E6)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=3.54M,-1.28U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
*+ ((0,0)(600M,25.1N)(1.8,2.5U)(2.00,2.5U)
+ ((0,0)(600M,25.1N)(0.85,0.50u)(1.15,2.5u)(1.2,3u)(1.35,3.7u)(1.4,3.8u)(1.45,3.7u)(1.5,2.5u)(1.8,2.5U)(2.00,2.5U)
+ (3.00,2.5U)(5.00,2.51U)(6.00,2.52U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1uA
*R74 0 70 1 TC=10.0
R74 0 70 1 TC=0.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*
I62 0 62 DC 1uA
R62 0 62 REXP  349.81393U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1uA
R63 0 63 200M TC=12.0M,128U
*
* Hysteresis
*
G110 0 110 POLY(2) 3 0 4 0  10.4 -50M 50M
R110 110 0 1 TC=0.5M,0
E111 111 0 VALUE { V(110) * V(112) }
E112 112 0 TABLE {V(120,0)} ((-1,1)(-1m,0.99)(1m,-0.99)(1,-1))
C120  120 0  1u
G120 0 120 TABLE {V(57,4)} ((-1m,-1)(1m,1))
R120 0 120 1
C121 121 120 2p
C122 122 120 2p
V121 121 0 1
V122 122 0 -1
* Node 120 above is output of FF.  Can substitute with node 57 for
* direct input from output state.
*
* Begin - VRef Subcircuit Added 05-16-11
*
R200 4 200  1 TC=3.35e-5,-4.55e-7
E200 201 4 200 4 1
VF200 202 6 0
F200 3 4 VF200 1
G200 201 202 TABLE { V(201, 202) }
+ ( (-5.5,-0.010)(-1u,-500u)(0,0) (1u,500u)(5.5,0.012) )
G201 4 200 TABLE { V(3, 4) }
+ ( (0,0)(1.79,0.0)(1.80,1.80)(2.35,2.35)(2.37,2.37)(2.39,2.39)(2.40,2.40)(5.5,2.40))
*
* End - VRef Subcircuit
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=50.0P AF=1
.MODEL REXP  RES TCE= 7.71929
.ENDS MCP65R46_2402
.SUBCKT MCP661 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP660, MCP661, MCP662, MCP663, MCP664, MCP665, MCP669
*
* Revision History:
*      REV A: 9-Mar-10, Created model
*      REV B: 01-Nov-11, Fixed Vout swing issue
*      REV C: 09-Jul-12, Added MCP660, MCP664, MCP669 
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 1.1
R10 10 11 20.0K
R11 10 12 20.0K
G10 10 11 10 11 5.00M
G11 10 12 10 12 5.00M
C11 11 12 2P
C12  1  0 9P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 1.8M 47 47 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 9P
I15 15 4 25M
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
V13 3 13 1.3
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)(3m,10)) 
R71  1  0 12E12
R72  2  0 12E12
R73  1  2 20E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
C20 20 22 3u
C21 21 23 3u
R22 22 0 .62
R23 23 0 .62
C221 22 0 140n
C231 23 0 140n
C22 22 24 .7u
C23 23 25 .7u
R24 24 0 3
R25 25 0 3
C24 24 241 .1u
C25 25 251 .1u
R241 241 0 10
R251 251 0 10
C241 241 0 .45u
C251 251 0 .45u
G26  0 26 POLY(2) 3 0 4 0   0.00 -104U -158U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -403U -20U -20U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 3
I31 0 31 DC 40
R31 31  0 1 TC=2.78M,-2.35U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,50))
CD31 31 30 2p
G32 32 0 3 4 10
I32 32 0 DC 37
R32 32  0 1 TC=1.58M,-2.00U
GD32 0 30 TABLE {V(30,32)} ((-2m,50)(-1m,0.1)(0,0)(100,-1n))
CD32 32 30 2p
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 2.5
R34  34 0 1K
C34  34 0 5.3U
G37  0 37 34 0 1m
R37  37 0 1K
C37  371 0 2P
L37  37 371 200N
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 2U
E38  35 0 38 0 1
* Changed G35 and G36 to fix output offset - AR / 01-Nov-11
*G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(900M,1n)(990M,1)(1,50))
*G36 33 0 TABLE {V(35,4)} ((-1,-50)(-990M,-1)(-900M,-1n)(0,0)(1,1n))
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(2.75,1n)(2.80,1))
G36 33 0 TABLE {V(35,4)} ((-2.80,-1)(-2.75,-1n)(0,0)(1,1n))

*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 9.00
C58  5  0 2.00P
G57  0 57 POLY(5) 1 0 2 0 3 0 4 0 35 0 0 4M 4M 48M 30M 111M
GD55 55 57 TABLE {V(55,57)} ((-3m,-100)(-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-3m,-100)(-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4.4M 1 -7.5M
E56 56  0 POLY(2) 4 0 52 0 3M 1 -8.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1)(3m,100))
CD51 51 0 2p
GD52 50 52 TABLE {V(50,52)}  ((-3m,-100)(-2m,-1)(-1m,-1m)(0,0)(10,1n))
CD52 52 0 2p
G53  3  0 POLY(1) 51 0  -25.0M 1M
G54  0  4 POLY(1) 52 0  -25.0M -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1
G97 0 98 TABLE { V(96,5) } ((-11.0,-97.0M)(-1.00M,-96.0M)(0,0)(1.00M,96.0M)(11.0,97.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*-95.4M + 1.26)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.01M,2.40U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.1,55.0U)(1.45,800U)(1.6,3.6M)
+ (2.7,5.00M)(4.00,5.5M)(6.5,6.1M))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  1.73733M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 2.00 TC=-15M,0.35M
*
* Models
.MODEL NMI NMOS(L=2.00U W=100U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 6.3264
.ENDS MCP661
.SUBCKT MCP6H01 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6H01, MCP6H02, MCP6H04
*
* Revision History:
*      REV A: 28-Oct-10, Created model
*      REV B: 03-Mar-11, Fixed the output swing issue 
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 2.1
R10 10 11 544K
R11 10 12 544K
G10 10 11 10 11 183U
G11 10 12 10 12 183U
C11 11 12 2P
C12  1  0 6P
C13 1 2 3P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   3.4M 18 18 .67 .67 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6P
I15 15 4 67.5U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 2.3
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 11.3T
R72  2  0 11.3T
R73  1  2 20T
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -2.51U -9U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -170U 2.6U 2.6U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 9.43
I31 0 31 DC 49.4
R31 31  0 1 TC=2.40M,5.33U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 10.6
I32 32 0 DC 87.4
R32 32  0 1 TC=2.41M,-1.97U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 68U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 100P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 63.6U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(68.0,1n)(74.8,1))
G36 33 0 TABLE {V(35,4)} ((-74.8,-1)(-68.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 680
C58  5  0 2.00P
G57  0 57 POLY(5) 3 0 4 0 35 0 1 0 2 0 0 600U 600U 1.47M -2.7u -2.7u
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.61M 1 -27.5M
E56 56  0 POLY(2) 4 0 52 0 0.61M 1 -31M
C55 55 0 10p
C56 56 0 10p
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(.1m,1m)(.2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-.2m,-1)(-.1m,-1m)(0,0)(10,1n))
C51 50 51 10p
C52 50 52 10p
G53  3  0 POLY(1) 51 0  -67.5U 1M
G54  0  4 POLY(1) 52 0  -67.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=2.36M,-5.20U
C98 0 98 1n
G97 0 98 TABLE { V(96,5) } ((-34,-44M)(-.5M,-43.5M)(-.49M,0)(.49m,0)(.5M,43.5M)(34,44M))
*((-34,-44M)(-125M,-43.5M)(-124.9M,0)(124.9m,0)(125M,43.5M)(34,44M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*22.7M + 909M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.24M,3.12U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.9,440N)(2.00,35.0U)(2.1,120U)
+ (2.75,128U)(8.00,130U)(16.0,132U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  4.8M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 REXP2 750M 
*
* Models
.MODEL NMI NMOS(L=2.00U W=50.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=7E-16 AF=1
.MODEL REXP  RES TCE= 7.88
.MODEL REXP2 RES TCE= 4
.ENDS MCP6H01
.SUBCKT MCP6H71 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6H71, MCP6H72, MCP6H74
*
* Revision History:
*      REV A: 05-Dec-12, Created model      
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { 58.3U + V(20) * 2.71 + V(21) * 2.71 + V(22) * 2.71 + V(23) * 2.71 + V(26) * 1 + V(27) * 1 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 4.23
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 VALUE { 0.00 + V(3) * -5.62U + V(4) * -5.62U }
R26 26  0 1
G27  0 27 VALUE { -60.0U + V(1) * 3.16U + V(2) * 3.16U }
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 2.35
I31 0 31 DC 69.5
R31 31  0 1 TC=1.53M,672N
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 -588M
I32 32 0 DC 99.1
R32 32  0 1 TC=1.18M,-5.94U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 45.4U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 45.4P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(10.0,1n)(11.0,1))
G36 33 0 TABLE { V(35,4) } ((-11.0,-1)(-10.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 150
C58  5  0 2.00P
G57  0 57 VALUE { V(3) * 2.5M + V(4) * 3.33M + V(35) * 6.66M }
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 0.00 + V(3) * 1 + V(51) * -10.0M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -10.0M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=629U,4.65U
G97 0 98 TABLE { V(96,5) } ((-12.0,-47.0M)(-1.00M,-46.5M)(0,0)(1.00M,46.5M)(12.0,47.0M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 13.2M + 946M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 500M + -1.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=3.15M,1.11U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(1.5,4.85U)(4.00,497U)(6.00,495U)(8.00,490U)(10.0,485U)(12.0,480U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1000uA
R62 0 62 REXP  3.52098U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1000uA
R63 0 63 REXP2  194.09061U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=300P AF=1
.MODEL REXP  RES TCE= 8.04633
.MODEL REXP2  RES TCE= 5.2028
.ENDS MCP6H71




.SUBCKT MCP6H81 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6H81, MCP6H82, MCP6H84
*
* Revision History:
*      REV A: 05-Dec-12, Created model
*       
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { 60.0U + V(20) * 2.21 + V(21) * 2.21 + V(22) * 2.21 + V(23) * 2.21 + V(26) * 1 + V(27) * 1 }
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 4.23
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 VALUE { 0.00 + V(3) * -5.01U + V(4) * -7.94U }
R26 26  0 1
G27  0 27 VALUE { -47.6U + V(1) * 2.51U + V(2) * 2.51U }
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 117
R31 31  0 1 TC=2.60M,-5.72U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 140
R32 32  0 1 TC=2.16M,-4.76U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.00
R34  34 0 1K
C34  34 0 23.4U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 17.6P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1n)(0,0)(10.0,1n)(11.0,1))
G36 33 0 TABLE { V(35,4) } ((-11.0,-1)(-10.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 100
C58  5  0 2.00P
G57  0 57 VALUE { V(3) * 3.75M + V(4) * 5.00M + V(35) * 10.0M }
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 0.00 + V(3) * 1 + V(51) * -10.0M }
E56 56  0 VALUE { 690U + V(4) * 1 + V(52) * -10.3M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=1.06M,-8.90U
G97 0 98 TABLE { V(96,5) } ((-12.0,-54.0M)(-1.00M,-53.4M)(0,0)(1.00M,53.4M)(12.0,54.0M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 0.00 + 1.00), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 294M + -470M), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.92M,-2.50U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(1.6,7.25U)(2.5,740U)(6.00,735U)(8.00,730U)(10.0,725U)(12.0,715U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1000uA
R62 0 62 REXP  2.36087U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1000uA
R63 0 63 REXP2  194.27412U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=300P AF=1
.MODEL REXP  RES TCE= 8.33545
.MODEL REXP2  RES TCE= 5.25029
.ENDS MCP6H81




.SUBCKT MCP6H91 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6H91/2/4
*
*
* Revision History:
*      REV A: 24-JULY-12, Created model
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Only analog functions modelled.  CS ignored.
*      Saturation recovery model does not accurately predict recovery time.
*       
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   33.5U 1.47 1.47 1.47 1.47 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -19.9U -31.6U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -106U 5.62U 5.62U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 144
R31 31  0 1 TC=2.15M,-6.69U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 165
R32 32  0 1 TC=2.08M,-4.57U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 562M
R34  34 0 1K
C34  34 0 7.45U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.36P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 79.5N
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(5.00,1n)(5.5,1))
G36 33 0 TABLE {V(35,4)} ((-5.5,-1)(-5.00,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 90.0
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 4.16M 5.55M 11.1M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.01M 1 -9.92M
E56 56  0 POLY(2) 4 0 52 0 403U 1 -9.94M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-1.98M,10.8U
G97 0 98 TABLE { V(96,5) } ((-12.0,-44.0M)(-1.00M,-43.5M)(0,0)(1.00M,43.5M)(12.0,44.0M))
*E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*0.00 + 1.00),0.05,1E6)}
E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*0.00 + 1.00),0.00,1E6) * 
+ LIMIT(((V(3)-V(4))*400M + -600M),0,1)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.60M,-5.72U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(1.2,20.0U)(3.00,2.00M)(6.00,2.00M)
+ (8.00,2.00M)(10.0,2.00M)(12.0,2.00M))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=2.5U
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*I62 0 62 DC 1uA
I62 0 62 DC 1000uA
R62 0 62 REXP  2.37143U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 500M TC=254M,14.9M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=55.0E-15 AF=1
.MODEL REXP  RES TCE= 8.55971
.ENDS MCP6H91
.SUBCKT MCP6L01 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* "Company") is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* Macromodel for the MCP6L01/2/4 op amp family:
*   MCP6L01, MCP6L01R, MCP6L01U, MCP6L02, MCP6L04
*
* Revision History:
*   REV A: 25-Jun-10, Created model
*   REV B: 09-Jul-12, Added MCP6L01R, MCP6L01U
*
* Recommendations:
*   Use PSPICE (other simulators may require translation)
*   For a quick, effective design, use a combination of: data sheet
*     specs, bench testing, and simulations with this macromodel
*   For high impedance circuits, set GMIN=100F in .OPTIONS
*
* Supported:
*   Typical performance for temperature range (-40 to 125) degrees Celsius
*   DC, AC, Transient, and Noise analyses.
*   Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*     open loop gain, voltage ranges, supply current, ... , etc.
*   Temperature effects for Ibias, Iquiescent, Iout short circuit 
*   current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*   Some Variation in specs vs. Power Supply Voltage
*   Monte Carlo (Vos, Ib), Process variation
*   Distortion (detailed non-linear behavior)
*   Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 6.90K 
R11 10 12 6.90K 
C11 11 12 0.2p
C12 1  0 6.00P 
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   1.00M 20.1 20.1 1 1
G12 1 0 62 0 1m 
M12 11 14 15 15 NMI L=2.00U W=42.0U
M14 12  2 15 15 NMI L=2.00U W=42.0U
G14 2 0 62 0 1m 
C14  2  0 6.00P 
I15 15  4 50.0U
V16 16  4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1n)(2m,1m)(3m,1)) 
V13  3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1n)(2m,1m)(3m,1)) 
R70 1 0 20.6T  
R71 2 0 20.6T 
R72 1 2 20T 
I80 1 2 0.5p
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(1) 3 4   110U -49U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0   -440U 39.7U 39.7U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 POLY(1) 12 11   0 1
R30 30  0 1K
G31  0 31 POLY(1) 3 4 86 5.25
R31 31  0 1 TC=2.8m
GD31 30 31 TABLE {V(30,31)} ((-11,-1)(-10,-10n)(0,0)(1m,1000))
G32 32  0 POLY(1) 3 4 113.7 3.5
R32 32  0 1 TC=2.65m
GD32 30 32 TABLE {V(30,32)} ((-1m,-1000)(0,0)(10,10n)(11,1))
G33 0 33 30 0 1m
R33 33 0 1k
G34  0 34 33 0 425M
R34  34 0 1K
C34  34 0 74U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 41.6P 
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 100U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(16,1n)(16.1,1))
G36 33 0 TABLE {V(35,4)} ((-16.1,-1)(-16,-1n)(0,0)(1,1n))
*
* Output Stage 
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 750
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.67M 0.67M 1.5M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -0.7m 1 -40.0M
E56 56  0 POLY(2) 4 0 52 0 1.2m 1 -37.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n)) 
G53  3  0 POLY(1) 51 0  -49U 1M
G54  0  4 POLY(1) 52 0  -49U -1M
*
* Current Limit 
G99 96 5 99 0 1 
R98 0 98 1 TC=-2.8M,2.63U 
G97 0 98 TABLE { V(96,5) } ((-11.0,-10.0M)(-1.00M,-9.9M)(0,0)(1.00M,9.9M)(11.0,10.0M)) 
E97 99 0 VALUE { V(98)*((V(3)-V(4))*359M + 310M)} 
D98 4 5 DESD 
D99 5 3 DESD 
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 100 TC 3.11M 4.51U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,0.0106U)(1.00,0.20U)(1.3,0.63U)
+ (1.5,0.66U)(1.6,1.06U)(5.5,1.10U))
*
* Temp Sensitive offset voltage 
I73 0 70 DC 1uA 
R74 0 70 1 TC=2 
E75 1 71 70 0 1 
*
* Temp Sensistive IBias 
I62 0 62 DC 1uA 
R62 0 62 REXP 58.2u 
* Voltage on R62 used for G12, G14 in input stage
*
* Models
.MODEL NMI NMOS
.MODEL DESD  D   N=1 IS=1.00E-15 
.MODEL DL  D   N=1 IS=1F 
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE=10.1 
.ENDS MCP6L01
.SUBCKT MCP6L1 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6L1, MCP6L1R, MCP6L2, MCP6L4
*
* Revision History:
*   REV A: 25-Jun-10, Created model
*   REV B: 09-jul-12, Added MCP6L1R	             
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib),Process variation  
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage	
V10  3 10 1.00	
R10 10 11 771K	 
R11 10 12 771K	
G10 10 11 10 11 129U	
G11 10 12 10 12 129U	
C11 11 12 2P
C12  1  0 6P	
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0 1.00M 15 15 1 1	
G12 1 0 62 0 1m	
M12 11 14 15 15 NMI
G13 1 2 62 0 .015m 	
M14 12 2 15 15 NMI 	
G14 2 0 62 0 1m	
C14  2  0 6P	
I15 15 4 40.0U	
V16 16 4 -300M	
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,10m)) 	
V13 3 13 1.2	
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,10m)) 	
R71  1  0 20.0E12	
R72  2  0 20.0E12	
R73  1  2 20.0E12	
I80  1  2 400F	
*	
* Noise, PSRR, and CMRR	
I20 21 20 423U	
D20 20  0 DN1	
D21  0 21 DN1	
G26  0 26 POLY(2) 3 0 4 0   0.00 -50.1U -63.0U	
R26 26  0 1
E271 275 0 1 0 1
E272 276 0 2 0 1
R271 275 271 12k
R272 276 272 12k
R273 271 0 1k
R274 272 0 1k
C271 275 271 8.5p
C272 276 272 8.5p
G27  0 27 POLY(2) 271 0 272 0  -555U 100U 100U	
R27 27  0 1	
*	
* Open Loop Gain, Slew Rate	
G30  0 30 12 11 1	
R30 30  0 1.00K	
I31 0 31 DC 109.7	
R31 31  0 1 TC=-3.87M,-2.12U	
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))	
I32 32 0 DC 120	
R32 32  0 1 TC=-3.71M,-4.74U	
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))	
G33  0 33 30 0 1m	
R33  33 0 1K	
G34  0 34 33 0 334M	
R34  34 0 1K	
C34  34 0 17.4U	
G37  0 37 34 0 1m	
R37  37 0 1K	
C37  37 0 27P
G38  0 38 37 0 1m	
R38  39 0 1K	
L38  38 39 44U
E38  35 0 38 0 1	
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(5,1n)(6,1))	
G36 33 0 TABLE {V(35,4)} ((-5,-1)(-4,-1n)(0,0)(1,1n))	
*	
* Output Stage	
R80 50 0 100MEG	
G50 0 50 57 96 2	
R58 57  96 0.50	
R57 57  0 500	
C58  5  0 2.00P	
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.2M 0.22M 2.00M	
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))	
E55 55  0 POLY(2) 3 0 51 0 -2.4M 1 -58.8M	
E56 56  0 POLY(2) 4 0 52 0 1.7M 1 -32.3M	
R51 51 0 1k	
R52 52 0 1k		
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))		
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))		
G53  3  0 POLY(1) 51 0  -40.0U 1M		
G54  0  4 POLY(1) 52 0  -40.0U -1M		
*		
* Current Limit		
G99 96 5 99 0 1		
R98 0 98 1 TC=-4.33M,9.53U		
G97 0 98 TABLE { V(96,5) } ((-11.0,-15.0M)(-1.00M,-14.8M)(0,0)(1.00M,14.8M)(11.0,15.0M))		
E97 99 0 VALUE { V(98)*((V(3)-V(4))*233M + 183M)}		
D98 4 5 DESD		
D99 5 3 DESD		
*		
* Temperature / Voltage Sensitive IQuiscent		
R61 0 61 1 TC=-3.20M,-8.90U		
G61 3 4 61 0 1		
G60 0 61 TABLE {V(3, 4)} 		
+ ((0,0)(900M,0.1U)(1.1,10.0U)(1.3,40.0U)		
+ (1.6,60.0U)(2.5,200U)(5.5,220U))		
*		
* Temperature Sensistive offset voltage		
I73 0 70 DC 1uA		
R74 0 70 1 TC=2.5		
E75 1 71 70 0 1 		
*		
* Temp Sensistive IBias		
I62 0 62 DC 1uA		
R62 0 62 REXP 99U		
*		
* Models		
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )		
.MODEL DESD  D   N=1 IS=1.00E-15		
.MODEL DN1 D   IS=1P KF=0.35F AF=1		
.MODEL REXP RES TCE= 9.1		
.ENDS MCP6L1		

.SUBCKT MCP6L71 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6L71, MCP6L71R, MCP6L72, MCP6L74
*
* Revision History:
*      REV A: 25-Jun-10, Created model   
*      REV B: 09-Jul-12, Added MCP6L71R
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 1.0P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   2.00M 15 15 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 .22m 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20E12
R72  2  0 20E12
R73  1  2 20E12
I80  1  2 300E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -63U -26U
R26 26  0 1
E271 275 0 1 0 1
E272 276 0 2 0 1
R271 275 271 18.51k
R272 276 272 18.51k
R273 271 0 1k
R274 272 0 1k
C271 275 271 0.9p
C272 276 272 0.9p
G27  0 27 POLY(2) 271 0 272 0  -97.8U 100U 100U	
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.00
I31 0 31 DC 48.6
R31 31  0 1 TC=3.37M,856N
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 2.00
I32 32 0 DC 81.7
R32 32  0 1 TC=2.47M,-4.55U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 21U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 10P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 28U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(25.0,1n)(26.0,1))
G36 33 0 TABLE {V(35,4)} ((-26.0,-1)(-25.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 7.5M 9M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.07M 1 -19.5M
E56 56  0 POLY(2) 4 0 52 0 1.5M 1 -28.3M 0 0 -1.1M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=1.91M,-7.05U		
G97 0 98 TABLE { V(96,5) } ((-11.0,-25.0M)(-1.00M,-24.7M)(0,0)(1.00M,24.7M)(11.0,25.0M))		
E97 99 0 VALUE { V(98)*((V(3)-V(4))*26.6M + 933M)}		
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.6M,3.6U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(0.7,.2U)(0.8,4U)(1.18,108U)(1.24,70U)
+ (1.38,75U)(1.6,140U)(1.7,150U)(5.5,165U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.7
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  190U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=0.145F AF=1
.MODEL REXP RES TCE= 9
.ENDS MCP6L71
.SUBCKT MCP6L91 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6L91, MCP6L91R, MCP6L92, MCP6L94
*
* Revision History:
*      REV A: 25-Jun-10, Created model
*      REV B: 09-Jul-12, Added MCP6L91R 
*       
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -500M
R10 10 11 345K
R11 10 12 345K
G10 10 11 10 11 288U
G11 10 12 10 12 288U
C11 11 12 0.3p 
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   3.00M 1 1 1 1
G12 1 0 62 0 1m
M12 11 14 15 15 NMI
G13 1 2 62 0 .14m
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 200u
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 15U 9U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -138U 7.2U 7.2U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.64
I31 0 31 DC 85
R31 31  0 1 TC=3.29M,-3.86U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 10
I32 32 0 DC 92
R32 32  0 1 TC=2.52M,-1.81U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 316M
R34  34 0 1K
C34  34 0 5.03U 
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 4P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 35U
R388 38 39 50k
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(90.0,1n)(95.0,1))
G36 33 0 TABLE {V(35,4)} ((-95.0,-1)(-90.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 500
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 30M 22M 2.00M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.55M 1 -17.8M
E56 56  0 POLY(2) 4 0 52 0 3.0M 1 -19.4M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=1.80M,3.49U
G97 0 98 TABLE { V(96,5) } ((-11.0,-19.0M)(-1.00M,-18.8M)(0,0)(1.00M,18.8M)(11.0,19.0M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*35.0M + 912M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.62M,-1.92U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,9.2U)(1.4,300U)(2,860U)
+ (2.5,990U)(2.7,990U)(3.1,880U)(5.5,990U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=1.7
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  237.67473U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=27F AF=1
.MODEL REXP RES TCE= 9.26823
.ENDS MCP6L91
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6N11, BASE MODEL
*
* Date of model creation: 10-12-2015
* Level of Model Creator: 1.12 / 09-05-12
*
* Revision History:
*      REV A: 12-OCT-15, Initial Input from Model Creator V 1.12
*      REV B: 06-JAN-16, Updated Test schematics using RF/RG feedback network,
*      REV C: 28-JAN-16, IB/IOS, CMRR, PSRR, SLEW, NOISE, GAIN/PHASE, VOS, IQ
*      REV D: 17-MAY-16, VOS and VOS Drift adjustments for GAINS = 1,2,5,10, and 100      
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*
*
.SUBCKT MCP6N11 EN/CAL VDD VFG VIM VIP VOUT VREF VSS 
+ PARAMS:  GM=1 
G_G3         0 9 TABLE { V(7, 0) } 
+ ( (0,0)(1.00,8.00U)(2.00,780U)(3.00,780U)(4.00,790U)(5.00,800U)(6.00,820U) )
R_R1         1 2  1k  
X_U8          4 1 INVERTER
C_C1         0 2  1n  
V_U4_V1V         1V 0 1
X_U4_D2          U4_10 1V DC_1mV_1A_1V_1nA
X_U4_U28          U4_15 POR INVERTER
X_U4_D4          0 U4_17 DC_1mV_1A_1V_1nA
R_U4_R2         U4_13 U4_16  1k  
C_U4_C2         0 U4_10  2u  
X_U4_U38          VDD_VSS U4_12 ANALOG_BUFFER PARAMS:  GAIN=0.5 
X_U4_U36          U4_10 VDDLY COMPARATOR2 PARAMS:  TH=0.5  
C_U4_C5         0 U4_16  1n  
X_U4_D1          0 U4_10 DC_1mV_1A_1V_1nA
X_U4_D5          U4_17 1V DC_1mV_1A_1V_1nA
G_U4_G5         0 U4_10 U4_15 0 {1E-6/250m}
*G_U4_G5         0 U4_10 U4_15 0 {1E-6/100u}
G_U4_G6         0 U4_17 U4_16 0 {1E-6/20m}
*G_U4_G6         0 U4_17 U4_16 0 {1E-6/50u}
X_U4_U27          U4_15 U4_11 INVERTER
X_U4_U6          EN/CAL_VSS U4_12 U4_9 U4_13 COMP_HYS  PARAMS:  T=100 
R_U4_R1         U4_14 U4_15  1k  
*V_U4_VENHYS1         U4_9 0 0.20
V_U4_VENHYS1         U4_9 0 0.16
G_U4_G7         U4_17 0 U4_18 0 {1E-6/3u}
*G_U4_G7         U4_17 0 U4_18 0 {1E-6/0.1u}
X_U4_U1          VDD_VSS U4_19 U4_14 COMPARATOR
C_U4_C1         0 U4_15  1n  
C_U4_C4         0 U4_17  2u  
X_U4_U37          U4_17 ENDLY COMPARATOR2 PARAMS:  TH=0.5  
X_U4_U32          U4_16 U4_18 INVERTER
*G_U4_G4         U4_10 0 U4_11 0 {1E-6/10u}
G_U4_G4         U4_10 0 U4_11 0 {1E-6/10u}
*V_U4_VINTH         U4_19 0 1.30
V_U4_VINTH         U4_19 0 1.50
X_U1         VIP VIM VDDBUFF VSS VINP GMX PARAMS:  GMIN={GM}
G_G2         VDD VSS 9 0 1

*IQ ENABLE ON TEMP COEFF 
R_R9         0 9  1 TC=2.31M,1.11U  
X_U3         VINP VINM VDDBUFF VSS 10 OUTX PARAMS: GMIN={GM}
G_G4         0 8 TABLE { V(6, 0) } 
*+ ( (0,0)(1.4,0.1N)(1.5,2.5U)(2.5,2.5U)(3.5,2.5U)(4.5,2.5U)(5.5,2.5U) )
+ ( (0,0)(0.50,0.05U)(1.5,0.30U)(2.5,0.625U)(3.5,1.0U)(4.5,1.35U)(6.5,2.10U) )
G_G5         VDD VSS 8 0 1
X_U2         VREF VFG VDDBUFF VSS VINP GMX PARAMS:  GMIN={GM}
E_E2         VDD_VSS 0 VDD VSS 1
X_U7          VDD_VSS 5 7 ANALOG_MULTI 
R_R2         4 5  1k
R_R3	4 20 1K
C_C3	20 0 1N  
X_S1    20 0 10 VOUT MCP6N11_S1 
X_U5          VDDLY ENDLY 4 AND
C_C2         0 5  1n  
R_R10         0 VINM  1m  
E_E1         VDDBUFF VSS VDD VSS 1
E_E3         EN/CAL_VSS 0 EN/CAL VSS 1
R_R5         VINM VINP  1

************* Begin of Injecting PSRR on Output
*
* PSRR PLUS Zero
*
E5700A 5700 0 VALUE = {GM}
E5701A 5701 0 TABLE { V(5700,0) } ((1,850.15U)(2,300.15U)(5,33.15U)(10,20.15U)(100,1.84U))
E5701B 5702 0 TABLE { V(5700,0) } ((1,850.15U)(2,300.15U)(5,33.15U)(10,20.15U)(100,1.84U))
G57A  0 VINP VALUE {1 * 625U + V(110D) + V(120D) + 0 }

*
* PSRR Plus Zero 1
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
G110 0 110 VALUE {(1400N * V(5701)) * V(VDD)} 
L110 110 111 19.9M
R110 111 0 1G
GR110 111 0 111 0 {1/1}
* 
* PSRR Plus Pole 1
G110B 0 110B 110 111 1
GR110B 110B 0 110B 0 {1/1K}
R110B 110B 0 1G
C110B 110B 0 79.6N
*
* PSRR Plus Zero 2
G110C 0 110C 110B 0 1
L110C 110C 111C 359.9U
R110C 111C 0 1G
GR110C 111C 0 111C 0 {1/1K} 
*
* PSRR Plus Buffer
E110D 110D 0 111C 110C 1


*
* PSRR MINUS Zero 1
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 VALUE {(1400N * V(5702)) * V(VSS)} 
L120 120 121 19.9M
R120 121 0 1G 
GR120 121 0 121 0 {1/1}
* 
* PSRR Minus Pole 1
G120B 0 120B 120 121 1
GR120B 120B 0 120B 0 {1/1K}
R120B 120B 0 1G
C120B 120B 0 79.6N
*
* PSRR Minus Zero 2
G120C 0 120C 120B 0 1
L120C 120C 121C 359.9U
R120C 121C 0 1G
GR120C 121C 0 121C 0 {1/1K} 
*
* PSRR Minus Buffer
E120D 120D 0 121C 120C 1

************** End of Injecting PSRR on Output
  
X_U6          VDD_VSS 2 6 ANALOG_MULTI 
*IQ ENABLE 0FF TEMP COEFF
R_R11         0 8  1 TC=1.29M,8.73U
.ENDS
** Floating/unmodeled pin fixups **
R__UC0001   VIP  0   {1/GMIN}
R__UC0002   VIM  0   {1/GMIN}
R__UC0003   VREF  0   {1/GMIN}
R__UC0004   VFG  0   {1/GMIN}
*.PARAM  GM={GAIN}

.subckt MCP6N11_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=100e6 Ron=1 Voff=0.25V Von=0.75V
.ends MCP6N11_S1


.SUBCKT INVERTER IN OUT  
EOUT OUT 0 VALUE { IF( V(IN)<0.5,1,0) }
.ends INVERTER

.subckt DC_1mV_1A_1V_1nA A C
G1 A C TABLE { V(A, C) } ( (-1,-1n)(0,0)(1m,1) (2m,10) (3m,1000) )
.ends DC_1mV_1A_1V_1nA 

.SUBCKT ANALOG_BUFFER IN OUT  
+ PARAMs:  GAIN=1
EOUT OUT 0 VALUE { GAIN * V(IN)}
.ends ANALOG_BUFFER

.SUBCKT COMPARATOR2 INP OUT  
+ PARAMs:  TH=1
EOUT OUT 0 VALUE { IF( V(INP)>TH,1,0) }
.ends COMPARATOR2

.SUBCKT COMP_HYS INP INM HYS OUT PARAMs: T=10
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1)>0.5,-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1),1,0) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 1K
.ends COMP_HYS

.SUBCKT COMPARATOR INP INM OUT  
EOUT OUT 0 VALUE { IF( V(INP)>V(INM),1,0) }
.ends COMPARATOR

.SUBCKT ANALOG_MULTI IN1 IN2 OUT  
EOUT OUT 0 VALUE { V(IN1)*V(IN2)}
.ends ANALOG_MULTI

.SUBCKT AND A B OUT  
EOUT OUT 0 VALUE { IF( V(A)>0.5 & V(B)>0.5,1,0) }
.ends AND



.SUBCKT GMX 1 2 3 4 30 PARAMs:  GMIN=1
*           | | | | |
*           | | | | Output
*           | | | Negative Supply
*           | | Positive Supply
*           | Inverting Input
*           Non-inverting Input
*
*
*
* Input Stage
C12  1  0 6.00P

* Tweaked E12 to dial in Offset Voltage on GMX
* Handle VOS Based on GAIN = GMIN 11-10-15 (E2200)
* Variable Noise based on GMIN (E2201)
E1200 1200 0 VALUE = {GMIN}
*E2200 1201 0 TABLE { V(1200,0) } ((1,-190.3922U)(2,473.7885U)(5,208.739U)(10,137.4548U)(100,71.525U))
E2200 1201 0 TABLE { V(1200,0) } ((1,-216.0324U)(2,460.9683U)(5,203.6108U)(10,134.8905U)(100,70.7483U))
E2201 2201 0 TABLE { V(1200,0) } ((1,1.0)(2,0.469)(5,0.179)(10,0.096)(100,0.0322))
E2202 2202 0 TABLE { V(1200,0) } ((1,22.0M)(2,29.0M)(5,30.0M)(10,24.0M)(100,29.0M))

E12 71 14 VALUE { (V(1201)) + V(20) * 124E0 * V(2201) + V(21) * 124E0 * V(2201) + V(22) * 124E0 * V(2201) + 
+ V(23) * 124E0 * V(2201) + 0 * 1 + V(2700) * 1}


* Generate Input Bias 1 and 2 and  Input Offset
EG12 VIB1 0 62 0 1
EG13 VIBOS 0 63 0 1m
EG14 VIB2 0 62 0 1

* Calculate IB1 and IB2 based on IOS
EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }

* Convert Voltage to Current on Pins 1 and 2
GP1 1 0 VABM1 0 1m
GP2 2 0 VABM2 0 1m
C14  2  0 6.00P

V16 16 4 10.0M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 20.0E12

*
* Noise, PSRR, and CMRR
*

GI20 21 20 VALUE { V(2202)}
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1U
R22 22 0  1k
R23  0 23 1k

*CMRR Based on GAIN
E5000 5000 0 VALUE = {GMIN}
E5002 5001 0 TABLE { V(5000,0) } ((1,29.511)(2,2.411)(5,1.611)(10,0.691)(100,0.044))
G27  0 27 VALUE { -55.0U + V(1) * {7.16U * V(5001)} + V(2) * {7.16U * V(5001)} }

*************
* Add Zeroes for GMIN=1, 2, 5, 10, 100
*
E6000 6001 0 TABLE { V(5000,0) } ((1,17.0)(2,96.0)(5,51.0)(10,16.0)(100,2.6))
X6001 27A 27 6001 0 VC_INDUCTOR PARAMS: L_1V=1U

R27 27 0 1G
R27A  27A 0 1G
GR27 27A 0 27A 0 {1/1}
E2700 2700 0 27 0 1

*
* Open Loop Gain, Slew Rate
G30 0 30 VALUE {GMIN/3 * V(1001) * (V(14) - V(2))} 
E1000 1000 0 VALUE = {GMIN}
E200 1001 0 TABLE { V(1000,0) } ((1,0.98)(2,0.92)(5,0.89)(10,0.86)(100,0.60))

*
* Temperature Sensitive offset voltage

I73 0 70 DC 1
*R74 0 70 1 TC={-32.18U * 1/Limit(GMIN,33,1)}
R74 0 70 1 TC={-45.00U * 1/Limit(GMIN,33,1)}
E75 1 71 VALUE {V(70)-1}


*
* Temp Sensistive IBias
* Manual Modify Input Bias Current Total
I62 0 62 DC 1000u
R62 0 62 REXP  5.51784U
*
* Temp Sensistive Offset IBias
* Manual Modify Input Offset Current
I63 0 63 DC 1000u
R63 0 63 REXP2  348.37036U

*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=45.0E-15 AF=.001
.MODEL REXP  RES TCE= 5.32477
.MODEL REXP2  RES TCE= 4.86433

.ENDS GMX


.SUBCKT OUTX 1 2 3 4 5  PARAMs:  GMIN=1
*            | | | | |
*            | | | | Output
*            | | | Negative Supply
*            | | Positive Supply
*            | Inverting Input
*            Non-inverting Input
*
*

* Open Loop Gain, Slew Rate
G30  0 30 1 2 1
R30 30  0 1.00K

* Components changed/affected by GBWP

* SLEW RATE (GAINS 1-10, 100) AND VDD(1.8 AND 5.5)

E3100 3100 0 VALUE = {GMIN}
E3101 3101 0 TABLE { V(3100,0) } ((1,1.00K)(2,1.00K)(5,1.00K)(10,1.00K)(100,650))
E3102 3102 0 TABLE { V(3,4) } ((1.8,0.38)(5.5,1.00)) 

G31 0 31 3 4 0.00
GI31 0 31 VALUE { V(3101) * V(3102)}
R31 31  0 1 TC=1.39M,-18.0U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))

G32 32 0 3 4 0.00
GI32 32 0 VALUE { V(3101) * V(3102)}
R32 32  0 1 TC=1.39M,-18.0U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))

G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 {0.165}
R34  34 0 1K

C34  34 0 15.400U

* End Components changed/affected by GBWP

G37  0 37 34 0 1m
R37  37 0 1k
C37  37 0 0.001P

E2000 2000 0 VALUE = {GMIN}
E20001 2001 0 TABLE { V(2000,0) } ((1,0.059)(2,0.159)(5,0.259)(10,0.00019)(100,0.459))
X20001 37A 0 2001 0 VC_CAPACITOR PARAMS: C_1V=100P

G37A  0 37A 37 0 1m
R37A  37A 0 1K

*************
* Add Poles for GMIN=10, 100
*
E20002 2002 0 TABLE { V(2000,0) } ((1,0.59001)(2,0.54001)(5,0.460001)(10,0.7500001)(100,0.8401))
X20002 37A2 0 2002 0 VC_CAPACITOR PARAMS: C_1V=100P
G37A2  0 37A2 37A 0 1m
R37A2  37A2 0 1K

E20003 2003 0 TABLE { V(2000,0) } ((1,0.00001)(2,0.00001)(5,0.00001)(10,0.00001)(100,0.000001))
X20003 37A3 0 2003 0 VC_CAPACITOR PARAMS: C_1V=100P
G37A3  0 37A3 37A2 0 1m
R37A3  37A3 0 1K

*************


G38  0 38 37A3 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1

G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(50.0,1n)(50.2,10))
G36 33 0 TABLE {V(35,4)} ((-50.2,-10)(-50.0,-1n)(0,0)(1,1n))

*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50

* Impedance 0.9KOhms
R57 57  0 0.9K
C58  5  0 2.00P

* For 0.9K Ohms
* For R57 Output in Ohms
G57  0 57 POLY(3) 3 0 4 0 35    0 0 {0*0.00075/(900/500)} {0*0.001/(900/500)} {0.002/(900/500)}


GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))

E55 55  0 VALUE { -11.5M + V(3) * 1 + V(51) * -34.7M }
E56 56  0 VALUE { 12.5M + V(4) * 1 + V(52) * -32.6M }

R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -50.0U + V(51) * 1M }
G54  0  4 VALUE { -50.0U + V(52) * -1M }

*
* Current Limit
G99 96 5 99 0 1

R98 0 98 1 TC=3.67M,-4.5U
G97 0 98 TABLE { V(96,5) } ((-13.2,-8.00M)(-1.00M,-7.42M)(0,0)(1.00M,6.51M)(13.2,14.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 716M + -432M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 1.42 + -1.85), 0, 1) }

D98 4 5 DESD
D99 5 3 DESD

* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=55.0E-15 AF=1
.MODEL REXP  RES TCE= 5.32477
.ENDS OUTX

.SUBCKT VC_CAPACITOR 1 2 3 4 PARAMs:  C_1V=1E-6
R1 1 5 1E-6
VC 5 6 0
EC 6 2 Value = {V(7) / ( V(3,4)*C_1V) }
G1 0 7 Value = {I(VC)}
C1 7 0 1
R2 7 0 1E9
.ends VC_CAPACITOR

.SUBCKT VC_INDUCTOR 1 2 3 4 PARAMs:  L_1V=1E-6
GC 1 2 Value = {V(5) / ( V(3,4)*L_1V) }
G1 0 5 Value = {V(1,2)}
C1 5 0 1
R1 5 0 1E9
.ends VC_INDUCTOR




********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6N16, BASE MODEL
*
* Date of model creation: 10-12-2015
* Level of Model Creator: 1.12 / 09-05-12
*
* Revision History:
*      REV A: 12-OCT-15, Initial Input from Model Creator V 1.12
*      REV B: 15-OCT-15, Update Linear Temp Co to 6nV/C and VOS to 1uV 
*      REV C: 05-JAN-16, Opened up BW of GMX for G=1 offset, Re-Calibrate *                Gains,PSRR Add 2nd Pole/Zero, CMRR Gain Adjustments,
*                IB/IOS, Gain/Phase to PM=70 degrees, and POR/EN timing
*             
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees     *      Celsius DC, AC, Transient, and Noise analysis.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       CMRR, PSRR vs frequency higher than typ spec.
*
*
.SUBCKT MCP6N16 EN VDD VFG VIM VIP VOUT VREF VSS 
+ PARAMS:  GM=1 

G_G3         0 9 TABLE { V(7, 0) } 
*+ ( (0,0)(1.00,8.00U)(2.00,780U)(3.00,780U)(4.00,790U)(5.00,800U)(6.00,820U) )
+ ( (0,0)(1.00,0.10M)(1.25,0.15M)(1.50,0.75M)(1.60,0.90M)(1.75,1.00M)(2.00,1.03M)(3.00,1.03M)(4.00,1.04M)(5.00,1.06M)(6.00,1.1M) )
R_R1         1 2  1k  
X_U8          4 1 INVERTER
C_C1         0 2  1n  
V_U4_V1V         1V 0 1
X_U4_D2          U4_10 1V DC_1mV_1A_1V_1nA
X_U4_U28          U4_15 POR INVERTER
X_U4_D4          0 U4_17 DC_1mV_1A_1V_1nA
R_U4_R2         U4_13 U4_16  1k  
C_U4_C2         0 U4_10  2u  
X_U4_U38          VDD_VSS U4_12 ANALOG_BUFFER PARAMS:  GAIN=0.5 
X_U4_U36          U4_10 VDDLY COMPARATOR2 PARAMS:  TH=0.5  
C_U4_C5         0 U4_16  1n  
X_U4_D1          0 U4_10 DC_1mV_1A_1V_1nA
X_U4_D5          U4_17 1V DC_1mV_1A_1V_1nA
*G_U4_G5         0 U4_10 U4_15 0 {1E-6/250m}
G_U4_G5         0 U4_10 U4_15 0 {1E-6/100u}
*G_U4_G6         0 U4_17 U4_16 0 {1E-6/20m}
G_U4_G6         0 U4_17 U4_16 0 {1E-6/50u}
X_U4_U27          U4_15 U4_11 INVERTER
X_U4_U6          EN/CAL_VSS U4_12 U4_9 U4_13 COMP_HYS  PARAMS:  T=100 
R_U4_R1         U4_14 U4_15  1k  
*V_U4_VENHYS1         U4_9 0 0.20
V_U4_VENHYS1         U4_9 0 0.16
*G_U4_G7         U4_17 0 U4_18 0 {1E-6/3u}
G_U4_G7         U4_17 0 U4_18 0 {1E-6/0.1u}
X_U4_U1          VDD_VSS U4_19 U4_14 COMPARATOR
C_U4_C1         0 U4_15  1n  
C_U4_C4         0 U4_17  2u  
X_U4_U37          U4_17 ENDLY COMPARATOR2 PARAMS:  TH=0.5  
X_U4_U32          U4_16 U4_18 INVERTER
*G_U4_G4         U4_10 0 U4_11 0 {1E-6/10u}
G_U4_G4         U4_10 0 U4_11 0 {1E-6/10u}
V_U4_VINTH         U4_19 0 1.30
X_U1         VIP VIM VDDBUFF VSS VINP GMX PARAMS:  GMIN={GM}
G_G2         VDD VSS 9 0 1

*IQ ENABLE ON TEMP COEFF 
R_R9         0 9  1 TC=490U,-1.08U
X_U3         VINP VINM VDDBUFF VSS 10 OUTX PARAMS: GMIN={GM}
G_G4         0 8 TABLE { V(6, 0) } 
*+ ( (0,0)(1.4,0.1N)(1.5,2.5U)(2.5,2.5U)(3.5,2.5U)(4.5,2.5U)(5.5,2.5U) )
+ ( (0,0)(1.00,0.75U)(1.25,1.0U)(1.50,1.0U)(2.0,1.0U)(3.0,1.05U)(4.0,1.12U)(5.0,1.18U)(6.0,1.25U) )
G_G5         VDD VSS 8 0 1
X_U2         VREF VFG VDDBUFF VSS VINP GMX PARAMS:  GMIN={GM}
E_E2         VDD_VSS 0 VDD VSS 1
X_U7          VDD_VSS 5 7 ANALOG_MULTI 
R_R2         4 5  1k
R_R3	4 20 1K
*C_C3	20 0 100N  
C_C3	20 0 1N  
X_S1    20 0 10 VOUT MCP6N11_S1 
X_U5          VDDLY ENDLY 4 AND
C_C2         0 5  1n  
R_R10         0 VINM  1m  
E_E1         VDDBUFF VSS VDD VSS 1
E_E3         EN/CAL_VSS 0 EN VSS 1
R_R5         VINM VINP  1

************* Begin of Injecting PSRR on Output
*
* PSRR PLUS Zero
*
E5700A 5700 0 VALUE = {GM}

E5701A 5701 0 TABLE { V(5700,0) } ((1,1.75N)(10,0.173N)(100,0.012335N))
E5701B 5702 0 TABLE { V(5700,0) } ((1,1.68N)(10,0.153N)(100,0.012335N))
G57A  0 VINP VALUE {1 * 625U + V(110D) + V(120D) + 0 }

*
* PSRR Plus Zero 1
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
G110 0 110 VALUE {(1400N * V(5701)) * V(VDD)} 
L110 110 111 19.9M
R110 111 0 1G
GR110 111 0 111 0 {1/1}
*
* PSRR Plus Zero 2
G110A 0 110A 110 111 1
L110A 110A 111A 19.9M
R110A 111A 0 1G
GR110A 111A 0 111A 0 {1/1}
* 
* PSRR Plus Pole 1
G110B 0 110B 110A 111A 1
GR110B 110B 0 110B 0 {1/1K}
R110B 110B 0 1G
C110B 110B 0 79.6N
 
* PSRR Plus Pole 2
G110BB 0 110BB 110B 0 1
GR110BB 110BB 0 110BB 0 {1/1K}
R110BB 110BB 0 1G
C110BB 110BB 0 79.6N
*
* PSRR Plus Zero 3
G110C 0 110C 110BB 0 1
L110C 110C 111C 359.9U
R110C 111C 0 1G
GR110C 111C 0 111C 0 {1/1K} 
*
* PSRR Plus Buffer
E110D 110D 0 111C 110C 1


*
* PSRR MINUS Zero 1
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 VALUE {(1400N * V(5702)) * V(VSS)} 
L120 120 121 19.9M
R120 121 0 1G 
GR120 121 0 121 0 {1/1}
*
* PSRR Minus Zero 2
G120A 0 120A 120 121 1
L120A 120A 121A 19.9M
R120A 121A 0 1G
GR120A 121A 0 121A 0 {1/1}
* 
* PSRR Minus Pole 1
G120B 0 120B 120A 121A 1
GR120B 120B 0 120B 0 {1/1K}
R120B 120B 0 1G
C120B 120B 0 79.6N
 
* PSRR Minus Pole 2
G120BB 0 120BB 120B 0 1
GR120BB 120BB 0 120BB 0 {1/1K}
R120BB 120BB 0 1G
C120BB 120BB 0 79.6N
*
* PSRR Minus Zero 3
G120C 0 120C 120BB 0 1
L120C 120C 121C 359.9U
R120C 121C 0 1G
GR120C 121C 0 121C 0 {1/1K} 
*
* PSRR Minus Buffer
E120D 120D 0 121C 120C 1

************** End of Injecting PSRR on Output
  
X_U6          VDD_VSS 2 6 ANALOG_MULTI 
*IQ ENABLE 0FF TEMP COEFF
*R_R11         0 8  1 TC=1.344M,-10.01U 
R_R11         0 8  1 TC=3.10M,40.6U
.ENDS
** Floating/unmodeled pin fixups **
R__UC0001   VIP  0   {1/GMIN}
R__UC0002   VIM  0   {1/GMIN}
R__UC0003   VREF  0   {1/GMIN}
R__UC0004   VFG  0   {1/GMIN}
*.PARAM  GM={GAIN}

.subckt MCP6N11_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=100e6 Ron=1 Voff=0.25V Von=0.75V
.ends MCP6N11_S1


.SUBCKT INVERTER IN OUT  
EOUT OUT 0 VALUE { IF( V(IN)<0.5,1,0) }
.ends INVERTER

.subckt DC_1mV_1A_1V_1nA A C
G1 A C TABLE { V(A, C) } ( (-1,-1n)(0,0)(1m,1) (2m,10) (3m,1000) )
.ends DC_1mV_1A_1V_1nA 

.SUBCKT ANALOG_BUFFER IN OUT  
+ PARAMs:  GAIN=1
EOUT OUT 0 VALUE { GAIN * V(IN)}
.ends ANALOG_BUFFER

.SUBCKT COMPARATOR2 INP OUT  
+ PARAMs:  TH=1
EOUT OUT 0 VALUE { IF( V(INP)>TH,1,0) }
.ends COMPARATOR2

.SUBCKT COMP_HYS INP INM HYS OUT PARAMs: T=10
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1)>0.5,-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1),1,0) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 1K
.ends COMP_HYS

.SUBCKT COMPARATOR INP INM OUT  
EOUT OUT 0 VALUE { IF( V(INP)>V(INM),1,0) }
.ends COMPARATOR

.SUBCKT ANALOG_MULTI IN1 IN2 OUT  
EOUT OUT 0 VALUE { V(IN1)*V(IN2)}
.ends ANALOG_MULTI

.SUBCKT AND A B OUT  
EOUT OUT 0 VALUE { IF( V(A)>0.5 & V(B)>0.5,1,0) }
.ends AND



.SUBCKT GMX 1 2 3 4 30 PARAMs:  GMIN=1
*           | | | | |
*           | | | | Output
*           | | | Negative Supply
*           | | Positive Supply
*           | Inverting Input
*           Non-inverting Input
*
*
*
* Input Stage
C12  1  0 10.00P

* Tweaked E12 to dial in Offset Voltage on GMX
* Handle VOS Based on GAIN = GMIN 11-10-15
E1200 1200 0 VALUE = {GMIN}
E2200 1201 0 TABLE { V(1200,0) } ((1,911.952U)(10,90.741U)(100,12.530U))
*E12 71 14 VALUE { (V(1201)) + V(20) * 24.6 + V(21) * 24.6 + V(22) * 24.6 + V(23) * 24.6 + 0 * 1 + V(2700) * 1}
E12 71 14 VALUE { (V(1201)) + V(20) * 85.6 + V(21) * 85.6 + V(22) * 85.6 + V(23) * 85.6 + 0 * 1 + V(2700) * 1}

* Generate Input Bias 1 and 2 and  Input Offset
EG12 VIB1 0 62 0 1
EG13 VIBOS 0 63 0 1u
EG14 VIB2 0 62 0 1

* Calculate IB1 and IB2 based on IOS
EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }

* Convert Voltage to Current on Pins 1 and 2
GP1 1 0 VABM1 0 1m
GP2 2 0 VABM2 0 1m
C14  2  0 10.00P

V16 16 4 10.0M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12

*
* Noise, PSRR, and CMRR
*
*I20 21 20 100.0
I20 21 20 100.0
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1P
R22 22 0  1k
R23  0 23 1k

*CMRR Based on GAIN
E5000 5000 0 VALUE = {GMIN}
E5002 5001 0 TABLE { V(5000,0) } ((1,0.011)(10,0.000246)(100,0.000000014))
G27  0 27 VALUE { -55.0U + V(1) * {7.16U * V(5001)} + V(2) * {7.16U * V(5001)} }
R27 27  27A {1/limit(GMIN,1,35.5)*3}
L27A 27A 0 5500U

G2700 0 2700 27A 0 1m
R2700 2701 0 1K
L2700 2700 2701 25M
R2700A 2700 2701 10K


*
* Open Loop Gain, Slew Rate
G30 0 30 VALUE {GMIN/3 * V(1001) * (V(14) - V(2))} 
E1000 1000 0 VALUE = {GMIN}
E200 1001 0 TABLE { V(1000,0) } ((1,1.0)(10,1.0)(100,0.70))

*
* Temperature Sensitive offset voltage

I73 0 70 DC 1
R74 0 70 1 TC=-3.00N
E75 1 71 VALUE {V(70)-1}


*
* Temp Sensistive IBias
*I62 0 62 DC 1uA
* Manual Modify Input Bias Current Total
I62 0 62 DC 1000u
*R62 0 62 REXP  175U
R62 0 62 REXP  558N
*
* Temp Sensistive Offset IBias
*I63 0 63 DC 1uA
* Manual Modify Input Offset Current
I63 0 63 DC 1000u
*R63 0 63 175 TC=-5.83U,-2.91U
R63 0 63 360 TC=-834U,-166N

*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=55.0E-15 AF=1
.MODEL REXP  RES TCE= 5.5490224

.ENDS GMX


.SUBCKT OUTX 1 2 3 4 5  PARAMs:  GMIN=1
*            | | | | |
*            | | | | Output
*            | | | Negative Supply
*            | | Positive Supply
*            | Inverting Input
*            Non-inverting Input
*
*

* Open Loop Gain, Slew Rate
G30  0 30 1 2 1
R30 30  0 1.00K

* Components changed/affected by GBWP
*G31 0 31 3 4 96.2
G31 0 31 3 4 534
I31 0 31 DC -547



R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))

*G32 32 0 3 4 96.2
G32 32 0 3 4 534
I32 32 0 DC -547

R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))

G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 {0.165}
R34  34 0 1K


C34  34 0 14.0U
*C34  34 0 40.8U

* End Components changed/affected by GBWP

G37  0 37 34 0 1m
R37  37 0 1k
C37  37 0 0.001P
*C37  37 0 15p

*
* Extra 2nd Pole
*
*G37AA 0 37AA 37 0 1m
*R37AA 37AA 0 1K
*C37AA  37AA 0 30P



E2000 2000 0 VALUE = {GMIN}
E20001 2001 0 TABLE { V(2000,0) } ((1,0.159)(10,0.159)(100,0.559))
X20001 37A 0 2001 0 VC_CAPACITOR PARAMS: C_1V=100P

G37A  0 37A 37 0 1m
R37A  37A 0 1K
*C37B  37B 0 1.62P


*************
* Add Poles for GMIN=10, 100
*
E20002 2002 0 TABLE { V(2000,0) } ((1,0.00001)(10,0.00001)(100,0.000001))
X20002 37A2 0 2002 0 VC_CAPACITOR PARAMS: C_1V=100P
G37A2  0 37A2 37A 0 1m
R37A2  37A2 0 1K

E20003 2003 0 TABLE { V(2000,0) } ((1,0.00001)(10,0.00001)(100,0.000001))
X20003 37A3 0 2003 0 VC_CAPACITOR PARAMS: C_1V=100P
G37A3  0 37A3 37A2 0 1m
R37A3  37A3 0 1K

*************


G38  0 38 37A3 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
*Needed current increase for better clamping

G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(230.0,1n)(230.2,10))
G36 33 0 TABLE {V(35,4)} ((-230.2,-10)(-230.0,-1n)(0,0)(1,1n))

*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50

* Impedance 1.6KOhms
R57 57  0 1.6K

C58  5  0 2.00P

* For 1.6K Ohms
* For R57 Output in Ohms
G57  0 57 POLY(3) 3 0 4 0 35    0 0 {0*0.00075/(1600/500)} {0*0.001/(1600/500)} {0.002/(1600/500)}

GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))

E55 55  0 VALUE { -0.750M + V(3) * 1 + V(51) * -23.3M }
E56 56  0 VALUE { 0.750M + V(4) * 1 + V(52) * -20.0M }

R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -50.0U + V(51) * 1M }
G54  0  4 VALUE { -50.0U + V(52) * -1M }

*
* Current Limit
G99 96 5 99 0 1

R98 0 98 1 TC=-3.00M,6.60U
G97 0 98 TABLE { V(96,5) } ((-13.2,-13.5M)(-1.00M,-13.2M)(0,0)(1.00M,13.2M)(13.2,13.5M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 428M + 142M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 1.42 + -1.85), 0, 1) }


D98 4 5 DESD
D99 5 3 DESD

* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=55.0E-15 AF=1
.MODEL REXP  RES TCE= 5.32477
.ENDS OUTX

.SUBCKT VC_CAPACITOR 1 2 3 4 PARAMs:  C_1V=1E-6
R1 1 5 1E-6
VC 5 6 0
EC 6 2 Value = {V(7) / ( V(3,4)*C_1V) }
G1 0 7 Value = {I(VC)}
C1 7 0 1
R2 7 0 1E9
.ends VC_CAPACITOR





.SUBCKT MCP6V01 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6V01, MCP6V02, MCP6V03
*
* Revision History:
*      REV A: 9/15/2008, Created model
*      REV B: 8/15/2009, fixed the output swing issue for voltage follower application
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -400M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 0.8P
C12  1  0 6P
E12 71 14 POLY(4) 200 0 220 0 26 0 27 0 -1u 5 20 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13  1  2 3P
C14  2  0 6P
I15 15 4 50U
V16 16 4 -200m
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -200m
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m))
R71  1  0 11T
R72  2  0 11T
R73  1  2 11T
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G20 200 0 POLY(2) 21 0 20 0 0 1m 1m
R20 200 0 1k
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G22 220 0 POLY(2) 22 0 23 0 0 1m 1m
R220 220 0 1k
R221 220 221 400
C221 221 0 20N
G26  0 26 POLY(2) 3 0 4 0   0.00 -40N -40N
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -1.73U 20N 20N
R27 27  0 1
*These statements will put in correct CMRR curve over 1MHz, but slows simulation slightly and R271 increases noise above 50kHz
*R27 27  271 1
*L27 271  0 500m
*R271 271 0 0.7MEG
*C27 271  0 0.5p
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 4.5
I31 0 31 DC 19
R31 31  0 1 TC=1.43M, -2U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 -0.5
I32 32 0 DC 40
R32 32  0 1 TC=1.07M,-2.36U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 50
R34  34 0 1K
C34  34 0 2.5M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 371 120P
RC37 371 0 100
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 220U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(25.0,1n)(26,1))
G36 33 0 TABLE {V(35,4)} ((-18,-1)(-17,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 1
R58 57  96 0.50
R57 57  0 1k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 1.5M 1.3M 833U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -5M  1.002 -145M   0   25M    0
E56 56  0 POLY(2) 4 0 52 0 7M 1  -34M 0  10M  20M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.86M,26.4U
G97 0 98 TABLE { V(96,5) } ((-11,-9M)(-1M,-8.91M)(0,0)(1M,9.91M)(11,10M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*355M + 288M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.86M,-3.01U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,3.25U)(1.4,260U)(1.5,280U)
+ (3.5,300U)(5.5,325U)(6.5,355U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=50.0M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  2.03M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 15 TC=-2M,180U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=2 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 5.86758
.ENDS MCP6V01
.SUBCKT MCP6V06 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6V06, MCP6V07, MCP6V08
*
* Revision History:
*      REV A: 9/28/2008, Created model       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Behavior outside normal operating region
*      Parameter shift vs. input common range voltage
*
* Input Stage
V10  3 10 -400M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 4.5P
C12  1  0 6P
E12 71 14 POLY(4) 200 0 220 0 26 0 27 0 -1u 3 14 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C13  1  2 3P
C14  2  0 6P
I15 15 4 50U
V16 16 4 -200m
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -200m
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m))
R71  1  0 11T
R72  2  0 11T
R73  1  2 22T
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G20 200 0 POLY(2) 21 0 20 0 0 1m 1m
R20 200 0 1k
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G22 220 0 POLY(2) 22 0 23 0 0 1m 1m
R220 220 0 800
R221 220 221 470
C221 221 0 10N
G26  0 26 POLY(2) 3 0 4 0   0.00 -40N -40N
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -1.73U 20N 20N
*R27 27  0 1
*These statements will put in correct CMRR curve over 1MHz, but slows simulation slightly and R271 increases noise above 100kHz
R27 27  271 1
L27 271  0 500m
R271 271 0 50k
C27 271  0 0.5p
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 8.8
I31 0 31 DC 41
R31 31  0 1 TC=1.43M, -2U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 -1.28
I32 32 0 DC 83
R32 32  0 1 TC=1.07M,-2.36U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 50
R34  34 0 1K
C34  34 0 0.5M
C341 341 0 4.5M
RC341 34 341 25u
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 8P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 40U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(15.0,1n)(15.2,1))
G36 33 0 TABLE {V(35,4)} ((-19.2,-1)(-19,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 1
R58 57  96 0.50
R57 57  0 1.2k
C58  5  0 2.00P
* if modelling output short circuit current, you get tradeoff short circuit current
* accuracy for gain/overdrive recovery time accuracy by changing last parameter
* from 680U  to 3M
G57  0 57 POLY(3) 3 0 4 0 35 0   0 0.6M 0.5M 680U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -5M  1.002 -145M   0   25M    0
E56 56  0 POLY(2) 4 0 52 0 7M 1  -34M 0  10M  20M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.86M,26.4U
G97 0 98 TABLE { V(96,5) } ((-11,-9M)(-1M,-8.91M)(0,0)(1M,9.91M)(11,10M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*355M + 288M)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.86M,-3.01U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(900M,3.25U)(1.4,260U)(1.5,280U)
+ (3.5,300U)(5.5,325U)(6.5,355U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=50.0M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 6.8uA
R62 0 62 REXP  1M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 40 TC=-2M,180U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=2 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 5.52
.ENDS MCP6V06
.SUBCKT MCP6V11 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6V11, MCP6V11U
*
*
* Revision History:
*      REV A: 17-MAY-12, Created model
*      REV B: 09-Jul-12, Added MCP6V11U
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Only analog functions modelled.  CS ignored.
*      Saturation recovery model does not accurately predict recovery time.
*       
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 76.8P
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   700N 12.3 12.3 12.3 12.3 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -177U -177U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -1.73U 100N 100N
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 5.83
I31 0 31 DC 29.5
R31 31  0 1 TC=3.05M,-14.5U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 12.5
I32 32 0 DC 31.9
R32 32  0 1 TC=2.46M,-16.5U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 1.77
R34  34 0 1K
C34  34 0 2.83M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 159P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 318U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(50.0,1n)(55.0,1))
G36 33 0 TABLE {V(35,4)} ((-55.0,-1)(-50.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 100
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 3.75M 5.00M 10.0M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -800U 1 -56.0M
E56 56  0 POLY(2) 4 0 52 0 566U 1 -45.7M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-7.61M,25.6U
G97 0 98 TABLE { V(96,5) } ((-11.0,-8.00M)(-1.00M,-7.92M)(0,0)(1.00M,7.92M)(11.0,8.00M))
*E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*375M + 62.5M),0.05,1E6)}
E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*375M + 62.5M),0.00,1E6) * 
+ LIMIT(((V(3)-V(4))*400M + 0.00),0,1)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.70M,-7.11U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(500M,61.0N)(1.5,5.6U)(2.5,5.8U)
+ (3.5,6.00U)(4.5,6.1U)(5.5,6.2U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=50.0M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*I62 0 62 DC 1uA
I62 0 62 DC 1000uA
R62 0 62 REXP  49.57961U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 25.0 TC=56.1M,597U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=14.6E-18 AF=1
.MODEL REXP  RES TCE= 4.20742
.ENDS MCP6V11
.SUBCKT MCP6V27 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6V26, MCP6V27, MCP6V28
*
*
* Revision History:
*      REV A: 21-Apr-11, Created model
*      REV B: 09-Jul-12, Added MCP6V26, MCP6V28 
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
*       
*
* Input Stage
V10  3 10 -500M
R10 10 11 690K
R11 10 12 690K
G10 10 11 10 11 144U
G11 10 12 10 12 144U
C11 11 12 115E-15
C12  1  0 12.0P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   -650N 9.86 9.86 9.86 9.86 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 12.0P
I15 15 4 50.0U
V16 16 4 -300M
GD16 16 1 TABLE {V(16,1)} ((-100,-10.0E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -300M
GD13 2 13 TABLE {V(2,13)} ((-100,-10.0E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 100E12
R72  2  0 100E12
R73  1  2 100E12
*
* Noise, PSRR, and CMRR
I20 21 20 4.23M
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -70.7N -70.7N
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -218N 25.1N 25.1N
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 8.75
I31 0 31 DC 39.9
R31 31  0 1 TC=1.51M,-2.20U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 4.10
I32 32 0 DC 69.1
R32 32  0 1 TC=1.91M,-3.55U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 31.6
R34  34 0 1K
C34  34 0 2.51M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 22.7P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 1.59U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(4.00,1n)(4.4,1))
G36 33 0 TABLE {V(35,4)} ((-4.4,-1)(-4.00,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 100
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 3.75M 5.00M 10.0M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.52M 1 -34.8M
E56 56  0 POLY(2) 4 0 52 0 -1.52M 1 -34.8M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -50.0U 1M
G54  0  4 POLY(1) 52 0  -50.0U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-4.01M,3.75U
G97 0 98 TABLE { V(96,5) } ((-5.5,-14.0M)(-1.00M,-13.8M)(0,0)(1.00M,13.8M)(5.5,14.0M))
*E97 99 0 VALUE { V(98)*((V(3)-V(4))*200M + 537M)}
E97 99 0 VALUE { V(98)*LIMIT(((V(3)-V(4))*200M + 537M),0.00,1E6)*
+LIMIT(((V(3)-V(4)) -1),0.00,1)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=1.77M,-1.52U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(870M,5.95U)(2.3,575U)(2.5,580U)
+ (3.5,590U)(4.5,595U)(5.5,605U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=50.0M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  64.47909M
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 50.0 TC=4.81M,51.2U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP  RES TCE= 3.22713
.ENDS MCP6V27
.SUBCKT MCP6V31 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      MCP6V31, MCP6V31U
*
*
* Revision History:
*      REV A: 26-MAY-12, Created model
*      REV B: 09-Jul-12, Added MCP6V31U 
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Only analog functions modelled.  CS ignored.
*      Saturation recovery model does not accurately predict recovery time.
*       
*
* Input Stage
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 23.0P
C12  1  0 6.00P
E12 71 14 POLY(6) 20 0 21 0 22 0 23 0 26 0 27 0   0.00 6.16 6.16 6.16 6.16 1 1
G12 1 0 62 0 1m
G13 1 2 63 0 1u
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 10.0M
GD16 16 1 TABLE {V(16,1)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE {V(2,13)} ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
G26  0 26 POLY(2) 3 0 4 0   0.00 -56.2U -56.2U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -978N 56.2N 56.2N
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 8.11
I31 0 31 DC 24.8
R31 31  0 1 TC=2.62M,-7.25U
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 10.1
I32 32 0 DC 36.7
R32 32  0 1 TC=1.68M,-9.15U
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 3.16
R34  34 0 1K
C34  34 0 1.43M
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 22.7P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 39.7U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(50.0,1n)(55.0,1))
G36 33 0 TABLE {V(35,4)} ((-55.0,-1)(-50.0,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 100
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0 0 3.75M 5.00M 10.0M
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -1.02M 1 -49.7M
E56 56  0 POLY(2) 4 0 52 0 1.05M 1 -39.4M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -500U 1M
G54  0  4 POLY(1) 52 0  -500U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=-6.53M,25.0U
G97 0 98 TABLE { V(96,5) } ((-11.0,-10.0M)(-1.00M,-9.9M)(0,0)(1.00M,9.9M)(11.0,10.0M))
*E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*350M + 125M),0.05,1E6)}
E97 99 0 VALUE { V(98)* LIMIT(((V(3)-V(4))*350M + 125M),0.00,1E6) * 
+ LIMIT(((V(3)-V(4))*400M + 0.00),0,1)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=2.9M,-9.75U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(500M,210N)(1.5,19.0U)(2.5,20.0U)
+ (3.5,20.8U)(4.5,21.0U)(5.5,21.5U))
*
* Temperature Sensitive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=50.0M
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
*I62 0 62 DC 1uA
I62 0 62 DC 1000uA
R62 0 62 REXP  7.28814U
*
* Temp Sensistive Offset IBias
I63 0 63 DC 1uA
R63 0 63 65.0 TC=11.7M,139U
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=14.0E-18 AF=1
.MODEL REXP  RES TCE= 6.13888
.ENDS MCP6V31
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************

.SUBCKT MCP6V61 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
* The following op-amps are covered by this model:
*      MCP6V61/1U/2/4
*
* Date of model creation: 11-18-2015_5:04:55_PM
* Level of Model Creator: 5.14 / 09-14-15
*
* Revision History:
*      REV A: 21-Oct-15, Initial Input
*      REV B: 23-Nov-15, Updated IB and IOFFSET, Adjust Noise for VDD=5.5, Adjusted IQ Table Values
*      REV C: 10-Dec-15, Updated Current Limit, Reverse Recovery Clamps
*      REV D: 12-Dec-16, Updated Rout to 4k, Gain/Phase Adjust, CMRR
*      REV E: 13-Dec-15, Updated Cleanup Netlist
*      REV F: 14-Dec-15, Updated Gain/Phase 
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*      specs, bench testing, and simulations with this macro model.
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analysis.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       CMRR vs. frequency (roll-off does not match datasheet)
*
* Input Stage
*
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 8.00P
*NOISE ADJUSTED TO 26NV FOR VDD=5.5V
E12 71 14 VALUE { (1.0U) + V(20) * 4.49 + V(21) * 4.49 + V(22) * 4.49 + V(23) * 4.49 }
EG12 VIB1 0 62 0 1m
EG13 VIBOS 0 63 0 1u
EG14 VIB2 0 62 0 1m

EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }
GP1 1 0 VABM1 0 1u
GP2 2 0 VABM2 0 1u

M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
C14  2  0 8.00P
I15 15 4 500U
V16 16 4 -10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*
* Noise 
*
I20 21 20 700K
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC {101*1.2}
R31 31  0 1 TC=3.15M,-18.4U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC {108*1.2}
R32 32  0 1 TC=3.77M,-19.9U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
*
* 1st Order Pole
*
*G34  0 34 33 0 {1.77 * 1.2}
G34  0 34 33 0 31.6
R34  34 0 1K
C34  34 0 4.39M
*
* 2nd Order Pole
*
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 14.4P

*
* 1st Order Zero
*
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1p)(0,0)(130,1n)(133,1))
G36 33 0 TABLE { V(35,4) } ((-133,-1)(-130,-1n)(0,0)(1,1p))

*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 4.00K
C58  5  0 2.00P
*
* PSRR PLUS 
*
G57  0 57 VALUE { V(35) * 250U + V(110) + V(120) + V(134)*0.1} 
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
G110 0 110 3 0 1.98U
L110 110 111 63.6M
R110 111 0 1E6 
*
* PSRR Plus Zero 
*
GR112 110 111 110 111 {1/28.0K}
GR110 111 0 111 0 1 
*
* PSRR MINUS 
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 4 0 7.8U
L120 120 121 22.7M
R120 121 0 1E6 
*
* PSRR Minus Zero 
*
GR122 120 121 120 121 {1/5.71K}
GR120 121 0 121 0 1 
*
* CMRR Zero/Pole 
*
* G130 THE DC GAIN FOR CMRR AND L130 THE ROLL OFF WITH R130 AND THE NOISELESS ZERO WITH GR132
G130 0 130 VALUE { ( V(15) ) * 3.35U } 
L130 130 131 19.9M
R130 131 0 1E6 
GR132 130 131 130 131 {1/25}
GR130 131 0 131 0 1

*
*
* CMRR 2nd Zero
*
G135 134 0 130 0 1m 
C135 134 0  159E-12
GR135 134 0 134 0 {1/1000}
R134 134 0 1G 
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 0.00 + V(3) * 1 + V(51) * -44.4M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -37.8M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-4.33M,9.53U
G97 0 98 TABLE { V(96,5) } ((-11.0,-6.00M)(-1.00M,-5.94M)(0,0)(1.00M,5.94M)(11.0,6.00M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 740M + -481M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 1.33 + -1.66), 0, 1) }


D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=2.55M,-6.49U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(500M,800N)(1.00,36.0U)(1.5,71.0U)(2.00,76.0U)(3.00,80.0U)(6.00,82.0U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1
R74 0 70 1 TC=4.00N
E75 1 71 VALUE {V(70)-1}
*
* Temp Sensistive IBias
*
I62 0 62 DC 1000m
*IBIAS / OFFSET BIAS ADJUSTED TO 0.4pA
R62 0 62 REXP 220.21921U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1000m
R63 0 63 60.0 TC=-2.16M,-433N
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=2.00E-15 AF=1
.MODEL REXP  RES TCE= 5.94302
.ENDS MCP6V61




********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
.SUBCKT MCP6V71 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
* The following op-amps are covered by this model:
*      MCP6V71/1U/2/4
*
* Date of model creation: 11-23-2015_3:07:40_PM
* Level of Model Creator: 5.14 / 09-14-15
*
* Revision History:
*      REV A: 14-Oct-15, Initial Input
*      REV B: 30-Nov-15, Adjustments to Input Bias Current, Input Offset, IQ, Slew Rate, Cur Limit 
*      REV C: 14-Dec-15, Updated Rout = 3kohm, Gain/Phase, CMRR, PSRR
*      REV D: 16-Dec-15, Updated Slew Rate 
*      REV E: 16-Dec-15, Updated Gain/Phase, 1.8Mhz Crossover and PM=60 degrees
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macro model
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analysis.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       CMRR vs. frequency (roll-off does not match datasheet)
*
* Input Stage
*
V10  3 10 -210M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 6.00P
E12 71 14 VALUE { (2.01U - 1u) + V(20) * 3.40 + V(21) * 3.40 + V(22) * 3.40 + V(23) * 3.40 }
*G12 1 0 62 0 1m
*G13 1 2 63 0 1u

* Generate Input Bias 1 and 2 and  Input Offset
EG12 VIB1 0 62 0 1m
EG13 VIBOS 0 63 0 1u
EG14 VIB2 0 62 0 1m

* Calculate IB1 and IB2 based on IOS
EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }

* Convert Voltage to Current on Pins 1 and 2
GP1 1 0 VABM1 0 1u
GP2 2 0 VABM2 0 1u

M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
*G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 500U
V16 16 4 -10.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -10.0M

GD13 2 13 TABLE { V(2,13) } ((-100,-100E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 10.0E12
R72  2  0 10.0E12
R73  1  2 10.0E12
*C13  1  2 3.00P
*
* Noise 
*
I20 21 20 700K
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K

G31 0 31 3 4 0.00
I31 0 31 DC {120 * 1.6/2}
R31 31  0 1 TC=2.57M,-14.0U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC {120 * 1.6/2}
R32 32  0 1 TC=4.10M,-17.3U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
*
* 1st Order Pole
*
G34  0 34 33 0 2.37
R34  34 0 1K
C34  34 0 180U
*
* 2nd Order Pole
*
G37  0 37 34 0 1m
R37  37 0 1K
*C37  37 0 10p
C37  37 0 3p
*
* 1st Order Zero
*
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-100,-1p)(0,0)(110,1n)(115,1))
G36 33 0 TABLE { V(35,4) } ((-115,-1)(-110,-1n)(0,0)(100,1p))
*G35 33 0 TABLE { V(35,3) } ((-100,-1p)(0,0)(1.10,1n)(2,1))
*G36 33 0 TABLE { V(35,4) } ((-2,-1)(-1.10,-1n)(0,0)(100,1p))
*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
*R57 57  0 3.0K
R57 57  0 1.68K
C58  5  0 2.00P
*
* PSRR PLUS 
*
*G57  0 57 VALUE { V(35) * {1/1.5k} + V(110) + V(120) + V(134) } 
G57  0 57 VALUE { V(35) *  {1/1.5k} + V(110) + V(120) + V(134) } 
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
*G110 0 110 3 0 177P
G110 0 110 3 0 1.11N
*L110 110 111 19.9M
L110 110 111 18.5M
R110 111 0 1E6 
*
* PSRR Plus Zero 
*
GR112 110 111 110 111 {1/5.00K}
GR110 111 0 111 0 1 
*
* PSRR MINUS 
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 4 0 2.50N
L120 120 121 20.7M
R120 121 0 1E6 
*
* PSRR Minus Zero 
*
GR122 120 121 120 121 {1/1.76K}
GR120 121 0 121 0 1 
*
* CMRR Zero/Pole 
*
* G130 THE DC GAIN FOR CMRR AND L130 THE ROLL OFF WITH R130 AND THE NOISELESS ZERO WITH GR132
G130 0 130 VALUE { ( V(15) ) * 158P } 
*L130 130 131 19.9M
L130 130 131 26.5M
R130 131 0 1E6 
*GR132 130 131 130 131 {1/10.0K}
GR132 130 131 130 131 {1/10.0K}
GR130 131 0 131 0 1 
*
*
* CMRR 2nd Zero
*
G135 134 0 130 0 1m 
C135 134 0  159E-15
GR135 134 0 134 0 {1/1000}
R134 134 0 1G 
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { 0.00 + V(3) * 1 + V(51) * -42.9M }
E56 56  0 VALUE { 0.00 + V(4) * 1 + V(52) * -33.3M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-4.06M,8.94U
G97 0 98 TABLE { V(96,5) } ((-11.0,-16.0M)(-1.00M,-15.8M)(0,0)(1.00M,15.8M)(11.0,16.0M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 250M + 250M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 571M + -714M), 0, 1) }



D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=2.70M,-13.1U
G61 3 4 61 0 1
* IQ Table Adjusted
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,1.0U)(1.5,130U)(2.00,148U)(3.00,157U)(4.00,158U)(5.00,160U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1
R74 0 70 1 TC=4.00N
E75 1 71 VALUE {V(70)-1}
*
* Temp Sensistive IBias
*
*I62 0 62 DC 1000uA
* Manual Modify Input Bias Current Total
I62 0 62 DC 1000m
*R62 0 62 REXP  450.21921N
R62 0 62 REXP  220.21921U
*
* Temp Sensistive Offset IBias
*
*I63 0 63 DC 1000uA
* Manual Modify Input Offset Current
I63 0 63 DC 1000m
R63 0 63 60.0 TC=-2.16M,-433N
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=2.00E-15 AF=1
.MODEL REXP  RES TCE= 5.94302
.ENDS MCP6V71




********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* solely and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*************************************************************************
.SUBCKT MCP6V81 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
* The following op-amps are covered by this model:
*      MCP6V81/1U
*
* Date of model creation: 2-3-2016_2:51:35_PM
* Level of Model Creator: 5.14 / 09-14-15
*
* Revision History:
*      REV A: 29-Jan-16, Initial Input
*      REV B: 11-Feb-16, Various Changes 
*      REV C: 01-MAR-16, CMIR CHANGE TO VDD+0.3, VSS-0.2 
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       PSRR, CMRR vs. frequency (roll-off does not match datasheet)
*
* Input Stage
*
*V10  3 10 -210M
V10  3 10 -500M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 7.00P
E12 71 14 VALUE { (2.01U - 1u) + V(20) * 2.35 + V(21) * 2.35 + V(22) * 2.35 + V(23) * 2.35 }

* Generate Input Bias 1 and 2 and Input Offset
EG12 VIB1 0 62 0 1m
EG13 VIBOS 0 63 0 1u
EG14 VIB2 0 62 0 1m

* Calculate IB1 and IB2 based on IOS
EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }

* Convert Voltage to Current on Pins 1 and 2
GP1 1 0 VABM1 0 1u
GP2 2 0 VABM2 0 1u

M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
C14  2  0 7.00P
I15 15 4 500U
*V16 16 4 -10.0M
V16 16 4 -200.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-50.0E-15)(0,0)(1m,1u)(2m,1m)) 
*V13 3 13 -10.0M
V13 3 13 -300.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-50.0E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 13.3E12
*C13  1  2 1.00E-15
*
* Noise 
*
I20 21 20 700K
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
G30  0 30 12 11 1
R30 30  0 1.00K

* Adjust Slew Based on Vdd
* Rising Edge Adjust
E3102 3102 0 TABLE { V(3,4) } ((1.8,0.85)(5.5,1.00))
* Falling Edge Adjust
E3103 3103 0 TABLE { V(3,4) } ((1.8,1.03)(5.5,1.00))

 

G31 0 31 3 4 0.00
GI31 0 31 VALUE { 120 * V(3102)}

R31 31  0 1 TC=2.97M,-9.99U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
GI32 32 0 VALUE { 140 * V(3103)}

R32 32  0 1 TC=2.72M,-10.4U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
*
* 1st Order Pole
*
G34  0 34 33 0 25.1
R34  34 0 1K
C34  34 0 723U
*
* 2nd Order Pole
*
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 7.95P
*
* 1st Order Zero
*
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
G35 33 0 TABLE { V(35,3) } ((-1,-1p)(0,0)(250.0,1n)(251.0,1))
G36 33 0 TABLE { V(35,4) } ((-251.0,-1)(-250.0,-1n)(0,0)(1,1p))

*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 300
C58  5  0 2.00P
*
* PSRR PLUS 
*
G57  0 57 VALUE { V(35) * 3.33M + V(110D) + V(120D) + V(134) } 
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
G110 0 110 3 0 {100N/300}
L110 110 111 1.16M
R110 111 0 1G 
GR110 111 0 111 0 {1/1}

*
* PSRR Plus Zero 2
G110A 0 110A 110 0 1
L110A 110A 111A 1.16M
R110A 111A 0 1G
GR110A 111A 0 111A 0 {1/1}

* PSRR Plus Pole 1
G110B 0 110B 110A 0 1
GR110B 110B 0 110B 0 {1/1}
R110B 110B 0 1G
C110B 110B 0 4.5u
 
* PSRR Plus Pole 2
G110BB 0 110BB 110B 0 1
GR110BB 110BB 0 110BB 0 {1/1}
R110BB 110BB 0 1G
C110BB 110BB 0 4.5u

*
* PSRR Plus Buffer
E110D 110D 0 110BB 0 1

*
* PSRR MINUS 
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 4 0 {100N/300}
L120 120 121 1.0M
R120 121 0 1G
GR120 121 0 121 0 {1/1}

*
* PSRR Minus Zero 2
G120A 0 120A 120 0 1
L120A 120A 121A 1.0M
R120A 121A 0 1G
GR120A 121A 0 121A 0 {1/1}
 
* PSRR Minus Pole 1
G120B 0 120B 120A 0 1
GR120B 120B 0 120B 0 {1/1}
R120B 120B 0 1G
C120B 120B 0 4.5u
 
* PSRR Minus Pole 2
G120BB 0 120BB 120B 0 1
GR120BB 120BB 0 120BB 0 {1/1}
R120BB 120BB 0 1G
C120BB 120BB 0 4.5u

*
* PSRR Plus Buffer
E120D 120D 0 120BB 0 1

 
*
* CMRR Zero/Pole 
*
* G130 THE DC GAIN FOR CMRR AND L130 THE ROLL OFF WITH R130 AND THE NOISELESS ZERO WITH GR132
G130 0 130 VALUE { ( V(15) ) * 1.800N } 
L130 130 131 4.05M
R130 131 0 1G
GR131 131 0 131 0 {1/1}
*
*
* CMRR 2nd Zero
*
G135 134 0 130 0 1 
C135 134 0  {1/6.28/0.9e6}
GR135 134 0 134 0 {1/1}
R134 134 0 1G 
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { -1.90M + V(3) * 1 + V(51) * -20.8M }
E56 56  0 VALUE { 0.75M + V(4) * 1 + V(52) * -17.9M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-3.02M,1.06U
G97 0 98 TABLE { V(96,5) } ((-11.0,-17.5M)(-1.00M,-13.8M)(0,0)(1.00M,14.8M)(11.0,12.0M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 527M + -55.9M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 4.00 + -7.00), 0, 1) }


D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=2.51M,-4.81U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,5.00U)(1.05,200U)(1.25,260U)(1.40,283U)(1.50,287U)(1.60,286U)
+(1.75,280U)(1.85,460U)(3.00,485U)(4.00,500U)(6.5,540U))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1
R74 0 70 1 TC=4.00N
E75 1 71 VALUE {V(70)-1}
*
* Temp Sensistive IBias
*
I62 0 62 DC 1000m
R62 0 62 REXP  235.21921U
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1000m
R63 0 63 80.0 TC=-2.26M,-433N
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=2.00E-15 AF=1
.MODEL REXP  RES TCE= 5.9127
.ENDS MCP6V81




********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* solely and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*************************************************************************

.SUBCKT MCP6V91 1 2 3 4 5
*               | | | | |
*               | | | | Output
*               | | | Negative Supply
*               | | Positive Supply
*               | Inverting Input
*               Non-inverting Input
*
*
* The following op-amps are covered by this model:
*      MCP6V91/1U
*
* Date of model creation: 2-12-2016_3:25:16_PM
* Level of Model Creator: 5.14 / 09-14-15
*
* Revision History:
*      REV A: 12-Feb-16, Initial Input
*      REV B: 01-MAR-16, CMIR CHANGE TO VDD+0.3, VSS-0.2 
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails, Slew Rate vs. Temp and P.S.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Distortion (detailed non-linear behavior)
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       PSRR, CMRR vs. frequency (roll-off does not match datasheet)
*
* Input Stage
*
*V10  3 10 -210M
V10  3 10 -500M
R10 10 11 69.0K
R11 10 12 69.0K
G10 10 11 10 11 1.44M
G11 10 12 10 12 1.44M
C11 11 12 115E-15
C12  1  0 7.00P
E12 71 14 VALUE { (2.01U - 1u) + V(20) * 1.80 + V(21) * 1.80 + V(22) * 1.80 + V(23) * 1.80 }

* Generate Input Bias 1 and 2 and  Input Offset
EG12 VIB1 0 62 0 1
EG13 VIBOS 0 63 0 1u
EG14 VIB2 0 62 0 1

* Calculate IB1 and IB2 based on IOS
EABM1 VABM1 0 VALUE { ((V(VIB1)+V(VIB2))+(V(VIBOS))) /2 }
EABM2 VABM2 0 VALUE { ((V(VIB1)+V(VIB2))-(V(VIBOS))) /2 }

* Convert Voltage to Current on Pins 1 and 2
GP1 1 0 VABM1 0 1u
GP2 2 0 VABM2 0 1u

M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
C14  2  0 7.00P
I15 15 4 500U
*V16 16 4 -10.0M
V16 16 4 -200.0M
GD16 16 1 TABLE { V(16,1) } ((-100,-50.0E-15)(0,0)(1m,1u)(2m,1m)) 
*V13 3 13 -10.0M
V13 3 13 -300.0M
GD13 2 13 TABLE { V(2,13) } ((-100,-50.0E-15)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 13.3E12
*
* Noise 
*
I20 21 20 700K
D20 20  0 DN1
D21  0 21 DN1
I22 22 23 1N
R22 22 0  1k
R23  0 23 1k
*
* Open Loop Gain, Slew Rate
*
* Rising Edge Adjust
E3102 3102 0 TABLE { V(3,4) } ((2.4,0.94)(5.5,1.00))
* Falling Edge Adjust
E3103 3103 0 TABLE { V(3,4) } ((2.4,1.03)(5.5,1.00))

G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
*I31 0 31 DC 154
GI31 0 31 VALUE { 154 * V(3102)}
R31 31  0 1 TC=3.13M,-11.1U
GD31 30 0 TABLE { V(30,31) } ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
*I32 32 0 DC 187
GI32 32 0 VALUE { 187 * V(3103)}
R32 32  0 1 TC=3.04M,-10.2U
GD32 0 30 TABLE { V(30,32) } ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
*
* 1st Order Pole
*
G34  0 34 33 0 23.3
R34  34 0 1K
C34  34 0 370U
*
* 2nd Order Pole
*
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 2.92P
*
* 1st Order Zero
*
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 159N
E38  35 0 38 0 1
*G35 33 0 TABLE { V(35,3) } ((-1,-1p)(0,0)(160,1n)(167,1))
*G36 33 0 TABLE { V(35,4) } ((-167,-1)(-160,-1n)(0,0)(1,1p))

G35 33 0 TABLE { V(35,3) } ((-1,-1p)(0,0)(200,1n)(220,1))
G36 33 0 TABLE { V(35,4) } ((-220,-1)(-200,-1n)(0,0)(1,1p))

*
* Output Stage
*
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 210
C58  5  0 2.00P
*
* PSRR PLUS 
*
G57  0 57 VALUE { V(35) * 4.76M + V(110D) + V(120D) + V(134) } 
* G110 THE DC GAIN FOR +PSRR AND L110 THE ROLL OFF WITH R110 AND THE NOISELESS ZERO WITH GR112
G110 0 110 3 0 {.6N}
L110 110 111 1.1M
R110 111 0 1G 
GR110 111 0 111 0 {1/1}

*
* PSRR Plus Zero 2
G110A 0 110A 110 0 1
L110A 110A 111A 1.1M
R110A 111A 0 1G
GR110A 111A 0 111A 0 {1/1}

* PSRR Plus Pole 1
G110B 0 110B 110A 0 1
GR110B 110B 0 110B 0 {1/1}
R110B 110B 0 1G
C110B 110B 0 4.59u
 
* PSRR Plus Pole 2
G110BB 0 110BB 110B 0 1
GR110BB 110BB 0 110BB 0 {1/1}
R110BB 110BB 0 1G
C110BB 110BB 0 4.59u

*
* PSRR Plus Buffer
E110D 110D 0 110BB 0 1

*
* PSRR MINUS 
*
* G120 THE DC GAIN FOR -PSRR AND L120 THE ROLL OFF WITH R120 AND THE NOISELESS ZERO WITH GR122
G120 0 120 4 0 {1.1N}
L120 120 121 0.7M
R120 121 0 1G
GR120 121 0 121 0 {1/1}

*
* PSRR Minus Zero 2
G120A 0 120A 120 0 1
L120A 120A 121A 0.7M
R120A 121A 0 1G
GR120A 121A 0 121A 0 {1/1}
 
* PSRR Minus Pole 1
G120B 0 120B 120A 0 1
GR120B 120B 0 120B 0 {1/1}
R120B 120B 0 1G
C120B 120B 0 4.0u
 
* PSRR Minus Pole 2
G120BB 0 120BB 120B 0 1
GR120BB 120BB 0 120BB 0 {1/1}
R120BB 120BB 0 1G
C120BB 120BB 0 4.0u

*
* PSRR Plus Buffer
E120D 120D 0 120BB 0 1
 
*
* CMRR Zero/Pole 
*
* G130 THE DC GAIN FOR CMRR AND L130 THE ROLL OFF WITH R130 AND THE NOISELESS ZERO WITH GR132
G130 0 130 VALUE { ( V(15) ) * 1.825N } 
L130 130 131 4.05M
R130 131 0 1G
GR131 131 0 131 0 {1/1}
*
*
* CMRR 2nd Zero
*
G135 134 0 130 0 1 
C135 134 0  {1/6.28/0.9e6}
GR135 134 0 134 0 {1/1}
R134 134 0 1G
*
GD55 55 57 TABLE { V(55,57) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE { V(57,56) } ((-0.2m,-1)(-0.1m,-1m)(0,0)(10,1n))
E55 55  0 VALUE { -4.30M + V(3) * 1 + V(51) * -17.5M }
E56 56  0 VALUE { 2.75M + V(4) * 1 + V(52) * -16.8M }
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE { V(50,51) } ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE { V(50,52) } ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 VALUE { -500U + V(51) * 1M }
G54  0  4 VALUE { -500U + V(52) * -1M }
*
* Current Limit
*
G99 96 5 99 0 1
R98 0 98 1 TC=-3.07M,10.7U
G97 0 98 TABLE { V(96,5) } ((-11.0,-17.0M)(-1.00M,-19.8M)(0,0)(1.00M,16.5M)(11.0,15.5M))
E97 99 0 VALUE { V(98) * LIMIT((( V(3) - V(4) ) * 526M + -52.2M), 0.00, 1E6 ) * LIMIT((( V(3) - V(4) ) * 4.00 + -7.00), 0, 1) }
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
*
R61 0 61 1 TC=2.81M,-8.58U
G61 3 4 61 0 1
G60 0 61 TABLE { V(3, 4) } ((0, 0)(750M,11.6U)(0.90,65U)(1.00,200U)(1.15,500U)(1.25,555U)(1.40,605U)(1.50,620U)(1.60,615U)
+(1.75,595U)(1.80,1.04M)(3.00,1.13M)(4.00,1.16M)(6.5,1.22M))
*
* Temperature Sensitive offset voltage
*
I73 0 70 DC 1
R74 0 70 1 TC=4.00N
E75 1 71 VALUE {V(70)-1}

*
* Temp Sensistive IBias
*
I62 0 62 DC 1000m
R62 0 62 REXP  82.05306N
*
* Temp Sensistive Offset IBias
*
I63 0 63 DC 1000m
R63 0 63 24.0 TC=2.56M,433N

*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=200U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=2.00E-15 AF=1
.MODEL REXP  RES TCE= 7.1127
.ENDS MCP6V91



********************************************************************************
*                                                                              *
*  This Model is for Cadence/OrCAD PSPICE. Tested on PSPICE Level 15.X         *
*                                                                              *
*                                                                              *
*  Part Number: MCP87022                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 25 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:31:26_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87022 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0016 TC=5.82E-03,8.98E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0005 TC=-3.33E-04,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 2.07E-09
RG 1 2 1.2864

*** CGD ***
C11  11  12  1E-12
V11  11  0   0vdc
GCGD  3 2 VALUE { V(13, 0)*I(V11) }
E11  12  0   3 2  1
E12  13  0   TABLE {V(12)}
+ -8          3004
+ -1.3        3004
+ 0           1502
+ 0.1         1330
+ 0.2         1172
+ 0.3         1046
+ 0.4         955
+ 0.5         889
+ 0.6         842
+ 0.7         808
+ 0.8         779
+ 0.9         754
+ 1           733
+ 1.4         672
+ 2.3         594
+ 3.7         524
+ 5.8         451
+ 8.3         373
+ 11.7        299


.MODEL MFET NMOS(Vto=1.6111 Kp=1034.9968 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=4.48E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=4E-08)

.ENDS
********************************************************************************
*                                                                              *
*  This Model is for SIMetrix. Tested on SIMetrix 6.00.                        *
*                                                                              *
*                                                                              *
*  Part Number: MCP87022                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 25 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:31:28_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87022 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0016 TC=5.82E-03,8.98E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0005 TC=-3.33E-04,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 2.07E-09
RG 1 2 1.2864

*** CGD ***
C11 N1 0 1u
E11 N1 0 3 2 1
BCGD  3 2 i=-i(E11)*1E6*(table[
+ -8,         3004p,
+ -1.3,       3004p,
+ 0,          1502p,
+ 0.1,        1330p,
+ 0.2,        1172p,
+ 0.3,        1046p,
+ 0.4,        955p,
+ 0.5,        889p,
+ 0.6,        842p,
+ 0.7,        808p,
+ 0.8,        779p,
+ 0.9,        754p,
+ 1,          733p,
+ 1.4,        672p,
+ 2.3,        594p,
+ 3.7,        524p,
+ 5.8,        451p,
+ 8.3,        373p,
+ 11.7,       299p](V(N1)))


.MODEL MFET NMOS(Vto=1.6111 Kp=1034.9968 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=4.48E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=4E-08)

.ENDS
********************************************************************************
*                                                                              *
* Model is for University of California at Berkeley SPICE. Tested on SPICE 3f3.*
*                                                                              *
* This SPICE model will have an inaccuracy with the CGD, gate-drain            *
* capacitance. The CGD capacitor has been replaced by an average value of the  *
* gate-drain capacitance data. Berkeley SPICE does not have the table feature. *
*                                                                              *
*                                                                              *
*  Part Number: MCP87022                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 25 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:31:28_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87022 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0016

RDS 7 4 2.00E+07

RBD 9 4 0.0005
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 2.07E-09
RG 1 2 1.2864

*** CGD ***
CGD  3 2 9.72E-10

.MODEL RD R(TC1=5.82E-03 TC2=8.98E-06)
.MODEL RDS R(TC1=-1.46E-02 TC2=5.95E-05)
.MODEL RBD R(TC1=-3.33E-04 TC2=0.00E+00)


.MODEL MFET NMOS(Vto=1.6111 Kp=1034.9968 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=4.48E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=4E-08)

.ENDS

********************************************************************************
*                                                                              *
*  This Model is for Cadence/OrCAD PSPICE. Tested on PSPICE Level 15.X         *
*                                                                              *
*                                                                              *
*  Part Number: MCP87050                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:31:56_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87050 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0039 TC=5.47E-03,5.65E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0009 TC=4.61E-03,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 9.20E-10
RG 1 2 1.0864

*** CGD ***
C11  11  12  1E-12
V11  11  0   0vdc
GCGD  3 2 VALUE { V(13, 0)*I(V11) }
E11  12  0   3 2  1
E12  13  0   TABLE {V(12)}
+ -8          1385
+ -1.35       1385
+ 0           692
+ 0.1         615
+ 0.2         544
+ 0.3         487
+ 0.4         445
+ 0.5         417
+ 0.6         395
+ 0.7         378
+ 0.8         365
+ 0.9         353
+ 1           344
+ 1.5         311
+ 2.4         275
+ 4           240
+ 6.1         207
+ 8.8         173
+ 12.6        138


.MODEL MFET NMOS(Vto=1.5950 Kp=420.9860 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=2.78E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=2E-08)

.ENDS
********************************************************************************
*                                                                              *
*  This Model is for SIMetrix. Tested on SIMetrix 6.00.                        *
*                                                                              *
*                                                                              *
*  Part Number: MCP87050                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:32:00_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87050 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0039 TC=5.47E-03,5.65E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0009 TC=4.61E-03,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 9.20E-10
RG 1 2 1.0864

*** CGD ***
C11 N1 0 1u
E11 N1 0 3 2 1
BCGD  3 2 i=-i(E11)*1E6*(table[
+ -8,         1385p,
+ -1.35,      1385p,
+ 0,          692p,
+ 0.1,        615p,
+ 0.2,        544p,
+ 0.3,        487p,
+ 0.4,        445p,
+ 0.5,        417p,
+ 0.6,        395p,
+ 0.7,        378p,
+ 0.8,        365p,
+ 0.9,        353p,
+ 1,          344p,
+ 1.5,        311p,
+ 2.4,        275p,
+ 4,          240p,
+ 6.1,        207p,
+ 8.8,        173p,
+ 12.6,       138p](V(N1)))


.MODEL MFET NMOS(Vto=1.5950 Kp=420.9860 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=2.78E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=2E-08)

.ENDS
********************************************************************************
*                                                                              *
* Model is for University of California at Berkeley SPICE. Tested on SPICE 3f3.*
*                                                                              *
* This SPICE model will have an inaccuracy with the CGD, gate-drain            *
* capacitance. The CGD capacitor has been replaced by an average value of the  *
* gate-drain capacitance data. Berkeley SPICE does not have the table feature. *
*                                                                              *
*                                                                              *
*  Part Number: MCP87050                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0042 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 8-4-2012_6:32:01_PM                                          *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87050 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 3.38E-12
RLD2 DRAIN 5 0.0053
RLD1 5 4 6.20E-07

LG GATE 1 9.00E-10
RLG GATE 1 1.4131

LS SOURCE 8 9.91E-10
RLS2 SOURCE 8 1.5571
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0039

RDS 7 4 2.00E+07

RBD 9 4 0.0009
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 9.20E-10
RG 1 2 1.0864

*** CGD ***
CGD  3 2 4.52E-10

.MODEL RD R(TC1=5.47E-03 TC2=5.65E-06)
.MODEL RDS R(TC1=-1.46E-02 TC2=5.95E-05)
.MODEL RBD R(TC1=4.61E-03 TC2=0.00E+00)


.MODEL MFET NMOS(Vto=1.5950 Kp=420.9860 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=2.78E-12; 
+ N=1 M=0.1 VJ=0.99 Fc=0.5 Cjo=5.929e-11 Tt=2E-08)

.ENDS

********************************************************************************
*                                                                              *
*  This Model is for Cadence/OrCAD PSPICE. Tested on PSPICE Level 15.X         *
*                                                                              *
*                                                                              *
*  Part Number: MCP87055                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0048 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 9-27-2012_3:19:04_PM                                         *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87055 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 5.84E-12
RLD2 DRAIN 5 0.0092
RLD1 5 4 1.77E-06

LG GATE 1 9.78E-10
RLG GATE 1 1.5362

LS SOURCE 8 5.80E-10
RLS2 SOURCE 8 0.9107
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0040 TC=3.79E-03,-1.61E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0017 TC=5.99E-02,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 7.12E-10
RG 1 2 2.0853

*** CGD ***
C11  11  12  1E-12
V11  11  0   0vdc
GCGD  3 2 VALUE { V(13, 0)*I(V11) }
E11  12  0   3 2  1
E12  13  0   TABLE {V(12)}
+ -8          1145
+ -1.35       1145
+ 0           572
+ 0.1         506
+ 0.2         445
+ 0.3         398
+ 0.4         365
+ 0.5         342
+ 0.6         324
+ 0.7         311
+ 0.8         300
+ 0.9         291
+ 1           283
+ 1.5         255
+ 2.3         229
+ 3.9         200
+ 6.1         172
+ 8.8         142
+ 12.4        114


.MODEL MFET NMOS(Vto=1.6435 Kp=256.1440 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=3.13E-10; 
+ N=1 M=0.41 VJ=0.67 Fc=0.5 Cjo=5.929e-11 Tt=1.5E-08)

.ENDS
********************************************************************************
*                                                                              *
*  This Model is for SIMetrix. Tested on SIMetrix 6.00.                        *
*                                                                              *
*                                                                              *
*  Part Number: MCP87055                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0048 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 9-27-2012_3:19:12_PM                                         *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87055 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 5.84E-12
RLD2 DRAIN 5 0.0092
RLD1 5 4 1.77E-06

LG GATE 1 9.78E-10
RLG GATE 1 1.5362

LS SOURCE 8 5.80E-10
RLS2 SOURCE 8 0.9107
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0040 TC=3.79E-03,-1.61E-06

RDS 7 4 2.00E+07 TC=-1.46E-02,5.95E-05

RBD 9 4 0.0017 TC=5.99E-02,0.00E+00
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 7.12E-10
RG 1 2 2.0853

*** CGD ***
C11 N1 0 1u
E11 N1 0 3 2 1
BCGD  3 2 i=-i(E11)*1E6*(table[
+ -8,         1145p,
+ -1.35,      1145p,
+ 0,          572p,
+ 0.1,        506p,
+ 0.2,        445p,
+ 0.3,        398p,
+ 0.4,        365p,
+ 0.5,        342p,
+ 0.6,        324p,
+ 0.7,        311p,
+ 0.8,        300p,
+ 0.9,        291p,
+ 1,          283p,
+ 1.5,        255p,
+ 2.3,        229p,
+ 3.9,        200p,
+ 6.1,        172p,
+ 8.8,        142p,
+ 12.4,       114p](V(N1)))


.MODEL MFET NMOS(Vto=1.6435 Kp=256.1440 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=3.13E-10; 
+ N=1 M=0.41 VJ=0.67 Fc=0.5 Cjo=5.929e-11 Tt=1.5E-08)

.ENDS
********************************************************************************
*                                                                              *
* Model is for University of California at Berkeley SPICE. Tested on SPICE 3f3.*
*                                                                              *
* This SPICE model will have an inaccuracy with the CGD, gate-drain            *
* capacitance. The CGD capacitor has been replaced by an average value of the  *
* gate-drain capacitance data. Berkeley SPICE does not have the table feature. *
*                                                                              *
*                                                                              *
*  Part Number: MCP87055                                                       *
*  Polarity: N-Channel                                                         *
*  Rated Voltage: 25 Volts                                                     *
*  Rdson: 0.0048 Ohms                                                          *
*  Current: 20 Amps                                                            *
*  Max VGS: +10/-8 Volts                                                       *
*                                                                              *
*  Model Created: 9-27-2012_3:19:13_PM                                         *
*  Revision: 1.26 / 08-02-12                                                   *
*                                                                              *
********************************************************************************
*  Model Generated by Innovative Ideas and Designs (I2D)                       *
*           Copyright  2012                                                   *
*         All Rights Reserved                                                  *
*                                                                              *
*           www.i2designs.com                                                  *
*                                                                              *
*  Contains Proprietary Information Which                                      *
*  is The Property of I2D or it's licensees.                                   *
*                                                                              *
*  Commercial Use or Resale Restricted by                                      *
*  Innovative Ideas and Designs License Agreement.                             *
*                                                                              *
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
*                                                                              *
********************************************************************************

.SUBCKT MCP87055 DRAIN GATE SOURCE

*** Package Impedance ***
LD DRAIN 5 5.84E-12
RLD2 DRAIN 5 0.0092
RLD1 5 4 1.77E-06

LG GATE 1 9.78E-10
RLG GATE 1 1.5362

LS SOURCE 8 5.80E-10
RLS2 SOURCE 8 0.9107
RLS1 8 7 0.0003

*** Mosfet Model ***
RS 6 7 0.0001
RD 3 4 0.0040

RDS 7 4 2.00E+07

RBD 9 4 0.0017
DBD 7 9 DBODY 

M1 3 2 6 6 MFET 

RGS 2 6 1.00E+08
CGS 2 6 7.12E-10
RG 1 2 2.0853

*** CGD ***
CGD  3 2 3.73E-10

.MODEL RD R(TC1=3.79E-03 TC2=-1.61E-06)
.MODEL RDS R(TC1=-1.46E-02 TC2=5.95E-05)
.MODEL RBD R(TC1=5.99E-02 TC2=0.00E+00)


.MODEL MFET NMOS(Vto=1.6435 Kp=256.1440 Nfs=0.00E+00 Eta=0
+ Level=3 L=1e-4 W=1e-4 Gamma=0 Phi=0.6 Is=1e-24
+ Js=0 Pb=0.8 Cj=0 Cjsw=0 Cgso=0 Cgdo=0 Cgbo=0
+ Tox=1E-07 Xj=0
+ U0=600 Vmax=260)

.MODEL DBODY D(Bv=25 Ibv=0.00025 Rs=1E-6 Is=3.13E-10; 
+ N=1 M=0.41 VJ=0.67 Fc=0.5 Cjo=5.929e-11 Tt=1.5E-08)

.ENDS
.SUBCKT TC1026 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      TC1026
*
* Revision History:
*      REV A: 23-Jul-02, Created model
*      REV B: 10-Sep-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Updated output impedance for better model stability w/cap load 
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -410M
R10 10 11 3.08MEG
R11 10 12 3.08MEG
G10 10 11 10 11 32.4U
G11 10 12 10 12 32.4U
C11 11 12 10P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   100U 118 118 0.8 0.8
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 2.5U
V16 16 4 -210M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -210M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -100U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -0.24M 100U 100U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 46
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 46
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 100M
R34  34 0 1K
C34  34 0 120U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.12P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 200U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(220,1n)(225,1))
G36 33 0 TABLE {V(35,4)} ((-225,-1)(-220,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 15.8k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 70U 70U 150U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 4M 1 -45.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2.5U 1M
G54  0  4 POLY(1) 52 0  -2.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.75 + -0.75)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=935U,1.07U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,121N)(800M,200N)(1.1,8.9U)
+ (1.3,10.5U)(1.5,10.9U)(5.5,11.5U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=4.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  50M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE= 1.74152
.ENDS TC1026
.SUBCKT TC1029 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      TC1029
*
* Revision History:
*      REV A: 23-Jul-02, Created model
*      REV B: 10-Sep-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Updated output impedance for better model stability w/cap load 
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -410M
R10 10 11 3.08MEG
R11 10 12 3.08MEG
G10 10 11 10 11 32.4U
G11 10 12 10 12 32.4U
C11 11 12 10P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   100U 118 118 0.8 0.8
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 2.5U
V16 16 4 -210M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -210M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -100U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -0.24M 100U 100U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 46
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 46
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 100M
R34  34 0 1K
C34  34 0 120U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.12P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 200U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(220,1n)(225,1))
G36 33 0 TABLE {V(35,4)} ((-225,-1)(-220,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 15.8k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 70U 70U 150U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 4M 1 -45.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2.5U 1M
G54  0  4 POLY(1) 52 0  -2.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.75 + -0.75)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=935U,1.07U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,121N)(800M,200N)(1.1,8.9U)
+ (1.3,10.5U)(1.5,10.9U)(5.5,11.5U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=4.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  50M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE= 1.74152
.ENDS TC1029
.SUBCKT TC1030 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      TC1030
*
* Revision History:
*      REV A: 23-Jul-02, Created model
*      REV B: 10-Sep-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Updated output impedance for better model stability w/cap load 
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -410M
R10 10 11 3.08MEG
R11 10 12 3.08MEG
G10 10 11 10 11 32.4U
G11 10 12 10 12 32.4U
C11 11 12 10P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   100U 118 118 0.8 0.8
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 2.5U
V16 16 4 -210M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -210M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -100U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -0.24M 100U 100U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 46
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 46
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 100M
R34  34 0 1K
C34  34 0 120U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.12P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 200U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(220,1n)(225,1))
G36 33 0 TABLE {V(35,4)} ((-225,-1)(-220,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 15.8k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 70U 70U 150U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 4M 1 -45.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2.5U 1M
G54  0  4 POLY(1) 52 0  -2.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.75 + -0.75)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=935U,1.07U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,121N)(800M,200N)(1.1,8.9U)
+ (1.3,10.5U)(1.5,10.9U)(5.5,11.5U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=4.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  50M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE= 1.74152
.ENDS TC1030
.SUBCKT TC1034 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      TC1034, TC1035
*
* Revision History:
*      REV A: 23-Jul-02, Created model
*      REV B: 10-Sep-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Updated output impedance for better model stability w/cap load 
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -410M
R10 10 11 3.08MEG
R11 10 12 3.08MEG
G10 10 11 10 11 32.4U
G11 10 12 10 12 32.4U
C11 11 12 10P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   100U 118 118 0.8 0.8
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 2.5U
V16 16 4 -210M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -210M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -100U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -0.24M 100U 100U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 46
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 46
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 100M
R34  34 0 1K
C34  34 0 120U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.12P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 200U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(220,1n)(225,1))
G36 33 0 TABLE {V(35,4)} ((-225,-1)(-220,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 15.8k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 70U 70U 150U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 4M 1 -45.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2.5U 1M
G54  0  4 POLY(1) 52 0  -2.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.75 + -0.75)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=935U,1.07U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,121N)(800M,200N)(1.1,8.9U)
+ (1.3,10.5U)(1.5,10.9U)(5.5,11.5U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=4.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  50M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE= 1.74152
.ENDS TC1034
.SUBCKT TC1043 1 2 3 4 5
*              | | | | |
*              | | | | Output
*              | | | Negative Supply
*              | | Positive Supply
*              | Inverting Input
*              Non-inverting Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following op-amps are covered by this model:
*      TC1043
*
* Revision History:
*      REV A: 23-Jul-02, Created model
*      REV B: 10-Sep-06, Added over temperature, improved output stage, 
*                        fixed overdrive recovery time
*      REV C: 27-Jul-07, Updated output impedance for better model stability w/cap load 
*
* Recommendations:
*      Use PSPICE (other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: offsets, DC PSRR, DC CMRR, input impedance,
*            open loop gain, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, Iout short circuit 
*            current, Vsat on both rails
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Monte Carlo (Vos, Ib), Process variation
*      Distortion (detailed non-linear behavior)
*      Behavior outside normal operating region
*
* Input Stage
V10  3 10 -410M
R10 10 11 3.08MEG
R11 10 12 3.08MEG
G10 10 11 10 11 32.4U
G11 10 12 10 12 32.4U
C11 11 12 10P
C12  1  0 6.00P
E12 71 14 POLY(4) 20 0 21 0 26 0 27 0   100U 118 118 0.8 0.8
G12 1 0 62 0 1m
M12 11 14 15 15 NMI 
M14 12 2 15 15 NMI 
G14 2 0 62 0 1m
C14  2  0 6.00P
I15 15 4 2.5U
V16 16 4 -210M
GD16 16 1 TABLE {V(16,1)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
V13 3 13 -210M
GD13 2 13 TABLE {V(2,13)} ((-100,-1p)(0,0)(1m,1u)(2m,1m)) 
R71  1  0 20.0E12
R72  2  0 20.0E12
R73  1  2 20.0E12
I80  1  2 500E-15
*
* Noise, PSRR, and CMRR
I20 21 20 423U
D20 20  0 DN1
D21  0 21 DN1
G26  0 26 POLY(2) 3 0 4 0   0.00 -100U -100U
R26 26  0 1
G27  0 27 POLY(2) 1 0 2 0  -0.24M 100U 100U
R27 27  0 1
*
* Open Loop Gain, Slew Rate
G30  0 30 12 11 1
R30 30  0 1.00K
G31 0 31 3 4 0.00
I31 0 31 DC 46
R31 31  0 1 TC=0.00,0.00
GD31 30 0 TABLE {V(30,31)} ((-100,-1n)(0,0)(1m,0.1)(2m,2))
G32 32 0 3 4 0.00
I32 32 0 DC 46
R32 32  0 1 TC=0.00,0.00
GD32 0 30 TABLE {V(30,32)} ((-2m,2)(-1m,0.1)(0,0)(100,-1n))
G33  0 33 30 0 1m
R33  33 0 1K
G34  0 34 33 0 100M
R34  34 0 1K
C34  34 0 120U
G37  0 37 34 0 1m
R37  37 0 1K
C37  37 0 6.12P
G38  0 38 37 0 1m
R38  39 0 1K
L38  38 39 200U
E38  35 0 38 0 1
G35 33 0 TABLE {V(35,3)} ((-1,-1n)(0,0)(220,1n)(225,1))
G36 33 0 TABLE {V(35,4)} ((-225,-1)(-220,-1n)(0,0)(1,1n))
*
* Output Stage
R80 50 0 100MEG
G50 0 50 57 96 2
R58 57  96 0.50
R57 57  0 15.8k
C58  5  0 2.00P
G57  0 57 POLY(3) 3 0 4 0 35 0   0 70U 70U 150U
GD55 55 57 TABLE {V(55,57)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
GD56 57 56 TABLE {V(57,56)} ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
E55 55  0 POLY(2) 3 0 51 0 -4M 1 -50.5M
E56 56  0 POLY(2) 4 0 52 0 4M 1 -45.0M
R51 51 0 1k
R52 52 0 1k
GD51 50 51 TABLE {V(50,51)} ((-10,-1n)(0,0)(1m,1m)(2m,1))
GD52 50 52 TABLE {V(50,52)}  ((-2m,-1)(-1m,-1m)(0,0)(10,1n))
G53  3  0 POLY(1) 51 0  -2.5U 1M
G54  0  4 POLY(1) 52 0  -2.5U -1M
*
* Current Limit
G99 96 5 99 0 1
R98 0 98 1 TC=0.00,0.00
G97 0 98 TABLE { V(96,5) } ((-11.0,-9.00M)(-1.00M,-8.91M)(0,0)(1.00M,8.91M)(11.0,9.00M))
E97 99 0 VALUE { V(98)*((V(3)-V(4))*0.75 + -0.75)}
D98 4 5 DESD
D99 5 3 DESD
*
* Temperature / Voltage Sensitive IQuiscent
R61 0 61 1 TC=935U,1.07U
G61 3 4 61 0 1
G60 0 61 TABLE {V(3, 4)} 
+ ((0,0)(750M,121N)(800M,200N)(1.1,8.9U)
+ (1.3,10.5U)(1.5,10.9U)(5.5,11.5U))
*
* Temperature Sensistive offset voltage
I73 0 70 DC 1uA
R74 0 70 1 TC=4.00
E75 1 71 70 0 1 
*
* Temp Sensistive IBias
I62 0 62 DC 1uA
R62 0 62 REXP  50M
*
* Models
.MODEL NMI NMOS(L=2.00U W=42.0U KP=20.0U LEVEL=1 )
.MODEL DESD  D   N=1 IS=1.00E-15
.MODEL DN1 D   IS=1P KF=146E-18 AF=1
.MODEL REXP RES TCE= 1.74152
.ENDS TC1043
.SUBCKT TC1410N_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      TC1410N 0.5A
*
* Polarity: Inverting
*
* Date of model creation: 6/12/2008
* Level of Model Creator: E
*
* Revision History:
*      6/12/2008 - Initial Release
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,130)(4.00,47.0)(6.00,28.8)(10.0,19.1)(13.0,17.3)(16.0,18.5))
R31 31   0    1 TC 3.72M  18.4U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,150)(4.00,45.0)(6.00,27.6)(10.0,16.6)(13.0,15.9)(16.0,15.0))
R32 0    32   1 TC 4.95M  42.0U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0   50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,697M)(16,702M) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,997M)(16,1002M) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*200M/((200M-1)+16.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   100P
R59 59   2    4.39
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.01)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,0.01)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-500M,-500M)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 60.7 -5.97 194M
R63 0    63   1 TC 3.75M 321n
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-50.0)(-15.0M,-25.0)(-10.0M,-5.00)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(500M,500M) )
G64 0    64   POLY(1) 3 4 16.1 -1.19 38.8M
R64 0    64   1 TC 5.19M 21.8U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-50.0)(-15.0M,-25.0)(-10.0M,-5.00)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1410N_I2D_A
.SUBCKT TC1410_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      TC1410 0.5A
*
* Polarity: Inverting
*
* Date of model creation: 5/23/2008
* Level of Model Creator: E
*
* Revision History:
*      5/23/2008 - Initial Release
*      6/11/2008 - RAW Adjusted Rise and Fall times
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,130)(4.00,47.0)(6.00,28.8)(10.0,19.1)(13.0,17.3)(16.0,18.5))
R31 31   0    1 TC 3.72M  18.4U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,150)(4.00,45.0)(6.00,27.6)(10.0,16.6)(13.0,15.9)(16.0,15.0))
R32 0    32   1 TC 4.95M  42.0U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,697M)(16,702M) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,997M)(16,1002M) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*200M/((200M-1)+16.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   100P
R59 59   2    4.39
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.01)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,0.01)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-500M,-500M)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 60.7 -5.97 194M
R63 0    63   1 TC 3.75M 321n
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-50.0)(-15.0M,-25.0)(-10.0M,-5.00)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(500M,500M) )
G64 0    64   POLY(1) 3 4 16.1 -1.19 38.8M
R64 0    64   1 TC 5.19M 21.8U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-50.0)(-15.0M,-25.0)(-10.0M,-5.00)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1410_I2D_B
.SUBCKT TC1411N_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1A Non-Inverting Driver - TC1411N
*
* Polarity: Non-Inverting
*
* Date of model creation: 6/14/2008
* Level of Model Creator: F
*
* Revision History:
*      6/14/08 RAW Initial model creation
*     
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,136)(4.00,47.4)(6.00,33.4)(10.0,25.0)(13.0,23.7)(16.0,22.3))
R31 31   0    1 TC 2.69M  3.08U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,150)(4.00,55.0)(6.00,36.6)(10.0,25.6)(13.0,22.7)(16.0,22.0))
R32 0    32   1 TC 3.10M  14.4U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,995M)(16,1.00) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.29)(16,1.30) )
R53 0    50   1  
*G50 51   60   VALUE {V(50,0)*147M/(-852M+16.0/(V(3,4) + 1M))}
*G50 51   60   VALUE {V(50,0)*200M/(-800M+16.0/(V(3,4) + 1M))}
G50X 51X   0    TABLE { V(3, 4) } ((0,0)(4,0.06)(6.0,0.15)(10,0.38)(13,0.60)(16,1.0))
R50X 51X  0   1
G50 51   60   VALUE {V(50,0)*V(0,51X)}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   146p
R59 59   2    2.61
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.3)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(20,0.3)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.00,-1.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 31.5 -3.01 92.5M
R63 0    63   1 TC 3.89M 11.1U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-100)(-15.0M,-50.0)(-10.0M,-10.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.3,1.3) )
G64 0    64   POLY(1) 3 4 18.9 -1.67 46.2M
R64 0    64   1 TC 3.46M 14.5U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-130)(-15.0M,-65.0)(-10.0M,-13.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1411N_I2D_A
.SUBCKT TC1411_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1A Inverting Driver - TC1411
*
* Polarity: Inverting
*
* Date of model creation: 6/4/2008
* Level of Model Creator: F
*
* Revision History:
*      6/4/08 RAW Initial model creation
*      6/12/08 RAW Fixed up Rise and Falls times 
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,136)(4.00,47.4)(6.00,33.4)(10.0,25.0)(13.0,23.7)(16.0,22.3))
R31 31   0    1 TC 2.69M  3.08U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,150)(4.00,55.0)(6.00,36.6)(10.0,25.6)(13.0,22.7)(16.0,22.0))
R32 0    32   1 TC 3.10M  14.4U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,995M)(16,1.00) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.29)(16,1.30) )
R53 0    50   1  
*G50 51   60   VALUE {V(50,0)*147M/(-852M+16.0/(V(3,4) + 1M))}
*G50 51   60   VALUE {V(50,0)*200M/(-800M+16.0/(V(3,4) + 1M))}
G50X 51X   0    TABLE { V(3, 4) } ((0,0)(4,0.06)(6.0,0.15)(10,0.38)(13,0.60)(16,1.0))
R50X 51X  0   1
G50 51   60   VALUE {V(50,0)*V(0,51X)}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   146p
R59 59   2    2.61
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.3)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(20,0.3)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.00,-1.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 31.5 -3.01 92.5M
R63 0    63   1 TC 3.89M 11.1U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-100)(-15.0M,-50.0)(-10.0M,-10.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.3,1.3) )
G64 0    64   POLY(1) 3 4 18.9 -1.67 46.2M
R64 0    64   1 TC 3.46M 14.5U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-130)(-15.0M,-65.0)(-10.0M,-13.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1411_I2D_B
.SUBCKT TC1412N_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      2A Inverting Driver - TC1412
*
* Polarity: Inverting
*
* Date of model creation: 6/25/2008
* Level of Model Creator: G
*
* Revision History:
*      6/25/08 RAW Initial model creation
*      
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,146)(4.00,54.9)(6.00,44.3)(10.0,30.8)(13.0,28.5)(16.0,27.0))
R31 31   0    1 TC -2.19M  -5.62U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,170)(4.00,64.8)(6.00,41.1)(10.0,30.4)(13.0,27.4)(16.0,26.6))
R32 0    32   1 TC -2.25M  -5.76U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.99)(18,2.01) )
G52 50   0    TABLE { V(30,0 ) } ( (-5,-1U)(-3,-1U)(0,0)(6,2.18)(18,2.21) )
R53 0    50   1 
***G50 51   60   VALUE {V(50,0)*256M/(-743M+16.0/(V(3,4) + 1M))}
G50X 51X   0    TABLE { V(3, 4) } ((0,0)(4,0.146)(6.0,0.31)(10,0.66)(13,0.84)(16,1.05))
R50X 51X  0   1
G50 51   60   VALUE {V(50,0)*V(0,51X)}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   301P
R59 59   2    3.03
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-2.00,-2.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 14.7 -1.41 45.3M
R63 0    63   1 TC 3.86M 4.43U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-200)(-15.0M,-100)(-10.0M,-20.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(2.2,2.2) )
G64 0    64   POLY(1) 3 4 12.2 -1.08 31.4M
R64 0    64   1 TC 4.04M 4.63U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-220)(-15.0M,-110)(-10.0M,-22.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1412N_I2D_A
.SUBCKT TC1412_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      2A Inverting Driver - TC1412
*
* Polarity: Inverting
*
* Date of model creation: 6/5/2008
* Level of Model Creator: G
*
* Revision History:
*      6/5/08 RAW Initial model creation
*      6/16/08 RAW Fixed up rise/fall times
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 85) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    10.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,146)(4.00,54.9)(6.00,44.3)(10.0,30.8)(13.0,28.5)(16.0,27.0))
R31 31   0    1 TC -2.19M  -5.62U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,170)(4.00,64.8)(6.00,41.1)(10.0,30.4)(13.0,27.4)(16.0,26.6))
R32 0    32   1 TC -2.25M  -5.76U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.99)(18,2.01) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,2.18)(18,2.21) )
R53 0    50   1 
***G50 51   60   VALUE {V(50,0)*256M/(-743M+16.0/(V(3,4) + 1M))}
G50X 51X   0    TABLE { V(3, 4) } ((0,0)(4,0.146)(6.0,0.31)(10,0.66)(13,0.84)(16,1.05))
R50X 51X  0   1
G50 51   60   VALUE {V(50,0)*V(0,51X)}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   301P
R59 59   2    3.03
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-2.00,-2.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 14.7 -1.41 45.3M
R63 0    63   1 TC 3.86M 4.43U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-200)(-15.0M,-100)(-10.0M,-20.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(2.2,2.2) )
G64 0    64   POLY(1) 3 4 12.2 -1.08 31.4M
R64 0    64   1 TC 4.04M 4.63U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-220)(-15.0M,-110)(-10.0M,-22.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.00,270U)(6.00,350U)(10.0,330U)(16.0,350U))
G56 3    4    55 0 1
R55 55   0    1 TC  462U 6.89U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.00,30.0U)(6.00,50.0U)(10.0,50.0U)(16.0,50.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  -692U 11.9U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC1412_I2D_B
.SUBCKT TC4404_I2D_C 1 2 3 4 5
*                    | | | | |
*                    | | | | Output 2
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output 1
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.5A Inverting Dual Open Drain Driver - TC4404
*
* Polarity: Inverting
*
* Date of model creation: 8/26/2008
* Level of Model Creator: G
*
* Revision History:
*      8/26/08 RAW Initial model creation
*      9/11/08 RAW Corrections to model
*      10/24/08 RAW Modified timing
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    12.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,90.0)(5.00,25.8)(6.00,25.0)(8.00,25.3)(14.0,26.0)(18.0,22.9))
R31 31   0    1 TC 2.37M  -2.32U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,54.0)(5.00,5.8)(6.00,5.5)(8.00,5.4)(14.0,5.8)(18.0,6.8))
R32 0    32   1 TC 2.49M  -836N
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIV
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.0)(18,1.0) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.1)(18,1.1) )
R53 0    50   1  
G50 51   0   VALUE {V(50,0)*250M/(-700M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60A 0   60A   100MEG  
R60B 0   60B   100MEG 
H67A 0    69A   V67A 1
V67A 60A   59A   0V
C60 561  51   250P
R59A 59A   2    8.19
L59A 59A   2    10.0N
H67B 0    69B   V67B 1
V67B 60B   59B   0V
R59B 59B   5    8.19
L59B 59B   5    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69A, 0) } ( (-1.5,-1.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 22.7 -1.81 52.1M
R63 0    63   1 TC 4.21M 13.4U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60A   TABLE { V(61, 60A) } ((-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N))
G59 0    60A VALUE { if(V(51, 0)<0,-V(51, 0),0) }
* Sink Output
E68 68   0    TABLE { V(69B, 0) }  ( (-1,-2.00)(0,0)(1.7,1.7) )
G64 0    64   POLY(1) 3 4 23.2 -1.64 39.5M
R64 0    64   1 TC 4.05M 11u
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60B  62   TABLE { V(60B, 62) } ((-20.0M,-170)(-15.0M,-85.0)(-10.0M,-17.0)(0,0)(10,1N))
G70 0    60B VALUE { if(V(51, 0)>0,-V(51, 0),0) }
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,485U)(10.0,580u)(14.0,925u)(18.0,1.385M))
G56 3    4    55 0 1
R55 55   0    1 TC  -1.39M 186N
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,65U)(10.0,70U)(14.0,75U)(18.0,115U))
G58 3    4    57 0 1
R57 57   0    1 TC  -1.39M 186N
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4404_I2D_C
.SUBCKT TC4405_I2D_A 1 2 3 4 5
*                    | | | | |
*                    | | | | Output 2
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output 1
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.5A Inverting Dual Open Drain Driver - TC4404
*
* Polarity: Inverting
*
* Date of model creation: 8/26/2008
* Level of Model Creator: G
*
* Revision History:
*      10/29/08 RAW Initial model creation
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    12.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,90.0)(5.00,25.8)(6.00,25.0)(8.00,25.3)(14.0,26.0)(18.0,22.9))
R31 31   0    1 TC 2.37M  -2.32U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,54.0)(5.00,5.8)(6.00,5.5)(8.00,5.4)(14.0,5.8)(18.0,6.8))
R32 0    32   1 TC 2.49M  -836N
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIV
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.0)(18,1.0) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.1)(18,1.1) )
R53 0    50   1  
G50 51   0   VALUE {V(50,0)*250M/(-700M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60A 0   60A   100MEG  
R60B 0   60B   100MEG 
H67A 0    69A   V67A 1
V67A 60A   59A   0V
C60 561  51   250P
R59A 59A   2    8.19
L59A 59A   2    10.0N
H67B 0    69B   V67B 1
V67B 60B   59B   0V
R59B 59B   5    8.19
L59B 59B   5    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69A, 0) } ( (-1.5,-1.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 22.7 -1.81 52.1M
R63 0    63   1 TC 4.21M 13.4U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60A   TABLE { V(61, 60A) } ((-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N))
G59 0    60A VALUE { if(V(51, 0)<0,-V(51, 0),0) }
* Sink Output
E68 68   0    TABLE { V(69B, 0) }  ( (-1,-2.00)(0,0)(1.7,1.7) )
G64 0    64   POLY(1) 3 4 23.2 -1.64 39.5M
R64 0    64   1 TC 4.05M 11u
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60B  62   TABLE { V(60B, 62) } ((-20.0M,-170)(-15.0M,-85.0)(-10.0M,-17.0)(0,0)(10,1N))
G70 0    60B VALUE { if(V(51, 0)>0,-V(51, 0),0) }
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,485U)(10.0,580u)(14.0,925u)(18.0,1.385M))
G56 3    4    55 0 1
R55 55   0    1 TC  -1.39M 186N
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,65U)(10.0,70U)(14.0,75U)(18.0,115U))
G58 3    4    57 0 1
R57 57   0    1 TC  -1.39M 186N
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4405_I2D_A
.SUBCKT TC4420_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      Rev A Testing - TC4420
*
* Polarity: Non Inverting
*
* Date of model creation: 1/26/2007
* Level of Model Creator: A
*
* Revision History:
*      12/24/07 HNV Created by edit of TC4429_I2D_A 
*       2/18/08 HNV Updated quiescent current
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Rise and fall times are a little too fast over 16V Vdd
*      Use data from datasheet for more accurate estimates. 
*
* Input Impedance/Clamp
R1  4    1    2MEG
C1  4    1    38P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-10N)(0,0)(20.0,10N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-10N)(0,0)(20.0,10N))
* Threshold
G11 30 0 TABLE {V(1,11)}((-1m,10n)(0,0)(0.88,-.1)(1.5,-0.9)(2.2,-1)(4,-1.1)(6,-1.3))
G12 30 0 TABLE {V(1,12)}((-6,1.3)(-4,1.1)(-2.3,1)(-1.8,.9)(-0.7,.1)(0,0)(1,-10n))
R21 0 11 1 TC .3m 1.4u  
G21 0 11 TABLE { V(3, 4) } 
+ ((0,0)(4,1.34)(5,1.43)(6,1.5)(7,1.5)(10,1.48)(12,1.48)(18,1.5))
R22 0 12  1 TC .1m -0.8U
G22 0 12 TABLE { V(3, 4) } 
+ ((0,0)(4,1.16)(6,1.24)(7,1.24)(9,1.23)(11,1.23)(18,1.25))
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } 
+((0,35)(5,20.5)(6,19)(8,16.6)(12,14.8)(15,15.1)(17,15.3)(18,15.1))
R31 31   0    1 TC 3.2M  
G33 0    30   TABLE { V(31, 30) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } 
+((0,71)(5,45)(6,38)(8.5,32)(11.5,31)(17,31.7)(18,31))
R32 0    32   1 TC 2.9M 5U
G34 30   0    TABLE { V(30, 32) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
R30 32   30   1MEG  
* DRIVE
G51  0 50 TABLE {V(30, 0)}
+((-5,-1n)(-3,-1n)(0,0)(4,10)(15,6)(22,7))
G52 50  0 TABLE {V(0, 30)}
+((-5,-1n)(-3,-1n)(0,0)(2,6)(13,4.5)(15,2.7)(30,2.7))
R53  0 50 1 TC -5m 25u
G50 51 60 VALUE {V(50,0)*0.96/(-0.04+(18/V(3,4))^1.1)+1m}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-10,10)(0,0)(1,1n))
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C59 0    59   3N
C60 561    60   2N
R59 59   2   0.5
L59 59   2   5N
* Shoot-through adjustment
VC60        56 0 0V
RC60        56 561 1m
H60         58 0 VC60 56
G_G60P       0 3 TABLE { V(58, 0) } 
+ ((-1,-1u)(0,0)(16,.7)(250,5))
G_G60N       4 0 TABLE { V(0, 58) } 
+ ((-1,-1u)(0,0)(16,.7)(250,5))
* Source Output
E67 67   0    TABLE {V(69, 0)}((-10,-10)(0,0)(10,50))
G63 0   63   POLY(1) 3 4 6 -280M 3M
R63 0    63   1 TC 3.3M,-2U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    10.0M
G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(50,10N))
* Sink Output
E68 68   0    TABLE {V(69,0)}((-50,-10)(0,0)(10,10))
G64 0   64   POLY(1) 3 4 3.45 -180M 2.7M
R64 0    64   1 TC 3.3M 6U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE {V(60,62)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(10,10N))
* Bias Current
G55 0    55   TABLE {V(3,4)}((0,0)(4,296U)(6,338U)(13,410U)(17,500U)(20,750U))
G56 3    4    55 0 1
R55 55   0    1 TC  5.7M 19U
G57 0    57   TABLE {V(3,4)}((0,0)(4.4,48U)(6,54U)(7,64U)(13,68U)(16,70U)(20,78U))
G58 3    4    57 0 1
R57 57   0    1 TC  4.6M 49U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4420_I2D_B
.SUBCKT TC4421_I2D_C 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      9A Inverting Driver - TC1421
*
* Polarity: Inverting
*
* Date of model creation: 7/13/2008
* Level of Model Creator: G
*
* Revision History:
*      7/13/08 RAW Initial model creation
*      8/10/08 Corrections in some Rdson and timings
*      8/18/08 Corrections in timings with temperatures
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    25.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.5)(4.5,1.5)(10.0,1.58)(12.0,1.59)(15.0,1.60)(18.0,1.61))
G22 0    12   TABLE { V(3, 4) } ((0,1.5)(4.5,1.3)(10.0,1.34)(12.0,1.35)(15.0,1.36)(18.0,1.37))
R21 0    11   1 TC 847U  2.80U
R22 0    12   1 TC 224U  2.41U
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,95.0)(5.00,25.7)(6.00,22.3)(10.0,15.1)(14.0,14.4)(17.0,14.0))
*G31 0    31   TABLE { V(3, 4) } ((0,95.0)(5.00,35.7)(6.00,32.3)(10.0,25.1)(14.0,24.4)(17.0,24.0))
R31 31   0    1 TC 4.00M  4.19U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,85.0)(5.00,21.5)(6.00,16.6)(10.0,10.7)(14.0,10.0)(17.0,09.6))
*G32 32   0    TABLE { V(3, 4) } ((0,85.0)(5.00,31.5)(6.00,26.6)(10.0,20.7)(14.0,20.0)(17.0,19.6))
R32 0    32   1 TC 3.77M  -1.07U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,8.95)(18,9.04) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
*G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(15,5.95)(18,9.04) )
*G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(15,7.9)(18,11.0) )
R53 0    50   1 TC -2m -30u
G50 51   60   VALUE {V(50,0)*150M/(-850M+18.0/(V(3,4) + 1M))}
*G50 51   60   VALUE {V(50,0)*356M/(-644M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
*C60 561  60   2.24N
*C60 561  60   5N
C60 561  601   2.24N
R60X 601 60    0.1
R59 59   2    0.5
L59 59   2    10N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.50m)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,0.50m)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-9.00,-9.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 5.25 -431M 12.0M
R63 0    63   1 TC 4.05M 5.34U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-900)(-15.0M,-450)(-10.0M,-90.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(11.0,11.0) )
G64 0    64   POLY(1) 3 4 3.10 -202M 4.10M
R64 0    64   1 TC 4.36M 9.49U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-1.1K)(-15.0M,-550)(-10.0M,-110)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,100U)(8.00,107U)(15.0,97.0U)(18.0,107U))
G56 3    4    55 0 1
R55 55   0    1 TC  2.46M 9.54U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,40.0U)(8.00,53.0U)(15.0,53.0U)(18.0,53.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  1M 3.5U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4421_I2D_C
.SUBCKT TC4422_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      9A Inverting Driver - TC1422
*
* Polarity: Inverting
*
* Date of model creation: 8/19/2008
* Level of Model Creator: G
*
* Revision History:
*      8/19/08 RAW Initial model creation
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    25.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.5)(4.5,1.5)(10.0,1.58)(12.0,1.59)(15.0,1.60)(18.0,1.61))
G22 0    12   TABLE { V(3, 4) } ((0,1.5)(4.5,1.3)(10.0,1.34)(12.0,1.35)(15.0,1.36)(18.0,1.37))
R21 0    11   1 TC 847U  2.80U
R22 0    12   1 TC 224U  2.41U
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,95.0)(5.00,25.7)(6.00,22.3)(10.0,15.1)(14.0,14.4)(17.0,14.0))
*G31 0    31   TABLE { V(3, 4) } ((0,95.0)(5.00,35.7)(6.00,32.3)(10.0,25.1)(14.0,24.4)(17.0,24.0))
R31 31   0    1 TC 4.00M  4.19U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,85.0)(5.00,21.5)(6.00,16.6)(10.0,10.7)(14.0,10.0)(17.0,09.6))
*G32 32   0    TABLE { V(3, 4) } ((0,85.0)(5.00,31.5)(6.00,26.6)(10.0,20.7)(14.0,20.0)(17.0,19.6))
R32 0    32   1 TC 3.77M  -1.07U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,8.95)(18,9.04) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
R53 0    50   1 TC -2m -30u
G50 51   60   VALUE {V(50,0)*150M/(-850M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  601   2.24N
R60X 601 60    0.1
R59 59   2    0.5
L59 59   2    10N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,0.50m)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,0.50m)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-9.00,-9.00)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 5.25 -431M 12.0M
R63 0    63   1 TC 4.05M 5.34U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-900)(-15.0M,-450)(-10.0M,-90.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(11.0,11.0) )
G64 0    64   POLY(1) 3 4 3.10 -202M 4.10M
R64 0    64   1 TC 4.36M 9.49U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-1.1K)(-15.0M,-550)(-10.0M,-110)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,100U)(8.00,107U)(15.0,97.0U)(18.0,107U))
G56 3    4    55 0 1
R55 55   0    1 TC  2.46M 9.54U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,40.0U)(8.00,53.0U)(15.0,53.0U)(18.0,53.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  1M 3.5U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4422_I2D_A
.SUBCKT TC4423A_I2D_B 1 2 3 4
*                     | | | | 
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Output
*                     Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      3A Inverting Driver - TC4423A
*
* Polarity: Inverting
*
* Date of model creation: 11/14/2008
* Level of Model Creator: G
*
* Revision History:
*      11/14/08 RAW Initial model creation
*      11/20/08 RAW Adjusts to rise/fall times
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    20.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,170)(4.5,80)(10.0,46.2)(12.0,39.1)(14.0,35.8)(18.0,35.1))
R31 31   0    1 TC 2.42M  -3.91U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,190)(4.5,52)(5,67)(10.0,41.0)(12.0,38.6)(14.0,34.5)(18.0,36.8))
R32 0    32   1 TC 2.50M  1.09U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,4)(18,4.1) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,3.5)(18,3.6) )
R53 0    50   1
G50 51   60   VALUE {V(50,0)*300M/(-700M+18.0/(V(3,4) + 1M))}
R51 51    0   1
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   1000P
R59 59   2    1.28
L59 59   2    5.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(20,0)(200,-2))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(20,0)(200,-2))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-4.5,-4.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 6.81 -439M 12.9M
R63 0    63   1 TC 3.45M -4.18U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-450)(-15.0M,-225)(-10.0M,-45.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(4.5,4.5) )
G64 0    64   POLY(1) 3 4 6.49 -455M 12.6M
R64 0    64   1 TC 3.18M -5.83U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-450)(-15.0M,-225)(-10.0M,-45.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,75.0U)(10.0,97.5U)(14.0,120U)(18.0,145U))
G56 3    4    55 0 1
R55 55   0    1 TC  2.49M -16.9U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,35.0U)(10.0,37.5U)(14.0,40.0U)(18.0,40.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.03M 15.4U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4423A_I2D_B
.SUBCKT TC4423_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      Rev A Testing - TC4423
*
* Polarity: Inverting
*
* Date of model creation: 1/26/2007
* Level of Model Creator: A
*
* Revision History:
*      12/14/06 RAW Testing Model Creator Rev A
*      04/11/07 HNV Created by edit of TC4423A_I2D_A 
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Cross over energy is between 2 and 4 times higher in this model
*      in fig 2-19 in datasheet.  This was needed to fit power dissipation 
*      curves in fig 2-14 in datasheet.
*      Use data from datasheet for more accurate estimates. 
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    20.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30    TABLE {V(1,11)}((-1m,10n)(0,0)(0.7,-.22)(1,-0.5)(1.4,-1)(4,-1)(6,-1.05))
G12 0    30    TABLE {V(1,12)}((-6,1.05)(-4,1)(-2.3,1)(-2,.9)(-0.7,.18)(0,0)(1,-10n))
R21 0 11 1 TC .57m 1.7u  
G21 0 11 TABLE { V(3, 4) } 
+ ((0,0)(4.5,1.434)(12,1.692)(15,1.696)(18,1.678))
R22 0 12  1 TC .16m 2.2U  
G22 0 12 TABLE { V(3, 4) } 
+ ((0,0)(4.5,1.272)(12,1.436)(15,1.449)(18,1.461))
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,45)(3,41)(7,24)(9.8,20.2)(11,19.5)(18,21))
R31 31   0    1 TC 3.5M  10U
G33 0    30   TABLE { V(31, 30) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,39)(3,18)(7,12)(10,11.3)(11.3,11)(18.0,12))
R32 0    32   1 TC 4M 15U
G34 30   0    TABLE { V(30, 32) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
R30 32   30   1MEG  
* DRIVE
G51  0 50 TABLE {V(30, 0)}((-5,-1n)(-3,-1n)(0,0)(5,2)(48,2.1))
G52 50  0 TABLE {V(0, 30)}((-5,-1n)(-3,-1n)(0,0)(5,1.9)(48,2))
R53  0 50 1 TC -0.6m 10u
G50 51 60 VALUE {V(50,0)*1.5/(0.5+(18/V(3,4))^1.5)}
R51 51  0 1
G53  3  0 TABLE { V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE { V(0,51)} ((-10,10)(0,0)(1,1n))
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1
H60  58 0 VC60 1
* Shoot through falling/rising pulse
G60 3 4 TABLE {V(58,0)} 
+ ((-2,1)(0,0)(2,1))
C60 561 60  1.2N
R59 59   2   1 
L59 59   591 4N
LR59 591 2   10m
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-10,-10)(0,0)(10,50) )
G63 0   63   POLY(1) 3 4 8.4 -650M 18M
R63 0    63   1 TC 12M
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    10.0M
G61 61   60   TABLE { V(61, 60) } ((-12.0M,-20.0)(-11.0M,-10)(-10.0M,-2)(0,0)(.1,5N)(50,10N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-50,-10)(0,0)(10,10) )
G64 0   64   POLY(1) 3 4 6.7 -461M 13.5M
R64 0    64   1 TC 15M
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE { V(60, 62) } ((-12.0M,-20.0)(-11.0M,-10)(-10.0M,-3)(0,0)(.1,5N)(10,10N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4,266U)(8.00,430U)(13,440U)(18,480U))
G56 3    4    55 0 1
R55 55   0    1 TC  5.1M 34U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,30U)(8.00,37U)(12,40U)(18,41U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.25M 13.1U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4423_I2D_A
.SUBCKT TC4424A_I2D_A 1 2 3 4
*                     | | | | 
*                     | | | Negative Supply
*                     | | Positive Supply
*                     | Output
*                     Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      3A Non-Inverting Driver - TC4424A
*
* Polarity: Inverting
*
* Date of model creation: 12/8/2008
* Level of Model Creator: G
*
* Revision History:
*      12/8/08 RAW Initial model creation
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    20.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,170)(4.5,80)(10.0,46.2)(12.0,39.1)(14.0,35.8)(18.0,35.1))
R31 31   0    1 TC 2.42M  -3.91U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,190)(4.5,52)(5,67)(10.0,41.0)(12.0,38.6)(14.0,34.5)(18.0,36.8))
R32 0    32   1 TC 2.50M  1.09U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,4)(18,4.1) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,3.5)(18,3.6) )
R53 0    50   1
G50 51   60   VALUE {V(50,0)*300M/(-700M+18.0/(V(3,4) + 1M))}
R51 51    0   1
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   1000P
R59 59   2    1.28
L59 59   2    5.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(20,0)(200,-2))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(20,0)(200,-2))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-4.5,-4.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 6.81 -439M 12.9M
R63 0    63   1 TC 3.45M -4.18U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-450)(-15.0M,-225)(-10.0M,-45.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(4.5,4.5) )
G64 0    64   POLY(1) 3 4 6.49 -455M 12.6M
R64 0    64   1 TC 3.18M -5.83U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-450)(-15.0M,-225)(-10.0M,-45.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,75.0U)(10.0,97.5U)(14.0,120U)(18.0,145U))
G56 3    4    55 0 1
R55 55   0    1 TC  2.49M -16.9U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,35.0U)(10.0,37.5U)(14.0,40.0U)(18.0,40.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.03M 15.4U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4424A_I2D_A
.SUBCKT TC4424_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      Rev A Testing - TC4424A
*
* Polarity: Non Inverting
*
* Date of model creation: 1/26/2007
* Level of Model Creator: A
*
* Revision History:
*      12/14/06 RAW Testing Model Creator Rev A
*       2/06/07 HNV Inversion and adjustments to TC4423 rev A model
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Cross over energy is between 2 and 4 times higher in this model
*      in fig 2-19 in datasheet.  This was needed to fit power dissipation 
*      curves in fig 2-14 in datasheet.
*      Use data from datasheet for more accurate estimates. 
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    20.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30    TABLE {V(1,11)}((-1m,10n)(0,0)(0.7,-.22)(1,-0.5)(1.4,-1)(4,-1)(6,-1.05))
G12 0    30    TABLE {V(1,12)}((-6,1.05)(-4,1)(-2.3,1)(-2,.9)(-0.7,.18)(0,0)(1,-10n))
R21 0 11 1 TC .57m 1.7u  
G21 0 11 TABLE { V(3, 4) } 
+ ((0,0)(4.5,1.434)(12,1.692)(15,1.696)(18,1.678))
R22 0 12  1 TC .16m 2.2U  
G22 0 12 TABLE { V(3, 4) } 
+ ((0,0)(4.5,1.272)(12,1.436)(15,1.449)(18,1.461))
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,45)(3,41)(7,24)(9.8,20.2)(11,19.5)(18,21))
R31 31   0    1 TC 3.5M  10U
G33 0    30   TABLE { V(31, 30) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,32)(3,17)(7,10)(10,10.2)(11.3,10.5)(18.0,12))
R32 0    32   1 TC 4.5M 15U
G34 30   0    TABLE { V(30, 32) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
R30 32   30   1MEG  
* DRIVE
G51 50  0 TABLE {V(30, 0)}((-5,-1n)(-3,-1n)(0,0)(5,1.8)(48,1.9))
G52  0 50 TABLE {V(0, 30)}((-5,-1n)(-3,-1n)(0,0)(5,1.9)(48,2))
R53  0 50 1 TC -3.2m 10u
G50 51 60 VALUE {V(50,0)*1.5/(0.5+(18/V(3,4))^1.7+1m)}
R51 51  0 1
G53  3  0 TABLE { V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE { V(0,51)} ((-10,10)(0,0)(1,1n))
R60  0  60 100MEG  
H67  0  69 V67 1
V67 60  59 0V
C60 561 60 850p
* Shoot-through adjustment, added up to Source Output section
VC60 56 0 0V
RC60 56 561 1
H60  58 0 VC60 1
* Shoot through falling/rising pulse
G60 3 4 TABLE {V(58,0)} 
+ ((-2,1.8)(0,0)(2,1.8))
* Source Output 
R59 59 2 1
L59 59 2 10N
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-10,-10)(0,0)(10,50) )
G63 0   63   POLY(1) 3 4 8.4 -650M 19M
R63 0    63   1 TC 12M
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    10.0M
G61 61   60   TABLE { V(61, 60) } ((-12.0M,-20.0)(-11.0M,-10)(-10.0M,-2)(0,0)(.1,5N)(50,10N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-50,-10)(0,0)(10,10) )
G64 0   64   POLY(1) 3 4 6.7 -461M 12.5M
R64 0    64   1 TC 15M
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE { V(60, 62) } ((-12.0M,-20.0)(-11.0M,-10)(-10.0M,-2)(0,0)(.1,5N)(10,10N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4,266U)(8.00,430U)(13,440U)(18,480U))
G56 3    4    55 0 1
R55 55   0    1 TC  5.1M 34U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,30U)(8.00,37U)(12,40U)(18,41U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.25M 13.1U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4424_I2D_A
.SUBCKT TC4426_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.5A Inverting Driver - TC4426
*
* Polarity: Inverting
*
* Date of model creation: 11/12/2008
* Level of Model Creator: G
*
* Revision History:
*      11/12/08 RAW Initial model creation
*      11/18/08 RAW Improved Rise and Falls times
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    12.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,146)(4.0,63.3)(6.00,43.4)(10.0,34.8)(14.0,32.6)(18.0,28.4))
R31 31   0    1 TC 1.93M  -1.89U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,104)(4.0,36.8)(6.00,19.7)(10.0,12.1)(14.0,10.2)(18.0,9.5))
R32 0    32   1 TC 2.26M  2.88U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.00)(18,1.020) )
G52 50   0    TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.20)(18,1.220) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*300M/(-700M+18/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   200P
R59 59   2    8.19
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0m)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0m)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.3,-1.3)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 22.9 -1.86 54.4M
R63 0    63   1 TC 4.29M 11.7U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-130)(-15.0M,-65.0)(-10.0M,-13.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.5,1.5) )
G64 0    64   POLY(1) 3 4 22.9 -1.86 54.4M
R64 0    64   1 TC 4.29M 11.7U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,530U)(10.0,770U)(14.0,910U)(18.0,1.38M))
G56 3    4    55 0 1
R55 55   0    1 TC  -1.53M -407N
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,70.0U)(10.0,80.0U)(14.0,90.0U)(18.0,120U))
G58 3    4    57 0 1
R57 57   0    1 TC  -1.53M -407N
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4426_I2D_B
.SUBCKT TC4427_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.5A Inverting Driver - TC4426
*
* Polarity: Inverting
*
* Date of model creation: 11/12/2008
* Level of Model Creator: G
*
* Revision History:
*      11/20/08 RAW Initial model creation
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    12.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 TC 504U  2.33U
R22 0    12   1 TC 231U  -103N
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,146)(4.0,63.3)(6.00,43.4)(10.0,34.8)(14.0,32.6)(18.0,28.4))
R31 31   0    1 TC 1.93M  -1.89U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,104)(4.0,36.8)(6.00,19.7)(10.0,12.1)(14.0,10.2)(18.0,9.5))
R32 0    32   1 TC 2.26M  2.88U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.00)(18,1.020) )
G52 50   0    TABLE { V(30,0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.20)(18,1.220) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*300M/(-700M+18/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   200P
R59 59   2    8.19
L59 59   2    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0m)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0m)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.3,-1.3)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 22.9 -1.86 54.4M
R63 0    63   1 TC 4.29M 11.7U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } ((-20.0M,-130)(-15.0M,-65.0)(-10.0M,-13.0)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.5,1.5) )
G64 0    64   POLY(1) 3 4 22.9 -1.86 54.4M
R64 0    64   1 TC 4.29M 11.7U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,530U)(10.0,770U)(14.0,910U)(18.0,1.38M))
G56 3    4    55 0 1
R55 55   0    1 TC  -1.53M -407N
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,70.0U)(10.0,80.0U)(14.0,90.0U)(18.0,120U))
G58 3    4    57 0 1
R57 57   0    1 TC  -1.53M -407N
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4427_I2D_A
.SUBCKT TC4429_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      Rev A Testing - TC4429
*
* Polarity: Inverting
*
* Date of model creation: 1/26/2007
* Level of Model Creator: A
*
* Revision History:
*      12/24/07 HNV Created by edit of TC4423_I2D_A
*       2/28/08 HNV Updated quiescent current, adjust speed 
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*
* Input Impedance/Clamp
R1  4    1    2MEG
C1  4    1    38P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-10N)(0,0)(20.0,10N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-10N)(0,0)(20.0,10N))
* Threshold
G11 0    30    TABLE {V(1,11)}((-1m,10n)(0,0)(0.88,-.1)(1.5,-0.9)(2.2,-1)(4,-1.1)(6,-1.3))
G12 0    30    TABLE {V(1,12)}((-6,1.3)(-4,1.1)(-2.3,1)(-1.8,.9)(-0.7,.1)(0,0)(1,-10n))
R21 0 11 1 TC .3m 1.4u  
G21 0 11 TABLE { V(3, 4) } 
+ ((0,0)(4,1.34)(5,1.43)(6,1.5)(7,1.5)(10,1.48)(12,1.48)(18,1.5))
R22 0 12  1 TC .1m -0.8U
G22 0 12 TABLE { V(3, 4) } 
+ ((0,0)(4,1.16)(6,1.24)(7,1.24)(9,1.23)(11,1.23)(18,1.25))
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,75)(5,43)(5.5,39.5)(6,37)(7,34)(8,32)(12,29.2)(17,29.8)(18,28.6))
R31 31   0    1 TC 3.2M  
G33 0    30   TABLE { V(31, 30) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,31)(5,19)(6,18)(8.5,15)(11.5,14.4)(17,15.5)(18,15.4))
R32 0    32   1 TC 2.9M 10U
G34 30   0    TABLE { V(30, 32) } ( (-1m,-10)(0,0)(1m,5n)(1,10n) )
R30 32   30   1MEG  
* DRIVE
G51  0 50 TABLE {V(30, 0)}
+((-5,-1n)(-3,-1n)(0,0)(5,6.8)(15,3.3)(30,4.5))
G52 50  0 TABLE {V(0, 30)}
+((-5,-1n)(-3,-1n)(0,0)(4,6)(13,3.2)(15,3.0)(22,2.7))
R53  0 50 1 TC -4m 12u
G50 51 60 VALUE {V(50,0)*0.8/(-0.2+18/V(3,4))+1m}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-10,10)(0,0)(1,1n))
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C59 0    59   1.5N
C60 561    60   2N
R59 59   2   0.5
L59 59   2   5N
* Shoot-through adjustment
VC60        56 0 0V
RC60        56 561 1m
H60         58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } 
+ ((-1,-1u)(0,0)(30,0.8)(100,1.3))
G60N 4 0 TABLE { V(0, 58) } 
+ ((-1,-1u)(0,0)(30,0.8)(100,1.3))
* Source Output
E67 67   0    TABLE {V(69, 0)}((-10,-10)(0,0)(10,50))
G63 0   63   POLY(1) 3 4 6 -280M 3M
R63 0    63   1 TC 3.3M,-2U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    10.0M
G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(50,10N))
* Sink Output
E68 68   0    TABLE {V(69,0)}((-50,-10)(0,0)(10,10))
G64 0   64   POLY(1) 3 4 3.45 -180M 2.7M
R64 0    64   1 TC 3.3M 6U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE {V(60,62)} ((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(10,10N))
* Bias Current
G55 0    55   TABLE {V(3,4)}((0,0)(4,296U)(6,338U)(13,410U)(17,500U)(20,750U))
G56 3    4    55 0 1
R55 55   0    1 TC  5.7M 19U
G57 0    57   TABLE {V(3,4)}((0,0)(4.4,48U)(6,54U)(7,64U)(13,68U)(16,70U)(20,78U))
G58 3    4    57 0 1
R57 57   0    1 TC  4.6M 49U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4429_I2D_B
.SUBCKT TC4431_I2D_B 1 2 3 4 5
*                    | | | | |
*                    | | | | UV_Lockout_Disable_Low
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      TC4431
*
* Polarity: Inverting
*
* Date of model creation: 8/25/2008
* Level of Model Creator: B
*
* Revision History:
*      12/06/07 HNV Created by edit of TC4431_I2D_B
*      8/25/08  RAW Modified upper Mosfet into an NPN
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Lockout Disable is not supported
*      Output is modelled as a single pin.  Can be separated into two with a pair of
*      diodes if desired.  As is, model is drop in compatible with other driver models
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Supply current due to shoot-through when switching is a little high.
*      Use data from datasheet for more accurate estimates. 
*
*
* Input Impedance/Clamp
R1  4  1    20MEG
C1  4  1    10P
G3  3  1    TABLE {V(3,1)}((-770M,-1.00)(-700M,-10.0M)(-630M,-10N)(0,0)(30.0,10N))
G4  1  4    TABLE {V(1,4)}((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-10N)
+                 (0,0)(12,0.3U)(18,100U)(26,14m)(30,50m)(35,1))
* Threshold
G11 30 0    TABLE {V(112,11)}((-1,10n)(0,0)(0.88,-.1)
+ (1.5,-0.9)(2.2,-1)(4,-1.1)(6,-1.3))
G12 30 0    TABLE {V(112,12)}((-6,1.3)(-4,1.1)(-2.3,1)
+ (-1.8,.9)(-0.7,.1)(0,0)(1,-10n))
R21 0 11 1 TC .57m 1.7u  
G21 0 11 TABLE { V(3,4) } 
+ ((0,0)(4.5,1.83)(12,1.97)(18,2.095)(25,2.11)(30,2.12))
R22 0 12  1 TC .16m 2.2U  
G22 0 12 TABLE { V(3,4) } 
+ ((0,0)(4.5,1.49)(12,1.55)(18,1.59)(25,1.718)(30,1.70))
C30 30  0    1n  
* HL Circuit
*G31 0   31   TABLE { V(3, 4) } ((0,100)(4.5,63)(6,68)(7.5,38)(12,26)(18,22)(30,18))
G31 0   31   TABLE { V(3, 4) } ((0,170)(4.5,143)(6,78)(7.5,48)(12,36)(18,40)(30,38))
R31 31  0    1 TC 2.5M
G33 0   30   TABLE { V(31, 30) } ( (-1m,-5)(0,0)(1m,1n)(1,10n) )
S31 31  30 31 30 SS31
* LH Circuit
*G32 32  0    TABLE { V(3, 4) } ((0,200)(4.5,180)(6,80)(7.8,70)(30,60))
G32 32  0    TABLE { V(3, 4) } ((0,200)(4.5,160)(6,90)(7.8,80)(30,70))
R32 0   32   1 TC 2.5M 5U
G34 30  0    TABLE { V(30, 32) } ((-1m,-5)(0,0)(1m,1n)(1,10n))
R30 32  30   1MEG  
* DRIVE
G51  0 50 TABLE {V(0,30)}((-5,-1n)(-3,-1n)(0,0)(5,1.3)(30,1.5))
G52 50  0 TABLE {V(30,0)}((-5,-1n)(-3,-1n)(0,0)(5,0.7)(30,1.0))
R53  0 50 1 TC -7m 32u
G50 51 60 VALUE {V(50,0)*10/(9+(30/V(3,4))^3+1m)}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-10,10)(0,0)(1,1n))
R60 0   60   100MEG  
H67 0   69   V67 1
V67 60  59   0V
*C59 0   59   150P
*C60 0   60   250P
*R59 59  2   1m
C60 561  60   250p
R59 59   2    0.5
L59 59   2    10N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 1
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(0.25,0)(0.3,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(0.25,0)(0.3,0))


* Source Output
*E67 67   0    TABLE {V(69, 0)}((-40,-40)(0,0)(40,150))
E67 67   0    TABLE {V(69, 0)}((-100,-0.622)(-1e-4,-0.6199)(0,0)(100u,2)(10m,2.2)(1,3.3))
*G63 0   63   POLY(1) 3 4 19.2 -0.951 15.4M
G63 0   63   TABLE {V(3, 4)}((-1,-1)(0,0)(4.5,1)(18,1.081)(25,1.0968)(30,1.0968))
R63 0    63   1 TC -2.5M -10u
E61 61   65   VALUE {V(67,0)*V(63,0)}
*V63 65   3    10M
V63 65   3    100u
*G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(50,10N))
G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,50N)(50,100N))
D61 59 3 Dbreak
* Sink Output
E68 68   0    TABLE {V(69,0)}((-150,-40)(0,0)(40,40))
*E68 68   0    TABLE {V(69,0)}((-150,-40)(0,0)(100u,2)(10m,2.2)(1,3.3))
G64 0   64   POLY(1) 3 4 10.77 -358M 6.3M
R64 0    64   1 TC 3M 6U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE {V(60,62)} ((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(10,10N))
*G62 60   62   TABLE {V(60,62)} ((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-1e-6)(0,0)(.1,5N)(10,10N))
D62 4 59 Dbreak
* Bias Current
G55 0    55   TABLE {V(3,4)}((0,0)(4,532U)(12,976U)(18,1.276M)(25,1.484M)(30,1.52M))
G56 3    4    55 0 1
R55 55   0    1 TC  5.1M
G57 0    57   TABLE {V(3,4)}((0,0)(4.5,100U)(12,113U)(18,133U)(25,177U)(30,190U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.25M 13.1U
S59 55   0    112 0 SS59
* UV Lockout
* source DRIVERS
* debug... comment out all, add passthrough on switch
X119 3 118 117 119 TC4431_COMP_HYS
R112 3 112  200MEG 
C112 0 112 1p
S112  1 112 113 0 SS112
RS112 113 0 1G
S113  4 112 113 0 SS113
X112  115 5 111 114 TC4431_COMP_HYS
V118  118 4 8.05
V115  115 4 1.2
V120  111 4 0.4
I111  0 5 DC 10uAdc  
V117  117 4 0.7
E113  113 0 VALUE { IF( V(119)>0.5 | V(114)>0.5,1,0) }
R111  0 5  1MEG  
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=300 Voff=0.2V Von=0.1V
.MODEL SS112 VSWITCH Roff=100MEG Ron=1m Voff=0.6V Von=0.7V
.MODEL SS113 VSWITCH Roff=100MEG Ron=100 Voff=0.4V Von=0.3V
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ENDS TC4431_I2D_B
*
.SUBCKT TC4431_COMP_HYS INP INM HYS OUT 
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1)>0.5,-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1),1,0) }
R1 OUT 1 1
C1 1 0 1n 
RINP1 INP1 0 1K
.ends TC4431_COMP_HYS
.SUBCKT TC4432_I2D_C 1 2 3 4 5
*                    | | | | |
*                    | | | | UV_Lockout_Disable_Low
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      TC4432
*
* Polarity: Noninverting
*
* Date of model creation: 12/02/2007
* Level of Model Creator: A
*
* Revision History:
*      12/06/07 HNV Created by edit of TC4431_I2D_B
*      8/18/08  RAW Modified upper Mosfet into an NPN
*      8/22/08  RAW Modified timings
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Lockout Disable is not supported
*      Output is modelled as a single pin.  Can be separated into two with a pair of
*      diodes if desired.  As is, model is drop in compatible with other driver models
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Supply current due to shoot-through when switching is a little high.
*      Use data from datasheet for more accurate estimates. 
*
*
* Input Impedance/Clamp
R1  4  1    20MEG
C1  4  1    10P
G3  3  1    TABLE {V(3,1)}((-770M,-1.00)(-700M,-10.0M)(-630M,-10N)(0,0)(30.0,10N))
G4  1  4    TABLE {V(1,4)}((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-10N)
+                 (0,0)(12,0.3U)(18,100U)(26,14m)(30,50m)(35,1))
* Threshold
G11 30 0    TABLE {V(112,11)}((-1,10n)(0,0)(0.88,-.1)
+ (1.5,-0.9)(2.2,-1)(4,-1.1)(6,-1.3))
G12 30 0    TABLE {V(112,12)}((-6,1.3)(-4,1.1)(-2.3,1)
+ (-1.8,.9)(-0.7,.1)(0,0)(1,-10n))
R21 0 11 1 TC .57m 1.7u  
G21 0 11 TABLE { V(3,4) } 
+ ((0,0)(4.5,1.83)(12,1.97)(18,2.095)(25,2.11)(30,2.12))
R22 0 12  1 TC .16m 2.2U  
G22 0 12 TABLE { V(3,4) } 
+ ((0,0)(4.5,1.49)(12,1.55)(18,1.59)(25,1.718)(30,1.70))
C30 30  0    1n  
* HL Circuit
*G31 0   31   TABLE { V(3, 4) } ((0,100)(4.5,63)(6,78)(7.5,64)(12,56)(18,52)(30,50))
G31 0   31   TABLE { V(3, 4) } ((0,100)(4.5,63)(6,68)(7.5,38)(12,26)(18,22)(30,18))
R31 31  0    1 TC 2.5M
G33 0   30   TABLE { V(31, 30) } ( (-1m,-5)(0,0)(1m,1n)(1,10n) )
S31 31  30 31 30 SS31
* LH Circuit
*G32 32  0    TABLE { V(3, 4) } ((0,300)(4.5,200)(6,114)(7.8,75)(30,53))
G32 32  0    TABLE { V(3, 4) } ((0,200)(4.5,180)(6,80)(7.8,70)(30,60))
R32 0   32   1 TC 2.5M 5U
G34 30  0    TABLE { V(30, 32) } ((-1m,-5)(0,0)(1m,1n)(1,10n))
R30 32  30   1MEG  
* DRIVE
*G51  0 50 TABLE {V(30,0)}((-5,-1n)(-3,-1n)(0,0)(15,3)(30,3)(50,3)(100,3))
*G52 50  0 TABLE {V(0,30)}((-5,-1n)(-3,-1n)(0,0)(15,1.5)(30,1.5)(50,1.5))
*G51  0 50 TABLE {V(30,0)}((-5,-1n)(-3,-1n)(0,0)(4.5,0.5)(15,1.2)(30,5)(50,5))
*G52 50  0 TABLE {V(0,30)}((-5,-1n)(-3,-1n)(0,0)(15,0.7)(20,0.8)(30,1.5)(50,1.5))
G51  0 50 TABLE {V(30,0)}((-5,-1n)(-3,-1n)(0,0)(5,1.3)(30,1.5))
G52 50  0 TABLE {V(0,30)}((-5,-1n)(-3,-1n)(0,0)(5,0.7)(30,1.0))
R53  0 50 1 TC -7m 32u
G50 51 60 VALUE {V(50,0)*10/(9+(30/V(3,4))^3+1m)}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-10,10)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-10,10)(0,0)(1,1n))
R60 0   60   100MEG  
H67 0   69   V67 1
V67 60  59   0V
*C59 0   59   150P
*C60 0   60   250P
*R59 59  2   1m
C60 561  60   250p
R59 59   2    0.5
L59 59   2    10N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 1
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(0.25,0)(0.3,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(0.25,0)(0.3,0))


* Source Output
*E67 67   0    TABLE {V(69, 0)}((-40,-40)(0,0)(40,150))
E67 67   0    TABLE {V(69, 0)}((-100,-0.622)(-1e-4,-0.6199)(0,0)(100u,2)(10m,2.2)(1,3.3))
*G63 0   63   POLY(1) 3 4 19.2 -0.951 15.4M
G63 0   63   TABLE {V(3, 4)}((-1,-1)(0,0)(4.5,1)(18,1.081)(25,1.0968)(30,1.0968))
R63 0    63   1 TC -2.5M -10u
E61 61   65   VALUE {V(67,0)*V(63,0)}
*V63 65   3    10M
V63 65   3    100u
*G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(50,10N))
G61 61   60   TABLE {V(61,60)}((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,50N)(50,100N))
D61 59 3 Dbreak
* Sink Output
E68 68   0    TABLE {V(69,0)}((-150,-40)(0,0)(40,40))
*E68 68   0    TABLE {V(69,0)}((-150,-40)(0,0)(100u,2)(10m,2.2)(1,3.3))
G64 0   64   POLY(1) 3 4 10.77 -358M 6.3M
R64 0    64   1 TC 3M 6U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    10.0M
G62 60   62   TABLE {V(60,62)} ((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-6)(0,0)(.1,5N)(10,10N))
*G62 60   62   TABLE {V(60,62)} ((-12.0M,-200.0)(-11.0M,-60)(-10.0M,-1e-6)(0,0)(.1,5N)(10,10N))
D62 4 59 Dbreak
* Bias Current
G55 0    55   TABLE {V(3,4)}((0,0)(4,532U)(12,976U)(18,1.276M)(25,1.484M)(30,1.52M))
G56 3    4    55 0 1
R55 55   0    1 TC  5.1M
G57 0    57   TABLE {V(3,4)}((0,0)(4.5,100U)(12,113U)(18,133U)(25,177U)(30,190U))
G58 3    4    57 0 1
R57 57   0    1 TC  1.25M 13.1U
S59 55   0    112 0 SS59
* UV Lockout
* source DRIVERS
* debug... comment out all, add passthrough on switch
X119 3 118 117 119 TC4431_COMP_HYS
R112 3 112  200MEG 
C112 0 112 1p
S112  1 112 113 0 SS112
RS112 113 0 1G
S113  4 112 113 0 SS113
X112  115 5 111 114 TC4431_COMP_HYS
V118  118 4 8.05
V115  115 4 1.2
V120  111 4 0.4
I111  0 5 DC 10uAdc  
V117  117 4 0.7
E113  113 0 VALUE { IF( V(119)>0.5 | V(114)>0.5,1,0) }
R111  0 5  1MEG  
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.5V Von=1.2V
.MODEL SS31 VSWITCH Roff=100MEG Ron=300 Voff=0.2V Von=0.1V
.MODEL SS112 VSWITCH Roff=100MEG Ron=1m Voff=0.6V Von=0.7V
.MODEL SS113 VSWITCH Roff=100MEG Ron=100 Voff=0.4V Von=0.3V
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ENDS TC4432_I2D_C
*
.SUBCKT TC4431_COMP_HYS INP INM HYS OUT 
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1)>0.5,-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1),1,0) }
R1 OUT 1 1
C1 1 0 1n 
RINP1 INP1 0 1K
.ends TC4431_COMP_HYS
.SUBCKT TC4451_I2D_B 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      12A Inverting Driver - TC4451
*
* Polarity: Inverting
*
* Date of model creation: 5/12/2008
* Level of Model Creator: D
*
* Revision History:
*      5/12/08 RAW Initial model creation
*      5/20/08 RAW Final Release
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Inial Testing
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    25.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.41)(4.5,1.41)(6.00,1.45)(10.0,1.49)(15.0,1.52)(18.0,1.53))
G22 0    12   TABLE { V(3, 4) } ((0,1.41)(4.5,1.21)(6.00,1.25)(10.0,1.27)(15.0,1.3)(18.0,1.31))
R21 0    11   1 TC 840U  2.7U
R22 0    12   1 TC 261U  2.00U
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,133)(4.5,66.4)(6.00,52.6)(10.0,37)(14.0,33)(18.0,33.0))
R31 31   0    1 TC 2.95M  2.58U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,130)(4.5,69.0)(6.00,50)(10.0,31.0)(14.0,28.0)(18.0,26))
R32 0    32   1 TC 2.82M  -6.20U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51  0 50 TABLE {V(30, 0)}
+( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
G52 50  0 TABLE {V(0, 30)}
+( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
R53  0 50 1 TC -4m 12u
G50 51 60 VALUE {V(50,0)*0.42/(-0.58+18.0/(V(3,4) + 1M))}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561    60   6N
R59 59   2   0.5
L59 59   2   5N
* Shoot-through adjustment
VC60        56 0 0V
RC60        56 561 100m
H60         58 0 VC60 56
G_G60P       0 3 TABLE { V(58, 0) } 
+ ((-1,-1u)(0,0)(100.0,1.3))
G_G60N       4 0 TABLE { V(0, 58) } 
+ ((-1,-1u)(0,0)(100.0,1.3))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-13.0,-13.0)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 2.56 -193M 5.64M
R63 0    63   1 TC 3.83M 28.1U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100u
G61 61   60   TABLE { V(61, 60) } ((-20M,-1300)(-15.0M,-650)(-10.0M,-130)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(13.0,13.0) )
G64 0    64   POLY(1) 3 4 2.2 -172M 5.04M
R64 0    64   1 TC 3.87M 26.1U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100u
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-1300)(-15.0M,-650)(-10.0M,-130)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,67.0U)(6.00,79.0U)(10.0,87.0U)(18.0,96.0U))
G56 3    4    55 0 1
R55 55   0    1 TC  3.91M 24.1U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,28.0U)(6.00,29.0U)(10.0,33.0U)(18.0,33.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  4.14M 19.6U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4451_I2D_B

.SUBCKT TC4452_I2D_A 1 2 3 4
*                    | | | | 
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Output
*                    Input
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      12A Non-Inverting Driver - TC4452
*
* Polarity: Inverting
*
* Date of model creation: 5/22/2008
* Level of Model Creator: D
*
* Revision History:
*      5/22/08 RAW Initial model creation
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*      Inial Testing
*       
*
* Input Impedance/Clamp
R1  4    1    100MEG
C1  4    1    25.0P
G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(1, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(1,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.41)(4.5,1.41)(6.00,1.45)(10.0,1.49)(15.0,1.52)(18.0,1.53))
G22 0    12   TABLE { V(3, 4) } ((0,1.41)(4.5,1.21)(6.00,1.25)(10.0,1.27)(15.0,1.3)(18.0,1.31))
R21 0    11   1 TC 840U  2.7U
R22 0    12   1 TC 261U  2.00U
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,133)(4.5,66.4)(6.00,52.6)(10.0,37)(14.0,33)(18.0,33.0))
R31 31   0    1 TC 2.95M  2.58U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,130)(4.5,69.0)(6.00,50)(10.0,31.0)(14.0,28.0)(18.0,26))
R32 0    32   1 TC 2.82M  -6.20U
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51  0 50 TABLE {V(0, 30)}
+( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
G52 50  0 TABLE {V(30, 0)}
+( (-5,-1U)(-3,-1U)(0,0)(6,10.9)(18,11.0) )
R53  0 50 1 TC -4m 12u
G50 51 60 VALUE {V(50,0)*0.42/(-0.58+18.0/(V(3,4) + 1M))}
R51 51  0 1
G53  3  0 TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))
G54  0  4 TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561    60   6N
R59 59   2   0.5
L59 59   2   5N
* Shoot-through adjustment
VC60        56 0 0V
RC60        56 561 100m
H60         58 0 VC60 56
G_G60P       0 3 TABLE { V(58, 0) } 
+ ((-1,-1u)(0,0)(100.0,1.3))
G_G60N       4 0 TABLE { V(0, 58) } 
+ ((-1,-1u)(0,0)(100.0,1.3))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-13.0,-13.0)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 2.56 -193M 5.64M
R63 0    63   1 TC 3.83M 28.1U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100u
G61 61   60   TABLE { V(61, 60) } ((-20M,-1300)(-15.0M,-650)(-10.0M,-130)(0,0)(10,1N))
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(13.0,13.0) )
G64 0    64   POLY(1) 3 4 2.2 -172M 5.04M
*R64 0    64   1 TC 3.87M 26.1U
R64 0    64   1
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100u
G62 60   62   TABLE { V(60, 62) } ((-20.0M,-1300)(-15.0M,-650)(-10.0M,-130)(0,0)(10,1N))
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(4.5,67.0U)(6.00,79.0U)(10.0,87.0U)(18.0,96.0U))
G56 3    4    55 0 1
R55 55   0    1 TC  3.91M 24.1U
G57 0    57   TABLE { V(3, 4) } ((0,0)(4.5,28.0U)(6.00,29.0U)(10.0,33.0U)(18.0,33.0U))
G58 3    4    57 0 1
R57 57   0    1 TC  4.14M 19.6U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=100MEG Ron=1m Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4452_I2D_A
.SUBCKT TC4467_I2D_A 1 2 3 4 5
*                    | | | | | 
*                    | | | | Output 2
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Input2
*                    Input1
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.2 Logic Input CMOS Quad Drivers
*
* Polarity: Non-Inverting
*
* Date of model creation: 10/30/2008
* Level of Model Creator: G
*
* Revision History:
*      10/30/08 RAW Initial model creation
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
X1 1 2 3 4 70 MCP_LOGIC_INPUT
*R1  4    1    100MEG
*C1  4    1    12.0P
*G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
*G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(70, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(70,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 
R22 0    12   1 
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,150)(5.00,57.0)(6.00,47.8)(8.00,39.5)(14.0,34.2)(18.0,32.6))
R31 31   0    1 TC 2.04M  -2.10U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,120)(5.00,45.0)(6.00,39.0)(8.00,32.2)(14.0,24.7)(18.0,22.5))
R32 0    32   1 TC 1.65M  -684N
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*250M/(-750M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   269P
R59 59   5    6.09
L59 59   5    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.5,-1.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 30.2 -2.41 71.5M
R63 0    63   1 TC 3.88M 8.07U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } (-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N)
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.7,1.7) )
G64 0    64   POLY(1) 3 4 26.6 -2.14 63M
R64 0    64   1 TC 3.48M 3.16U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } (-20.0M,-170)(-15.0M,-85.0)(-10.0M,-17.0)(0,0)(10,1N)
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(6.00,25.0U)(10.0,25.0U)(14.0,100U)(18.0,300U))
G56 3    4    55 0 1
R55 55   0    1 TC  3.01M 9.67U
G57 0    57   TABLE { V(3, 4) } ((0,0)(6.00,150U)(10.0,175U)(14.0,200U)(18.0,250U))
G58 3    4    57 0 1
R57 57   0    1 TC  2.55M 1.42U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4467_I2D_A

.SUBCKT MCP_LOGIC_INPUT 1 2 3 4 8  
E2         10 0 2 4 1
R1         4 1  100MEG  
G3         3 1 TABLE { V(3, 1) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
C3         0 8  100p  
C1         4 1  12p  
EABMGATE         7 0 VALUE { if( (V(9)>V(6)) &  (V(10)>V(6)),0,V(3)-V(4))    }
G5         2 4 TABLE { V(2, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
G21         0 6 TABLE { V(3, 4) } 
+ ( (0,0)(4,1.33)(6,1.51)(7,1.51)(9.5,1.49)(16,1.5) )
R2         4 2  100MEG  
E1         9 0 1 4 1
G6         3 2 TABLE { V(3, 2) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
R21         0 6  1 TC 250u 1u  
C2         4 2  100p  
R3         8 7  1  
G4         1 4 TABLE { V(1, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
.ENDS
.SUBCKT TC4468_I2D_A 1 2 3 4 5
*                    | | | | | 
*                    | | | | Output 2
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Input2
*                    Input1
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.2 Logic Input CMOS Quad Drivers
*
* Polarity: Non-Inverting
*
* Date of model creation: 10/30/2008
* Level of Model Creator: G
*
* Revision History:
*      11/4/08 RAW Initial model creation
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
X1 1 2 3 4 70 MCP_LOGIC_INPUT
*R1  4    1    100MEG
*C1  4    1    12.0P
*G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
*G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(70, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(70,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 
R22 0    12   1 
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,150)(5.00,57.0)(6.00,47.8)(8.00,39.5)(14.0,34.2)(18.0,32.6))
R31 31   0    1 TC 2.04M  -2.10U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,120)(5.00,45.0)(6.00,39.0)(8.00,32.2)(14.0,24.7)(18.0,22.5))
R32 0    32   1 TC 1.65M  -684N
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*250M/(-750M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   269P
R59 59   5    6.09
L59 59   5    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.5,-1.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 30.2 -2.41 71.5M
R63 0    63   1 TC 3.88M 8.07U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } (-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N)
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.7,1.7) )
G64 0    64   POLY(1) 3 4 26.6 -2.14 63M
R64 0    64   1 TC 3.48M 3.16U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } (-20.0M,-170)(-15.0M,-85.0)(-10.0M,-17.0)(0,0)(10,1N)
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(6.00,25.0U)(10.0,25.0U)(14.0,100U)(18.0,300U))
G56 3    4    55 0 1
R55 55   0    1 TC  3.01M 9.67U
G57 0    57   TABLE { V(3, 4) } ((0,0)(6.00,150U)(10.0,175U)(14.0,200U)(18.0,250U))
G58 3    4    57 0 1
R57 57   0    1 TC  2.55M 1.42U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4468_I2D_A

.SUBCKT MCP_LOGIC_INPUT 1 2 3 4 8  
E2         10 0 2 4 1
R1         4 1  100MEG  
G3         3 1 TABLE { V(3, 1) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
C3         0 8  100p  
C1         4 1  12p  
EABMGATE         7 0 VALUE { if( (V(9)>V(6)) &  (V(10)>V(6)),V(3)-V(4),0)    }
G5         2 4 TABLE { V(2, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
G21         0 6 TABLE { V(3, 4) } 
+ ( (0,0)(4,1.33)(6,1.51)(7,1.51)(9.5,1.49)(16,1.5) )
R2         4 2  100MEG  
E1         9 0 1 4 1
G6         3 2 TABLE { V(3, 2) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
R21         0 6  1 TC 250u 1u  
C2         4 2  100p  
R3         8 7  1  
G4         1 4 TABLE { V(1, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
.ENDS
.SUBCKT TC4469_I2D_A 1 2 3 4 5
*                    | | | | | 
*                    | | | | Output 2
*                    | | | Negative Supply
*                    | | Positive Supply
*                    | Input2
*                    Input1
*
********************************************************************************
* Software License Agreement                                                   *
*                                                                              *
* The software supplied herewith by Microchip Technology Incorporated (the     *
* 'Company') is intended and supplied to you, the Company's customer, for use  *
* soley and exclusively on Microchip products.                                 *
*                                                                              *
* The software is owned by the Company and/or its supplier, and is protected   *
* under applicable copyright laws. All rights are reserved. Any use in         *
* violation of the foregoing restrictions may subject the user to criminal     *
* sanctions under applicable laws, as well as to civil liability for the       *
* breach of the terms and conditions of this license.                          *
*                                                                              *
* THIS SOFTWARE IS PROVIDED IN AN 'AS IS' CONDITION. NO WARRANTIES, WHETHER    *
* EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED        *
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO  *
* THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR    *
* SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.     *
********************************************************************************
*
* The following MOSFET drivers are covered by this model:
*      1.2 Logic Input CMOS Quad Drivers
*
* Polarity: Non-Inverting
*
* Date of model creation: 10/30/2008
* Level of Model Creator: G
*
* Revision History:
*      11/4/08 RAW Initial model creation
*       
*       
*       
*       
*
* Recommendations:
*      Use PSPICE (or SPICE 2G6; other simulators may require translation)
*      For a quick, effective design, use a combination of: data sheet
*            specs, bench testing, and simulations with this macromodel
*      For high impedance circuits, set GMIN=100F in the .OPTIONS statement
*
* Supported:
*      Typical performance for temperature range (-40 to 125) degrees Celsius
*      DC, AC, Transient, and Noise analyses.
*      Most specs, including: propgation delays, rise times, fall times, max sink/source current,
*            input thresholds, voltage ranges, supply current, ... , etc.
*      Temperature effects for Ibias, Iquiescent, output current, output 
*            resistance,....,etc.
*
* Not Supported:
*      Some Variation in specs vs. Power Supply Voltage
*      Vos distribution, Ib distribution for Monte Carlo
*      Some Temperature analysis
*      Process variation
*      Behavior outside normal operating region
*
* Known Discrepancies in Model vs. Datasheet:
*       
*       
*
* Input Impedance/Clamp
X1 1 2 3 4 70 MCP_LOGIC_INPUT
*R1  4    1    100MEG
*C1  4    1    12.0P
*G3  3    1    TABLE { V(3, 1) } ((-770M,-1.00)(-700M,-10.0M)(-630M,-1.00N)(0,0)(20.0,1.00N))
*G4  1    4    TABLE { V(1, 4) } ((-5.94,-1.00)(-5.4,-10.0M)(-4.86,-1.00N)(0,0)(20.0,1.00N))
* Threshold
G11 0    30   TABLE { V(70, 11) } ( (-1m,10n)(0,0)(0.78,-.1)(1.25,-1)(2,-1) )
G12 0    30   TABLE {V(70,12)} ( (-2,1)(-1.2,1)(-0.6,.1)(0,0)(1,-10n))
G21 0    11   TABLE { V(3, 4) } ((0,1.35)(4.00,1.35)(6.00,1.5)(10.0,1.48)(13.0,1.49)(16.0,1.5))
G22 0    12   TABLE { V(3, 4) } ((0,1.35)(4.00,1.16)(6.00,1.25)(10.0,1.24)(13.0,1.24)(16.0,1.25))
R21 0    11   1 
R22 0    12   1 
C30 30   0    1n  
* HL Circuit
G31 0    31   TABLE { V(3, 4) } ((0,150)(5.00,57.0)(6.00,47.8)(8.00,39.5)(14.0,34.2)(18.0,32.6))
R31 31   0    1 TC 2.04M  -2.10U
G33 0    30   TABLE { V(31, 30) } ( (-1M,-10)(0,0)(1,10N) )
S31 31   30 31 30 SS31
* LH Circuit
G32 32   0    TABLE { V(3, 4) } ((0,120)(5.00,45.0)(6.00,39.0)(8.00,32.2)(14.0,24.7)(18.0,22.5))
R32 0    32   1 TC 1.65M  -684N
G34 30   0    TABLE { V(30, 32) } ( (-1M,-10)(0,0)(1,10N) )
R30 32   30   1MEG  
* DRIVE
G51 0    50   TABLE { V(0, 30) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
G52 50   0    TABLE { V(30, 0) } ( (-5,-1U)(-3,-1U)(0,0)(6,1.19)(18,1.20) )
R53 0    50   1  
G50 51   60   VALUE {V(50,0)*250M/(-750M+18.0/(V(3,4) + 1M))}
R51 51    0   1  
G53  3    0   TABLE {V(51,0)} ((-100,100)(0,0)(1,1n))  
G54  0    4   TABLE {V(0,51)} ((-100,100)(0,0)(1,1n))  
R60 0    60   100MEG  
H67 0    69   V67 1
V67 60   59   0V
C60 561  60   269P
R59 59   5    6.09
L59 59   5    10.0N
* Shoot-through adjustment
VC60 56 0 0V
RC60 56 561 1m
H60 58 0 VC60 56
G60P 0 3 TABLE { V(58, 0) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
G60N 4 0 TABLE { V(0, 58) } ((-1,-1u)(0,0)(25,10.0M)(40,0))
* Source Output
E67 67   0    TABLE { V(69, 0) } ( (-1.5,-1.5)(0,0)(1,2.00) )
G63 0    63   POLY(1) 3 4 30.2 -2.41 71.5M
R63 0    63   1 TC 3.88M 8.07U
E61 61   65   VALUE {V(67,0)*V(63,0)}
V63 65   3    100U
G61 61   60   TABLE { V(61, 60) } (-20.0M,-150)(-15.0M,-75.0)(-10.0M,-15.0)(0,0)(10,1N)
* Sink Output
E68 68   0    TABLE { V(69, 0) }  ( (-1,-2.00)(0,0)(1.7,1.7) )
G64 0    64   POLY(1) 3 4 26.6 -2.14 63M
R64 0    64   1 TC 3.48M 3.16U
E62 62   66   VALUE {V(68,0)*V(64,0)}
V64 66   4    100U
G62 60   62   TABLE { V(60, 62) } (-20.0M,-170)(-15.0M,-85.0)(-10.0M,-17.0)(0,0)(10,1N)
* Bias Current
G55 0    55   TABLE { V(3, 4) } ((0,0)(6.00,25.0U)(10.0,25.0U)(14.0,100U)(18.0,300U))
G56 3    4    55 0 1
R55 55   0    1 TC  3.01M 9.67U
G57 0    57   TABLE { V(3, 4) } ((0,0)(6.00,150U)(10.0,175U)(14.0,200U)(18.0,250U))
G58 3    4    57 0 1
R57 57   0    1 TC  2.55M 1.42U
S59 55   0    1 0 SS59
* Models
.MODEL SS59 VSWITCH Roff=1m Ron=100Meg Voff=1.2V Von=1.5V
.MODEL SS31 VSWITCH Roff=100MEG Ron=800 Voff=0.2V Von=0.1V
.ENDS TC4469_I2D_A

.SUBCKT MCP_LOGIC_INPUT 1 2 3 4 8  
E2         10 0 2 4 1
R1         4 1  100MEG  
G3         3 1 TABLE { V(3, 1) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
C3         0 8  100p  
C1         4 1  12p  
EABMGATE         7 0 VALUE { if( (V(9)>V(6)) &  (V(10)<V(6)),V(3)-V(4),0)    }
G5         2 4 TABLE { V(2, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
G21         0 6 TABLE { V(3, 4) } 
+ ( (0,0)(4,1.33)(6,1.51)(7,1.51)(9.5,1.49)(16,1.5) )
R2         4 2  100MEG  
E1         9 0 1 4 1
G6         3 2 TABLE { V(3, 2) } 
+ ( (-1,-1)(-1m,-0.5)(0,0)(20,10n) )
R21         0 6  1 TC 250u 1u  
C2         4 2  100p  
R3         8 7  1  
G4         1 4 TABLE { V(1, 4) } 
+ ( (-6,-1)(-5,-10u)(0,0)(18,0.8u)(22,9u)(24,1) )
.ENDS
*
*

