{"top":"global.conv_layer_3D",
"namespaces":{
  "global":{
    "modules":{
      "aff__U108":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U110.in0","_U109.out"],
          ["self.d.0","_U110.in1"],
          ["add_all__U114.in0","_U110.out"],
          ["_U112.in0","_U111.out"],
          ["self.d.1","_U112.in1"],
          ["add_all__U114.in1","_U112.out"],
          ["add_all__U115.in1","_U113.out"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["self.out","add_all__U115.out"]
        ]
      },
      "aff__U122":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U124.in0","_U123.out"],
          ["self.d.0","_U124.in1"],
          ["add_all__U128.in0","_U124.out"],
          ["_U126.in0","_U125.out"],
          ["self.d.1","_U126.in1"],
          ["add_all__U128.in1","_U126.out"],
          ["add_all__U129.in1","_U127.out"],
          ["add_all__U129.in0","add_all__U128.out"],
          ["self.out","add_all__U129.out"]
        ]
      },
      "aff__U130":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U132.in0","_U131.out"],
          ["self.d.0","_U132.in1"],
          ["add_all__U136.in0","_U132.out"],
          ["_U134.in0","_U133.out"],
          ["self.d.1","_U134.in1"],
          ["add_all__U136.in1","_U134.out"],
          ["add_all__U137.in1","_U135.out"],
          ["add_all__U137.in0","add_all__U136.out"],
          ["self.out","add_all__U137.out"]
        ]
      },
      "aff__U139":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U141.in0","_U140.out"],
          ["self.d.0","_U141.in1"],
          ["add_all__U145.in0","_U141.out"],
          ["_U143.in0","_U142.out"],
          ["self.d.1","_U143.in1"],
          ["add_all__U145.in1","_U143.out"],
          ["add_all__U146.in1","_U144.out"],
          ["add_all__U146.in0","add_all__U145.out"],
          ["self.out","add_all__U146.out"]
        ]
      },
      "aff__U153":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U155.in0","_U154.out"],
          ["self.d.0","_U155.in1"],
          ["add_all__U159.in0","_U155.out"],
          ["_U157.in0","_U156.out"],
          ["self.d.1","_U157.in1"],
          ["add_all__U159.in1","_U157.out"],
          ["add_all__U160.in1","_U158.out"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["self.out","add_all__U160.out"]
        ]
      },
      "aff__U167":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U169.in0","_U168.out"],
          ["self.d.0","_U169.in1"],
          ["add_all__U173.in0","_U169.out"],
          ["_U171.in0","_U170.out"],
          ["self.d.1","_U171.in1"],
          ["add_all__U173.in1","_U171.out"],
          ["add_all__U174.in1","_U172.out"],
          ["add_all__U174.in0","add_all__U173.out"],
          ["self.out","add_all__U174.out"]
        ]
      },
      "aff__U175":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U177.in0","_U176.out"],
          ["self.d.0","_U177.in1"],
          ["add_all__U181.in0","_U177.out"],
          ["_U179.in0","_U178.out"],
          ["self.d.1","_U179.in1"],
          ["add_all__U181.in1","_U179.out"],
          ["add_all__U182.in1","_U180.out"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["self.out","add_all__U182.out"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U20.in0","_U19.out"],
          ["self.d.0","_U20.in1"],
          ["add_all__U24.in0","_U20.out"],
          ["_U22.in0","_U21.out"],
          ["self.d.1","_U22.in1"],
          ["add_all__U24.in1","_U22.out"],
          ["add_all__U25.in1","_U23.out"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["self.out","add_all__U25.out"]
        ]
      },
      "aff__U32":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U38":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U34.in0","_U33.out"],
          ["self.d.0","_U34.in1"],
          ["add_all__U38.in0","_U34.out"],
          ["_U36.in0","_U35.out"],
          ["self.d.1","_U36.in1"],
          ["add_all__U38.in1","_U36.out"],
          ["add_all__U39.in1","_U37.out"],
          ["add_all__U39.in0","add_all__U38.out"],
          ["self.out","add_all__U39.out"]
        ]
      },
      "aff__U4":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U8":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U6.in0","_U5.out"],
          ["self.d.0","_U6.in1"],
          ["add_all__U10.in0","_U6.out"],
          ["_U8.in0","_U7.out"],
          ["self.d.1","_U8.in1"],
          ["add_all__U10.in1","_U8.out"],
          ["add_all__U11.in1","_U9.out"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["self.out","add_all__U11.out"]
        ]
      },
      "aff__U46":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U48.in0","_U47.out"],
          ["self.d.0","_U48.in1"],
          ["add_all__U52.in0","_U48.out"],
          ["_U50.in0","_U49.out"],
          ["self.d.1","_U50.in1"],
          ["add_all__U52.in1","_U50.out"],
          ["add_all__U53.in1","_U51.out"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["self.out","add_all__U53.out"]
        ]
      },
      "aff__U60":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U62.in0","_U61.out"],
          ["self.d.0","_U62.in1"],
          ["add_all__U66.in0","_U62.out"],
          ["_U64.in0","_U63.out"],
          ["self.d.1","_U64.in1"],
          ["add_all__U66.in1","_U64.out"],
          ["add_all__U67.in1","_U65.out"],
          ["add_all__U67.in0","add_all__U66.out"],
          ["self.out","add_all__U67.out"]
        ]
      },
      "aff__U68":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U70.in0","_U69.out"],
          ["self.d.0","_U70.in1"],
          ["add_all__U74.in0","_U70.out"],
          ["_U72.in0","_U71.out"],
          ["self.d.1","_U72.in1"],
          ["add_all__U74.in1","_U72.out"],
          ["add_all__U75.in1","_U73.out"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["self.out","add_all__U75.out"]
        ]
      },
      "aff__U77":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U81":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U79.in0","_U78.out"],
          ["self.d.0","_U79.in1"],
          ["add_all__U83.in0","_U79.out"],
          ["_U81.in0","_U80.out"],
          ["self.d.1","_U81.in1"],
          ["add_all__U83.in1","_U81.out"],
          ["add_all__U84.in1","_U82.out"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["self.out","add_all__U84.out"]
        ]
      },
      "aff__U85":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U89":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U87.in0","_U86.out"],
          ["self.d.0","_U87.in1"],
          ["add_all__U91.in0","_U87.out"],
          ["_U89.in0","_U88.out"],
          ["self.d.1","_U89.in1"],
          ["add_all__U91.in1","_U89.out"],
          ["add_all__U92.in1","_U90.out"],
          ["add_all__U92.in0","add_all__U91.out"],
          ["self.out","add_all__U92.out"]
        ]
      },
      "aff__U94":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U95":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U98":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U96.in0","_U95.out"],
          ["self.d.0","_U96.in1"],
          ["add_all__U100.in0","_U96.out"],
          ["_U98.in0","_U97.out"],
          ["self.d.1","_U98.in1"],
          ["add_all__U100.in1","_U98.out"],
          ["add_all__U101.in1","_U99.out"],
          ["add_all__U101.in0","add_all__U100.out"],
          ["self.out","add_all__U101.out"]
        ]
      },
      "affine_controller__U107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U108"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U118":{
            "modref":"corebit.and"
          },
          "d_0_am__U119":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U120":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U116.out"],
          ["d_1_inc.in1","_U116.out"],
          ["inc_time.in1","_U116.out"],
          ["cmp_time.in1","_U117.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U118.in0"],
          ["d_0_at_max.out","d_0_am__U118.in1"],
          ["d_0_am__U119.in0","d_0_am__U118.out"],
          ["d_1_at_max.out","d_0_am__U119.in1"],
          ["d_0_next_value.sel","d_0_am__U119.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U120.in0"],
          ["d_1_at_max.out","d_1_am__U120.in1"],
          ["d_1_next_value.sel","d_1_am__U120.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U139"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U149":{
            "modref":"corebit.and"
          },
          "d_0_am__U150":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U151":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U147.out"],
          ["d_1_inc.in1","_U147.out"],
          ["inc_time.in1","_U147.out"],
          ["cmp_time.in1","_U148.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U149.in0"],
          ["d_0_at_max.out","d_0_am__U149.in1"],
          ["d_0_am__U150.in0","d_0_am__U149.out"],
          ["d_1_at_max.out","d_0_am__U150.in1"],
          ["d_0_next_value.sel","d_0_am__U150.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U151.in0"],
          ["d_1_at_max.out","d_1_am__U151.in1"],
          ["d_1_next_value.sel","d_1_am__U151.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U152":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U153"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U163":{
            "modref":"corebit.and"
          },
          "d_0_am__U164":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U165":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U161.out"],
          ["d_1_inc.in1","_U161.out"],
          ["inc_time.in1","_U161.out"],
          ["cmp_time.in1","_U162.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U163.in0"],
          ["d_0_at_max.out","d_0_am__U163.in1"],
          ["d_0_am__U164.in0","d_0_am__U163.out"],
          ["d_1_at_max.out","d_0_am__U164.in1"],
          ["d_0_next_value.sel","d_0_am__U164.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U165.in0"],
          ["d_1_at_max.out","d_1_am__U165.in1"],
          ["d_1_next_value.sel","d_1_am__U165.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U28":{
            "modref":"corebit.and"
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U30":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U26.out"],
          ["d_1_inc.in1","_U26.out"],
          ["inc_time.in1","_U26.out"],
          ["cmp_time.in1","_U27.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U28.in0"],
          ["d_0_at_max.out","d_0_am__U28.in1"],
          ["d_0_am__U29.in0","d_0_am__U28.out"],
          ["d_1_at_max.out","d_0_am__U29.in1"],
          ["d_0_next_value.sel","d_0_am__U29.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U30.in0"],
          ["d_1_at_max.out","d_1_am__U30.in1"],
          ["d_1_next_value.sel","d_1_am__U30.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U4"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_0_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_1_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_1_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U32"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U42":{
            "modref":"corebit.and"
          },
          "d_0_am__U43":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U44":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U40.out"],
          ["d_1_inc.in1","_U40.out"],
          ["inc_time.in1","_U40.out"],
          ["cmp_time.in1","_U41.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U42.in0"],
          ["d_0_at_max.out","d_0_am__U42.in1"],
          ["d_0_am__U43.in0","d_0_am__U42.out"],
          ["d_1_at_max.out","d_0_am__U43.in1"],
          ["d_0_next_value.sel","d_0_am__U43.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U44.in0"],
          ["d_1_at_max.out","d_1_am__U44.in1"],
          ["d_1_next_value.sel","d_1_am__U44.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U45":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U46"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U56":{
            "modref":"corebit.and"
          },
          "d_0_am__U57":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U58":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U54.out"],
          ["d_1_inc.in1","_U54.out"],
          ["inc_time.in1","_U54.out"],
          ["cmp_time.in1","_U55.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U56.in0"],
          ["d_0_at_max.out","d_0_am__U56.in1"],
          ["d_0_am__U57.in0","d_0_am__U56.out"],
          ["d_1_at_max.out","d_0_am__U57.in1"],
          ["d_0_next_value.sel","d_0_am__U57.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U58.in0"],
          ["d_1_at_max.out","d_1_am__U58.in1"],
          ["d_1_next_value.sel","d_1_am__U58.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U93":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U94"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U104":{
            "modref":"corebit.and"
          },
          "d_0_am__U105":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U106":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U102.out"],
          ["d_1_inc.in1","_U102.out"],
          ["inc_time.in1","_U102.out"],
          ["cmp_time.in1","_U103.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U104.in0"],
          ["d_0_at_max.out","d_0_am__U104.in1"],
          ["d_0_am__U105.in0","d_0_am__U104.out"],
          ["d_1_at_max.out","d_0_am__U105.in1"],
          ["d_0_next_value.sel","d_0_am__U105.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value.in0","d_0_inc.out"],
          ["d_0_next_value.in1","d_0_min.out"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U106.in0"],
          ["d_1_at_max.out","d_1_am__U106.in1"],
          ["d_1_next_value.sel","d_1_am__U106.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value.in0","d_1_inc.out"],
          ["d_1_next_value.in1","d_1_min.out"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "conv_layer_3D":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_hcompute_hw_input_stencil_read_valid","BitIn"],
          ["input_copy_stencil_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read_valid","BitIn"],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "hcompute_conv_stencil":{
            "modref":"global.cu_hcompute_conv_stencil"
          },
          "hcompute_conv_stencil_1":{
            "modref":"global.cu_hcompute_conv_stencil_1"
          },
          "hcompute_hw_input_stencil":{
            "modref":"global.cu_hcompute_hw_input_stencil"
          },
          "hcompute_hw_output_stencil":{
            "modref":"global.cu_hcompute_hw_output_stencil"
          },
          "hcompute_hw_weight_stencil":{
            "modref":"global.cu_hcompute_hw_weight_stencil"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "hw_weight_stencil":{
            "modref":"global.hw_weight_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","conv_stencil.clk"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_read","conv_stencil.hcompute_conv_stencil_1_read"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_read_en","conv_stencil.hcompute_conv_stencil_1_read_valid"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_write","conv_stencil.hcompute_conv_stencil_1_write"],
          ["hcompute_conv_stencil_1.conv_stencil_hcompute_conv_stencil_1_write_valid","conv_stencil.hcompute_conv_stencil_1_write_en"],
          ["hcompute_conv_stencil.conv_stencil_hcompute_conv_stencil_write","conv_stencil.hcompute_conv_stencil_write"],
          ["hcompute_conv_stencil.conv_stencil_hcompute_conv_stencil_write_valid","conv_stencil.hcompute_conv_stencil_write_en"],
          ["hcompute_hw_output_stencil.conv_stencil_hcompute_hw_output_stencil_read","conv_stencil.hcompute_hw_output_stencil_read"],
          ["hcompute_hw_output_stencil.conv_stencil_hcompute_hw_output_stencil_read_en","conv_stencil.hcompute_hw_output_stencil_read_valid"],
          ["self.clk","cycle_time.clk"],
          ["hcompute_hw_output_stencil.hw_output_stencil_hcompute_hw_output_stencil_write_valid","cycle_time.in.0"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write_en","cycle_time.out.0"],
          ["self.clk","hcompute_conv_stencil.clk"],
          ["self.clk","hcompute_conv_stencil_1.clk"],
          ["hw_input_stencil.hcompute_conv_stencil_1_read","hcompute_conv_stencil_1.hw_input_stencil_hcompute_conv_stencil_1_read"],
          ["hw_input_stencil.hcompute_conv_stencil_1_read_valid","hcompute_conv_stencil_1.hw_input_stencil_hcompute_conv_stencil_1_read_en"],
          ["hw_weight_stencil.hcompute_conv_stencil_1_read","hcompute_conv_stencil_1.hw_weight_stencil_hcompute_conv_stencil_1_read"],
          ["hw_weight_stencil.hcompute_conv_stencil_1_read_valid","hcompute_conv_stencil_1.hw_weight_stencil_hcompute_conv_stencil_1_read_en"],
          ["self.clk","hcompute_hw_input_stencil.clk"],
          ["hw_input_stencil.hcompute_hw_input_stencil_write","hcompute_hw_input_stencil.hw_input_stencil_hcompute_hw_input_stencil_write"],
          ["hw_input_stencil.hcompute_hw_input_stencil_write_en","hcompute_hw_input_stencil.hw_input_stencil_hcompute_hw_input_stencil_write_valid"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read","hcompute_hw_input_stencil.input_copy_stencil_hcompute_hw_input_stencil_read"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read_valid","hcompute_hw_input_stencil.input_copy_stencil_hcompute_hw_input_stencil_read_en"],
          ["self.clk","hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write","hcompute_hw_output_stencil.hw_output_stencil_hcompute_hw_output_stencil_write"],
          ["self.clk","hcompute_hw_weight_stencil.clk"],
          ["hw_weight_stencil.hcompute_hw_weight_stencil_write","hcompute_hw_weight_stencil.hw_weight_stencil_hcompute_hw_weight_stencil_write"],
          ["hw_weight_stencil.hcompute_hw_weight_stencil_write_en","hcompute_hw_weight_stencil.hw_weight_stencil_hcompute_hw_weight_stencil_write_valid"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read","hcompute_hw_weight_stencil.weight_copy_stencil_hcompute_hw_weight_stencil_read"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read_valid","hcompute_hw_weight_stencil.weight_copy_stencil_hcompute_hw_weight_stencil_read_en"],
          ["self.clk","hw_input_stencil.clk"],
          ["self.clk","hw_weight_stencil.clk"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_1_5_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_1_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"]
        ]
      },
      "conv_stencil_hcompute_conv_stencil_4_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_hcompute_hw_output_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_conv_stencil_1_write_en","BitIn"],
          ["hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["hcompute_conv_stencil_write_en","BitIn"],
          ["hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["hcompute_hw_output_stencil_read_valid","Bit"],
          ["hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "conv_stencil_hcompute_conv_stencil_1_5_broadcast":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_1_5_broadcast"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_port_controller":{
            "modref":"global.affine_controller__U3"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10":{
            "modref":"global.ram__U76"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen":{
            "modref":"global.aff__U77"
          },
          "conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen":{
            "modref":"global.aff__U85"
          },
          "conv_stencil_hcompute_conv_stencil_1_6_port_controller":{
            "modref":"global.affine_controller__U31"
          },
          "conv_stencil_hcompute_conv_stencil_1_6_select":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_1_6_select"
          },
          "conv_stencil_hcompute_conv_stencil_4_broadcast":{
            "modref":"global.conv_stencil_hcompute_conv_stencil_4_broadcast"
          },
          "conv_stencil_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U17"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6":{
            "modref":"global.ram__U59"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen":{
            "modref":"global.aff__U60"
          },
          "conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen":{
            "modref":"global.aff__U68"
          },
          "conv_stencil_hcompute_hw_output_stencil_10_port_controller":{
            "modref":"global.affine_controller__U45"
          },
          "conv_stencil_hcompute_hw_output_stencil_10_select":{
            "modref":"global.conv_stencil_hcompute_hw_output_stencil_10_select"
          }
        },
        "connections":[
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.wdata","conv_stencil_hcompute_conv_stencil_1_5_broadcast.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10"],
          ["conv_stencil_hcompute_conv_stencil_1_5_port_controller.valid","conv_stencil_hcompute_conv_stencil_1_5_broadcast.en"],
          ["self.hcompute_conv_stencil_1_write.0","conv_stencil_hcompute_conv_stencil_1_5_broadcast.in"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.wen","conv_stencil_hcompute_conv_stencil_1_5_broadcast.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_5_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen.d","conv_stencil_hcompute_conv_stencil_1_5_port_controller.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.clk"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen.out","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.raddr"],
          ["conv_stencil_hcompute_hw_output_stencil_10_select.conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.rdata"],
          ["conv_stencil_hcompute_hw_output_stencil_10_port_controller.valid","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.ren"],
          ["conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_write_addrgen.out","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10.waddr"],
          ["conv_stencil_hcompute_hw_output_stencil_10_port_controller.d","conv_stencil_hcompute_conv_stencil_1_5_to_conv_stencil_hcompute_hw_output_stencil_10_read_addrgen.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_6_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen.d","conv_stencil_hcompute_conv_stencil_1_6_port_controller.d"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.ren","conv_stencil_hcompute_conv_stencil_1_6_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","conv_stencil_hcompute_conv_stencil_1_6_port_controller.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_1_6_select.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.rdata","conv_stencil_hcompute_conv_stencil_1_6_select.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["self.hcompute_conv_stencil_1_read.0","conv_stencil_hcompute_conv_stencil_1_6_select.out"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.wdata","conv_stencil_hcompute_conv_stencil_4_broadcast.conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6"],
          ["conv_stencil_hcompute_conv_stencil_4_port_controller.valid","conv_stencil_hcompute_conv_stencil_4_broadcast.en"],
          ["self.hcompute_conv_stencil_write.0","conv_stencil_hcompute_conv_stencil_4_broadcast.in"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.wen","conv_stencil_hcompute_conv_stencil_4_broadcast.valid"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_4_port_controller.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen.d","conv_stencil_hcompute_conv_stencil_4_port_controller.d"],
          ["self.clk","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.clk"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_read_addrgen.out","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.raddr"],
          ["conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6_write_addrgen.out","conv_stencil_hcompute_conv_stencil_4_to_conv_stencil_hcompute_conv_stencil_1_6.waddr"],
          ["self.clk","conv_stencil_hcompute_hw_output_stencil_10_port_controller.clk"],
          ["self.hcompute_hw_output_stencil_read_valid","conv_stencil_hcompute_hw_output_stencil_10_port_controller.valid"],
          ["self.clk","conv_stencil_hcompute_hw_output_stencil_10_select.clk"],
          ["self.hcompute_hw_output_stencil_read.0","conv_stencil_hcompute_hw_output_stencil_10_select.out"]
        ]
      },
      "cu_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_conv_stencil_write_valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_conv_stencil_write_valid","and_all__U0.out"],
          ["self.conv_stencil_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["conv_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["hw_input_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_weight_stencil_hcompute_conv_stencil_1_read_en","BitIn"],
          ["hw_weight_stencil_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_hcompute_conv_stencil_1_write_valid","Bit"],
          ["conv_stencil_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.and"
          },
          "and_all__U2":{
            "modref":"corebit.and"
          },
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_conv_stencil_1_read_en","and_all__U1.in0"],
          ["self.hw_input_stencil_hcompute_conv_stencil_1_read_en","and_all__U1.in1"],
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.hw_weight_stencil_hcompute_conv_stencil_1_read_en","and_all__U2.in1"],
          ["self.conv_stencil_hcompute_conv_stencil_1_write_valid","and_all__U2.out"],
          ["self.conv_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in1_hw_input_stencil.0"],
          ["self.hw_weight_stencil_hcompute_conv_stencil_1_read.0","inner_compute.in2_hw_weight_stencil.0"],
          ["self.conv_stencil_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_hcompute_hw_input_stencil_read_en","BitIn"],
          ["input_copy_stencil_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_hcompute_hw_input_stencil_write_valid","Bit"],
          ["hw_input_stencil_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"],
          ["self.input_copy_stencil_hcompute_hw_input_stencil_read_en","self.hw_input_stencil_hcompute_hw_input_stencil_write_valid"]
        ]
      },
      "cu_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_hcompute_hw_output_stencil_read_en","BitIn"],
          ["conv_stencil_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.hw_output_stencil_hcompute_hw_output_stencil_write_valid","self.conv_stencil_hcompute_hw_output_stencil_read_en"]
        ]
      },
      "cu_hcompute_hw_weight_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read_en","BitIn"],
          ["weight_copy_stencil_hcompute_hw_weight_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_write_valid","Bit"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_weight_stencil"
          }
        },
        "connections":[
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read.0","inner_compute.in0_weight_copy_stencil.0"],
          ["self.hw_weight_stencil_hcompute_hw_weight_stencil_write.0","inner_compute.out_hw_weight_stencil"],
          ["self.weight_copy_stencil_hcompute_hw_weight_stencil_read_en","self.hw_weight_stencil_hcompute_hw_weight_stencil_write_valid"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const0_0.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_weight_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_697_698":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_weight_stencil_1_hw_input_stencil_1_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_697_698.in0"],
          ["mul_hw_weight_stencil_1_hw_input_stencil_1_696.out","add_conv_stencil_1_697_698.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_697_698.out"],
          ["self.in2_hw_weight_stencil.0","mul_hw_weight_stencil_1_hw_input_stencil_1_696.in0"],
          ["self.in1_hw_input_stencil.0","mul_hw_weight_stencil_1_hw_input_stencil_1_696.in1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_weight_stencil":{
        "type":["Record",[
          ["out_hw_weight_stencil",["Array",16,"Bit"]],
          ["in0_weight_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_weight_stencil","self.in0_weight_copy_stencil.0"]
        ]
      },
      "hw_input_stencil_hcompute_conv_stencil_1_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"]
        ]
      },
      "hw_input_stencil_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_hw_input_stencil_write_en","BitIn"],
          ["hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_stencil_hcompute_conv_stencil_1_7_port_controller":{
            "modref":"global.affine_controller__U107"
          },
          "hw_input_stencil_hcompute_conv_stencil_1_7_select":{
            "modref":"global.hw_input_stencil_hcompute_conv_stencil_1_7_select"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_port_controller":{
            "modref":"global.affine_controller__U93"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7":{
            "modref":"global.ram__U121"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen":{
            "modref":"global.aff__U122"
          },
          "hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen":{
            "modref":"global.aff__U130"
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen.d","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.d"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.ren","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","hw_input_stencil_hcompute_conv_stencil_1_7_port_controller.valid"],
          ["self.clk","hw_input_stencil_hcompute_conv_stencil_1_7_select.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.rdata","hw_input_stencil_hcompute_conv_stencil_1_7_select.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"],
          ["self.hcompute_conv_stencil_1_read.0","hw_input_stencil_hcompute_conv_stencil_1_7_select.out"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.valid","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.wdata","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7"],
          ["self.hcompute_hw_input_stencil_write.0","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.wen","hw_input_stencil_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen.d","hw_input_stencil_hcompute_hw_input_stencil_0_port_controller.d"],
          ["self.clk","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.clk"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_read_addrgen.out","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.raddr"],
          ["hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7_write_addrgen.out","hw_input_stencil_hcompute_hw_input_stencil_0_to_hw_input_stencil_hcompute_conv_stencil_1_7.waddr"]
        ]
      },
      "hw_weight_stencil_hcompute_conv_stencil_1_8_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8",["Array",16,"BitIn"]]
        ]],
        "connections":[
          ["self.out","self.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"]
        ]
      },
      "hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"]
        ]
      },
      "hw_weight_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hcompute_conv_stencil_1_read_valid","Bit"],
          ["hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["hcompute_hw_weight_stencil_write_en","BitIn"],
          ["hcompute_hw_weight_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller":{
            "modref":"global.affine_controller__U152"
          },
          "hw_weight_stencil_hcompute_conv_stencil_1_8_select":{
            "modref":"global.hw_weight_stencil_hcompute_conv_stencil_1_8_select"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast":{
            "modref":"global.hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller":{
            "modref":"global.affine_controller__U138"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8":{
            "modref":"global.ram__U166"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen":{
            "modref":"global.aff__U167"
          },
          "hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen":{
            "modref":"global.aff__U175"
          }
        },
        "connections":[
          ["self.clk","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen.d","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.d"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.ren","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.valid"],
          ["self.hcompute_conv_stencil_1_read_valid","hw_weight_stencil_hcompute_conv_stencil_1_8_port_controller.valid"],
          ["self.clk","hw_weight_stencil_hcompute_conv_stencil_1_8_select.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.rdata","hw_weight_stencil_hcompute_conv_stencil_1_8_select.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"],
          ["self.hcompute_conv_stencil_1_read.0","hw_weight_stencil_hcompute_conv_stencil_1_8_select.out"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.valid","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.en"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.wdata","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8"],
          ["self.hcompute_hw_weight_stencil_write.0","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.in"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.wen","hw_weight_stencil_hcompute_hw_weight_stencil_2_broadcast.valid"],
          ["self.clk","hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen.d","hw_weight_stencil_hcompute_hw_weight_stencil_2_port_controller.d"],
          ["self.clk","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.clk"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_read_addrgen.out","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.raddr"],
          ["hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8_write_addrgen.out","hw_weight_stencil_hcompute_hw_weight_stencil_2_to_hw_weight_stencil_hcompute_conv_stencil_1_8.waddr"]
        ]
      },
      "ram__U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",20], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U166":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",20], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",20], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U76":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",20], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",5], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      }
    }
  }
}
}
