;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SPIM
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
SPIM_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK0
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A02
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A12
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D02
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D12
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F02
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F12
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A03
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A13
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D03
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D13
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F03
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F13
SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK1
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST1
SPIM_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
SPIM_IntClock__DIV_ID EQU 0x00000041
SPIM_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPIM_IntClock__PA_DIV_ID EQU 0x000000FF

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SDA EQU 14
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 4
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SCL EQU 14
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_B1
Pin_B1__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_B1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_B1__0__HSIOM_MASK EQU 0x000000F0
Pin_B1__0__HSIOM_SHIFT EQU 4
Pin_B1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B1__0__MASK EQU 0x02
Pin_B1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B1__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_B1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B1__0__PORT EQU 3
Pin_B1__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_B1__0__SHIFT EQU 1
Pin_B1__DR EQU CYREG_GPIO_PRT3_DR
Pin_B1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B1__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B1__MASK EQU 0x02
Pin_B1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B1__PC EQU CYREG_GPIO_PRT3_PC
Pin_B1__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B1__PORT EQU 3
Pin_B1__PS EQU CYREG_GPIO_PRT3_PS
Pin_B1__SHIFT EQU 1

; Pin_B2
Pin_B2__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_B2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_B2__0__HSIOM_MASK EQU 0x00000F00
Pin_B2__0__HSIOM_SHIFT EQU 8
Pin_B2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B2__0__MASK EQU 0x04
Pin_B2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B2__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_B2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B2__0__PORT EQU 3
Pin_B2__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_B2__0__SHIFT EQU 2
Pin_B2__DR EQU CYREG_GPIO_PRT3_DR
Pin_B2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B2__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B2__MASK EQU 0x04
Pin_B2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B2__PC EQU CYREG_GPIO_PRT3_PC
Pin_B2__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B2__PORT EQU 3
Pin_B2__PS EQU CYREG_GPIO_PRT3_PS
Pin_B2__SHIFT EQU 2

; Pin_B3
Pin_B3__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_B3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_B3__0__HSIOM_MASK EQU 0x0000F000
Pin_B3__0__HSIOM_SHIFT EQU 12
Pin_B3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B3__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B3__0__MASK EQU 0x08
Pin_B3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B3__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_B3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B3__0__PORT EQU 3
Pin_B3__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_B3__0__SHIFT EQU 3
Pin_B3__DR EQU CYREG_GPIO_PRT3_DR
Pin_B3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_B3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_B3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_B3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B3__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_B3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_B3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_B3__MASK EQU 0x08
Pin_B3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_B3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_B3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_B3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_B3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_B3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_B3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_B3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_B3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_B3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_B3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_B3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_B3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_B3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_B3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_B3__PC EQU CYREG_GPIO_PRT3_PC
Pin_B3__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_B3__PORT EQU 3
Pin_B3__PS EQU CYREG_GPIO_PRT3_PS
Pin_B3__SHIFT EQU 3

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_1__DIV_ID EQU 0x00000045
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_3__DIV_ID EQU 0x00000044
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_3__PA_DIV_ID EQU 0x000000FF

; Pin_AIn
Pin_AIn__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_AIn__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_AIn__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_AIn__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_AIn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_AIn__0__HSIOM_MASK EQU 0x0000000F
Pin_AIn__0__HSIOM_SHIFT EQU 0
Pin_AIn__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_AIn__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_AIn__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_AIn__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_AIn__0__MASK EQU 0x01
Pin_AIn__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_AIn__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_AIn__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_AIn__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_AIn__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_AIn__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_AIn__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_AIn__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_AIn__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_AIn__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_AIn__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_AIn__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_AIn__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_AIn__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_AIn__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_AIn__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_AIn__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_AIn__0__PORT EQU 3
Pin_AIn__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_AIn__0__SHIFT EQU 0
Pin_AIn__DR EQU CYREG_GPIO_PRT3_DR
Pin_AIn__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_AIn__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_AIn__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_AIn__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_AIn__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_AIn__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_AIn__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_AIn__MASK EQU 0x01
Pin_AIn__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_AIn__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_AIn__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_AIn__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_AIn__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_AIn__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_AIn__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_AIn__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_AIn__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_AIn__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_AIn__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_AIn__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_AIn__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_AIn__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_AIn__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_AIn__PC EQU CYREG_GPIO_PRT3_PC
Pin_AIn__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_AIn__PORT EQU 3
Pin_AIn__PS EQU CYREG_GPIO_PRT3_PS
Pin_AIn__SHIFT EQU 0

; isr_100Hz
isr_100Hz__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_100Hz__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_100Hz__INTC_MASK EQU 0x02
isr_100Hz__INTC_NUMBER EQU 1
isr_100Hz__INTC_PRIOR_MASK EQU 0xC000
isr_100Hz__INTC_PRIOR_NUM EQU 3
isr_100Hz__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_100Hz__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_100Hz__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_SPI_SS
Pin_SPI_SS__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SS__0__HSIOM_MASK EQU 0x0000F000
Pin_SPI_SS__0__HSIOM_SHIFT EQU 12
Pin_SPI_SS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__MASK EQU 0x08
Pin_SPI_SS__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__OUT_SEL_SHIFT EQU 6
Pin_SPI_SS__0__OUT_SEL_VAL EQU 2
Pin_SPI_SS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__0__PORT EQU 1
Pin_SPI_SS__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__0__SHIFT EQU 3
Pin_SPI_SS__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__MASK EQU 0x08
Pin_SPI_SS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__PORT EQU 1
Pin_SPI_SS__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__SHIFT EQU 3

; Second_PWM
Second_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Second_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Second_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Second_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Second_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Second_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Second_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Second_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Second_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Second_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Second_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Second_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; ADC_SAR_Seq
ADC_SAR_Seq_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_Seq_intClock__DIV_ID EQU 0x00000043
ADC_SAR_Seq_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_SAR_Seq_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Conv_Counter
Conv_Counter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Conv_Counter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Conv_Counter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Conv_Counter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Conv_Counter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Conv_Counter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Conv_Counter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Conv_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Conv_Counter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Pin_SPI_MOSI
Pin_SPI_MOSI__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SPI_MOSI__0__HSIOM_MASK EQU 0x00F00000
Pin_SPI_MOSI__0__HSIOM_SHIFT EQU 20
Pin_SPI_MOSI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__MASK EQU 0x20
Pin_SPI_MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__OUT_SEL_SHIFT EQU 10
Pin_SPI_MOSI__0__OUT_SEL_VAL EQU 0
Pin_SPI_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__0__PORT EQU 0
Pin_SPI_MOSI__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__0__SHIFT EQU 5
Pin_SPI_MOSI__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__MASK EQU 0x20
Pin_SPI_MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__PORT EQU 0
Pin_SPI_MOSI__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__SHIFT EQU 5

; Pin_SPI_SCLK
Pin_SPI_SCLK__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SCLK__0__HSIOM_MASK EQU 0x0000000F
Pin_SPI_SCLK__0__HSIOM_SHIFT EQU 0
Pin_SPI_SCLK__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__MASK EQU 0x01
Pin_SPI_SCLK__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__OUT_SEL_SHIFT EQU 0
Pin_SPI_SCLK__0__OUT_SEL_VAL EQU 1
Pin_SPI_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__0__PORT EQU 1
Pin_SPI_SCLK__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__0__SHIFT EQU 0
Pin_SPI_SCLK__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__MASK EQU 0x01
Pin_SPI_SCLK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__PORT EQU 1
Pin_SPI_SCLK__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDR_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
