
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         00000608  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000008  00000608  00000608  0000065c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  00000610  00000610  00000664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  00000624  00000624  00000678  2**2
                  ALLOC
  4 .debug_abbrev 00000295  00000000  00000000  00000678  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000870  00000000  00000000  0000090d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000501  00000000  00000000  0000117d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001b0  00000000  00000000  00001680  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000200  00000000  00000000  00001830  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000203  00000000  00000000  00001a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000095  00000000  00000000  00001c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  00001cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000313  00000000  00000000  00001d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  0000201b  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 00000018  00000000  00000000  0000202c  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 70 	calli 28c <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 06 30 	ori gp,gp,0x630
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 06 24 	ori r1,r1,0x624
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 06 a8 	ori r3,r3,0x6a8

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:
#include "soc-hw.h"

int main(){
 208:	37 9c ff f8 	addi sp,sp,-8
 20c:	5b 8b 00 08 	sw (sp+8),r11
 210:	5b 9d 00 04 	sw (sp+4),ra
	char U=0;
	char V=0;
	uint32_t matrix[640*480];

	camera_takeP();
	char j=0;
 214:	34 0b 00 00 	mvi r11,0
	char Y=0;
	char U=0;
	char V=0;
	uint32_t matrix[640*480];

	camera_takeP();
 218:	f8 00 00 99 	calli 47c <camera_takeP>
	char j=0;
	while(j<99999999){
		uart_putchar(j);
 21c:	b9 60 08 00 	mv r1,r11
		j++;
 220:	35 6b 00 01 	addi r11,r11,1
	uint32_t matrix[640*480];

	camera_takeP();
	char j=0;
	while(j<99999999){
		uart_putchar(j);
 224:	f8 00 00 80 	calli 424 <uart_putchar>
		j++;
 228:	21 6b 00 ff 	andi r11,r11,0xff
 22c:	e3 ff ff fc 	bi 21c <main+0x14>

00000230 <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
 230:	c3 a0 00 00 	ret

00000234 <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 234:	78 01 00 00 	mvhi r1,0x0
 238:	38 21 06 a4 	ori r1,r1,0x6a4
 23c:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 240:	78 02 00 00 	mvhi r2,0x0
 244:	38 42 06 14 	ori r2,r2,0x614
 248:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 24c:	34 63 00 01 	addi r3,r3,1
 250:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 254:	34 01 00 0e 	mvi r1,14
 258:	58 41 00 00 	sw (r2+0),r1
}
 25c:	c3 a0 00 00 	ret

00000260 <prueba>:

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 260:	78 02 00 00 	mvhi r2,0x0
 264:	38 42 06 10 	ori r2,r2,0x610
	   timer0->tcr0 = 0xAA;
 268:	78 01 00 00 	mvhi r1,0x0

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 26c:	28 42 00 00 	lw r2,(r2+0)
	   timer0->tcr0 = 0xAA;
 270:	38 21 06 14 	ori r1,r1,0x614
 274:	28 21 00 00 	lw r1,(r1+0)

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 278:	34 03 00 1e 	mvi r3,30
 27c:	58 43 00 04 	sw (r2+4),r3
	   timer0->tcr0 = 0xAA;
 280:	34 02 00 aa 	mvi r2,170
 284:	58 22 00 00 	sw (r1+0),r2
	   //gpio0->ctrl=0x55;
	   //i2c0->rxtx=5;
	   //i2c0->divisor=5;

}
 288:	c3 a0 00 00 	ret

0000028c <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
 28c:	37 9c ff f0 	addi sp,sp,-16
 290:	5b 8b 00 10 	sw (sp+16),r11
 294:	5b 8c 00 0c 	sw (sp+12),r12
 298:	5b 8d 00 08 	sw (sp+8),r13
 29c:	5b 9d 00 04 	sw (sp+4),ra
 2a0:	78 0b 00 00 	mvhi r11,0x0
 2a4:	39 6b 06 24 	ori r11,r11,0x624
 2a8:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
 2ac:	35 6d 00 80 	addi r13,r11,128
 2b0:	e0 00 00 04 	bi 2c0 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 2b4:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 2b8:	45 6d 00 08 	be r11,r13,2d8 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
 2bc:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 2c0:	21 81 00 01 	andi r1,r12,0x1
 2c4:	44 20 ff fc 	be r1,r0,2b4 <irq_handler+0x28>
 2c8:	29 61 00 00 	lw r1,(r11+0)
 2cc:	35 6b 00 04 	addi r11,r11,4
 2d0:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 2d4:	5d 6d ff fa 	bne r11,r13,2bc <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
 2d8:	2b 9d 00 04 	lw ra,(sp+4)
 2dc:	2b 8b 00 10 	lw r11,(sp+16)
 2e0:	2b 8c 00 0c 	lw r12,(sp+12)
 2e4:	2b 8d 00 08 	lw r13,(sp+8)
 2e8:	37 9c 00 10 	addi sp,sp,16
 2ec:	c3 a0 00 00 	ret

000002f0 <isr_init>:

void isr_init()
{
 2f0:	78 01 00 00 	mvhi r1,0x0
 2f4:	78 02 00 00 	mvhi r2,0x0
 2f8:	38 21 06 24 	ori r1,r1,0x624
 2fc:	38 42 02 30 	ori r2,r2,0x230
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
 300:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
 304:	58 22 00 00 	sw (r1+0),r2
 308:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
 30c:	5c 23 ff fe 	bne r1,r3,304 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
 310:	c3 a0 00 00 	ret

00000314 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 314:	78 03 00 00 	mvhi r3,0x0
 318:	3c 21 00 02 	sli r1,r1,2
 31c:	38 63 06 24 	ori r3,r3,0x624
 320:	b4 61 18 00 	add r3,r3,r1
 324:	58 62 00 00 	sw (r3+0),r2
}
 328:	c3 a0 00 00 	ret

0000032c <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
 32c:	78 03 00 00 	mvhi r3,0x0
 330:	3c 21 00 02 	sli r1,r1,2
 334:	38 63 06 24 	ori r3,r3,0x624
 338:	78 02 00 00 	mvhi r2,0x0
 33c:	b4 61 18 00 	add r3,r3,r1
 340:	38 42 02 30 	ori r2,r2,0x230
 344:	58 62 00 00 	sw (r3+0),r2
}
 348:	c3 a0 00 00 	ret

0000034c <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 34c:	78 04 00 00 	mvhi r4,0x0
 350:	38 84 06 08 	ori r4,r4,0x608
 354:	28 83 00 00 	lw r3,(r4+0)
 358:	78 02 00 00 	mvhi r2,0x0
 35c:	38 42 06 14 	ori r2,r2,0x614
 360:	28 42 00 00 	lw r2,(r2+0)
 364:	88 23 08 00 	mul r1,r1,r3
 368:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 36c:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 370:	34 01 00 08 	mvi r1,8
 374:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 378:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 37c:	20 21 00 01 	andi r1,r1,0x1
 380:	44 20 ff fe 	be r1,r0,378 <msleep+0x2c>
}
 384:	c3 a0 00 00 	ret

00000388 <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 388:	78 02 00 00 	mvhi r2,0x0
 38c:	38 42 06 14 	ori r2,r2,0x614
 390:	28 42 00 00 	lw r2,(r2+0)
 394:	08 21 00 64 	muli r1,r1,100
 398:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 39c:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 3a0:	34 01 00 08 	mvi r1,8
 3a4:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 3a8:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 3ac:	20 21 00 01 	andi r1,r1,0x1
 3b0:	44 20 ff fe 	be r1,r0,3a8 <nsleep+0x20>
}
 3b4:	c3 a0 00 00 	ret

000003b8 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 3b8:	78 01 00 00 	mvhi r1,0x0
 3bc:	38 21 06 14 	ori r1,r1,0x614
 3c0:	28 23 00 00 	lw r3,(r1+0)
 3c4:	34 02 27 10 	mvi r2,10000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 3c8:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 3cc:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 3d0:	38 21 06 a4 	ori r1,r1,0x6a4

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 3d4:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 3d8:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 3dc:	78 02 00 00 	mvhi r2,0x0
 3e0:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3e4:	34 04 00 0e 	mvi r4,14
 3e8:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 3ec:	38 21 06 24 	ori r1,r1,0x624
 3f0:	38 42 02 34 	ori r2,r2,0x234
 3f4:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
 3f8:	c3 a0 00 00 	ret

000003fc <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 3fc:	c3 a0 00 00 	ret

00000400 <uart_getchar>:

char uart_getchar()
{   
 400:	78 01 00 00 	mvhi r1,0x0
 404:	38 21 06 10 	ori r1,r1,0x610
 408:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 40c:	28 41 00 00 	lw r1,(r2+0)
 410:	20 21 00 01 	andi r1,r1,0x1
 414:	44 20 ff fe 	be r1,r0,40c <uart_getchar+0xc>
	return uart0->rxtx;
 418:	28 41 00 04 	lw r1,(r2+4)
}
 41c:	20 21 00 ff 	andi r1,r1,0xff
 420:	c3 a0 00 00 	ret

00000424 <uart_putchar>:

void uart_putchar(char c)
{
 424:	78 02 00 00 	mvhi r2,0x0
 428:	38 42 06 10 	ori r2,r2,0x610
 42c:	28 43 00 00 	lw r3,(r2+0)
 430:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 434:	28 62 00 00 	lw r2,(r3+0)
 438:	20 42 00 10 	andi r2,r2,0x10
 43c:	5c 40 ff fe 	bne r2,r0,434 <uart_putchar+0x10>
	uart0->rxtx = c;
 440:	58 61 00 04 	sw (r3+4),r1
}
 444:	c3 a0 00 00 	ret

00000448 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 448:	40 24 00 00 	lbu r4,(r1+0)
 44c:	44 80 00 0b 	be r4,r0,478 <uart_putstr+0x30>
 450:	78 02 00 00 	mvhi r2,0x0
 454:	38 42 06 10 	ori r2,r2,0x610
 458:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 45c:	28 62 00 00 	lw r2,(r3+0)
 460:	20 42 00 10 	andi r2,r2,0x10
 464:	5c 40 ff fe 	bne r2,r0,45c <uart_putstr+0x14>
	uart0->rxtx = c;
 468:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 46c:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 470:	40 24 00 00 	lbu r4,(r1+0)
 474:	5c 82 ff fa 	bne r4,r2,45c <uart_putstr+0x14>
 478:	c3 a0 00 00 	ret

0000047c <camera_takeP>:
/***************************************************************************
 * Camera Functions
 */

void camera_takeP(){
	camera0->Tomar_imagen=1;
 47c:	78 01 00 00 	mvhi r1,0x0
 480:	38 21 06 1c 	ori r1,r1,0x61c
 484:	28 23 00 00 	lw r3,(r1+0)
 488:	34 01 00 01 	mvi r1,1
 48c:	30 61 00 00 	sb (r3+0),r1
	while(!(camera0->Picture_Avail))
 490:	28 61 00 04 	lw r1,(r3+4)
 494:	5c 20 00 0c 	bne r1,r0,4c4 <camera_takeP+0x48>
 498:	78 01 00 00 	mvhi r1,0x0
 49c:	38 21 06 10 	ori r1,r1,0x610
 4a0:	28 22 00 00 	lw r2,(r1+0)
		uart_putchar(camera0->Tomar_imagen1);
 4a4:	40 64 00 01 	lbu r4,(r3+1)
 4a8:	20 84 00 ff 	andi r4,r4,0xff
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 4ac:	28 41 00 00 	lw r1,(r2+0)
 4b0:	20 21 00 10 	andi r1,r1,0x10
 4b4:	5c 20 ff fe 	bne r1,r0,4ac <camera_takeP+0x30>
	uart0->rxtx = c;
 4b8:	58 44 00 04 	sw (r2+4),r4
 * Camera Functions
 */

void camera_takeP(){
	camera0->Tomar_imagen=1;
	while(!(camera0->Picture_Avail))
 4bc:	28 64 00 04 	lw r4,(r3+4)
 4c0:	44 81 ff f9 	be r4,r1,4a4 <camera_takeP+0x28>
 4c4:	c3 a0 00 00 	ret

000004c8 <camera_sendP>:
		uart_putchar(camera0->Tomar_imagen1);
}

void camera_sendP(){
	char pixel;
	int i=0;
 4c8:	78 02 00 00 	mvhi r2,0x0
 4cc:	78 01 00 00 	mvhi r1,0x0
 4d0:	38 42 06 1c 	ori r2,r2,0x61c
 4d4:	38 21 06 10 	ori r1,r1,0x610
 4d8:	28 44 00 00 	lw r4,(r2+0)
 4dc:	28 22 00 00 	lw r2,(r1+0)
	while(i<307200) /*for(i=0;i<307200;i++)*/{
 4e0:	78 01 00 00 	mvhi r1,0x0
 4e4:	38 21 06 0c 	ori r1,r1,0x60c
 4e8:	28 26 00 00 	lw r6,(r1+0)
		uart_putchar(camera0->Tomar_imagen1);
}

void camera_sendP(){
	char pixel;
	int i=0;
 4ec:	34 03 00 00 	mvi r3,0
	while(i<307200) /*for(i=0;i<307200;i++)*/{
		camera0->pIm=i;		//wb_address=camera0->pIm	// wb_dat_i=i 
 4f0:	58 83 00 08 	sw (r4+8),r3
		pixel=camera0->pIm;	//wb_address=camera0->pIm(i)	// pixel=wb_dat_o
 4f4:	28 85 00 08 	lw r5,(r4+8)
 4f8:	20 a5 00 ff 	andi r5,r5,0xff
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 4fc:	28 41 00 00 	lw r1,(r2+0)
 500:	20 21 00 10 	andi r1,r1,0x10
 504:	5c 20 ff fe 	bne r1,r0,4fc <camera_sendP+0x34>
	uart0->rxtx = c;
 508:	58 45 00 04 	sw (r2+4),r5
	while(i<307200) /*for(i=0;i<307200;i++)*/{
		camera0->pIm=i;		//wb_address=camera0->pIm	// wb_dat_i=i 
		pixel=camera0->pIm;	//wb_address=camera0->pIm(i)	// pixel=wb_dat_o
		uart_putchar(pixel);
		
		i++;
 50c:	34 63 00 01 	addi r3,r3,1
}

void camera_sendP(){
	char pixel;
	int i=0;
	while(i<307200) /*for(i=0;i<307200;i++)*/{
 510:	5c 66 ff f8 	bne r3,r6,4f0 <camera_sendP+0x28>
		pixel=camera0->pIm;	//wb_address=camera0->pIm(i)	// pixel=wb_dat_o
		uart_putchar(pixel);
		
		i++;
	}
}
 514:	c3 a0 00 00 	ret

00000518 <camera_pixel>:

char camera_pixel(int address){
	char pixel;
	camera0->pIm=address;
 518:	78 02 00 00 	mvhi r2,0x0
 51c:	38 42 06 1c 	ori r2,r2,0x61c
 520:	28 42 00 00 	lw r2,(r2+0)
 524:	58 41 00 08 	sw (r2+8),r1
	pixel=camera0->pIm;
 528:	28 41 00 08 	lw r1,(r2+8)
	return pixel;

}
 52c:	20 21 00 ff 	andi r1,r1,0xff
 530:	c3 a0 00 00 	ret

00000534 <pantalla_receiveRed>:
/***************************************************************************
 * Pantalla Functions
 */

void pantalla_receiveRed(char pixel){
	pantalla0->red=pixel;
 534:	78 02 00 00 	mvhi r2,0x0
 538:	38 42 06 18 	ori r2,r2,0x618
 53c:	28 42 00 00 	lw r2,(r2+0)

/***************************************************************************
 * Pantalla Functions
 */

void pantalla_receiveRed(char pixel){
 540:	20 21 00 ff 	andi r1,r1,0xff
	pantalla0->red=pixel;
 544:	58 41 00 00 	sw (r2+0),r1
}
 548:	c3 a0 00 00 	ret

0000054c <pantalla_receiveGreen>:

void pantalla_receiveGreen(char pixel){
	pantalla0->green=pixel;
 54c:	78 02 00 00 	mvhi r2,0x0
 550:	38 42 06 18 	ori r2,r2,0x618
 554:	28 42 00 00 	lw r2,(r2+0)

void pantalla_receiveRed(char pixel){
	pantalla0->red=pixel;
}

void pantalla_receiveGreen(char pixel){
 558:	20 21 00 ff 	andi r1,r1,0xff
	pantalla0->green=pixel;
 55c:	58 41 00 04 	sw (r2+4),r1
}
 560:	c3 a0 00 00 	ret

00000564 <pantalla_receiveBlue>:

void pantalla_receiveBlue(char pixel){
	pantalla0->blue=pixel;
 564:	78 02 00 00 	mvhi r2,0x0
 568:	38 42 06 18 	ori r2,r2,0x618
 56c:	28 42 00 00 	lw r2,(r2+0)

void pantalla_receiveGreen(char pixel){
	pantalla0->green=pixel;
}

void pantalla_receiveBlue(char pixel){
 570:	20 21 00 ff 	andi r1,r1,0xff
	pantalla0->blue=pixel;
 574:	58 41 00 08 	sw (r2+8),r1
}
 578:	c3 a0 00 00 	ret

0000057c <pantalla_wEnable>:

void pantalla_wEnable(int estado){
	pantalla0->w_enable=estado;
 57c:	78 02 00 00 	mvhi r2,0x0
 580:	38 42 06 18 	ori r2,r2,0x618
 584:	28 42 00 00 	lw r2,(r2+0)
 588:	58 41 00 0c 	sw (r2+12),r1
}
 58c:	c3 a0 00 00 	ret

00000590 <i2c_init>:
 * I2C Functions
 */


void i2c_init(uint8_t PRERlo,uint8_t PRERhi){
	i2c0->prerL = PRERlo;
 590:	78 03 00 00 	mvhi r3,0x0
 594:	38 63 06 20 	ori r3,r3,0x620
 598:	28 63 00 00 	lw r3,(r3+0)
/***************************************************************************
 * I2C Functions
 */


void i2c_init(uint8_t PRERlo,uint8_t PRERhi){
 59c:	20 21 00 ff 	andi r1,r1,0xff
 5a0:	20 42 00 ff 	andi r2,r2,0xff
	i2c0->prerL = PRERlo;
 5a4:	30 61 00 00 	sb (r3+0),r1
	i2c0->prerH = PRERhi;
 5a8:	30 62 00 01 	sb (r3+1),r2
	i2c0->ctr   = 0x80;    //Enable core	
 5ac:	34 01 ff 80 	mvi r1,-128
 5b0:	30 61 00 02 	sb (r3+2),r1

}
 5b4:	c3 a0 00 00 	ret

000005b8 <i2c_write>:

//The device slave addresses are 42 for write and 43 for read.

void i2c_write(uint8_t addr,uint8_t slvAddr,uint8_t data){ 
	i2c0->txr = addr<<1;
 5b8:	78 02 00 00 	mvhi r2,0x0
 5bc:	38 42 06 20 	ori r2,r2,0x620
 5c0:	28 42 00 00 	lw r2,(r2+0)
 5c4:	3c 21 00 01 	sli r1,r1,1
 5c8:	20 21 00 fe 	andi r1,r1,0xfe
 5cc:	30 41 00 05 	sb (r2+5),r1
	i2c0->cr   = 0x90;		//Start and write
 5d0:	34 01 ff 90 	mvi r1,-112
 5d4:	30 41 00 06 	sb (r2+6),r1
	i2c0->cr   = 0x10;		//Write
	while(!(i2c0->sr & tip)); 
	i2c0->txr = data;
	i2c0->cr   = 0x50;		//Write and stop
	while(!(i2c0->sr & tip));*/
}
 5d8:	c3 a0 00 00 	ret

000005dc <i2c_read>:

void i2c_read(uint8_t addr,uint8_t slvAddr){
 5dc:	20 21 00 ff 	andi r1,r1,0xff
	uint8_t data;
	i2c0->txr = (addr<<1)|1;
 5e0:	78 02 00 00 	mvhi r2,0x0
 5e4:	38 42 06 20 	ori r2,r2,0x620
 5e8:	3c 21 00 01 	sli r1,r1,1
 5ec:	28 42 00 00 	lw r2,(r2+0)
 5f0:	38 21 00 01 	ori r1,r1,0x1
 5f4:	20 21 00 ff 	andi r1,r1,0xff
 5f8:	30 41 00 05 	sb (r2+5),r1
	i2c0->cr   = 0x90;		//Start and write
 5fc:	34 01 ff 90 	mvi r1,-112
 600:	30 41 00 06 	sb (r2+6),r1
	data = i2c0->rxr;
	i2c0->cr   = 0x28;		//Read and stop
	while(!(i2c0->sr & tip));
	uart_putchar(data);*/

}
 604:	c3 a0 00 00 	ret
