// Seed: 2421711087
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  tri0 id_3
);
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wire id_4
);
  always @* id_0 = id_0++;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_3
  );
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  wand id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_2
  );
  wire id_8, id_9;
  assign id_7 = 1;
endmodule
