   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "main.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .section .text.osc_enable,"ax",%progbits
  27              	 .align 1
  28              	 .arch armv7-m
  29              	 .syntax unified
  30              	 .thumb
  31              	 .thumb_func
  32              	 .fpu softvfp
  34              	osc_enable:
  35              	.LFB69:
  36              	 .file 1 ".././hal/sam3u1c/inc/sam3u/osc.h"
   1:.././hal/sam3u1c/inc/sam3u/osc.h **** /**
   2:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \file
   3:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   4:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \brief Chip-specific oscillator management functions.
   5:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   6:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
   8:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  10:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  12:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam3u/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  15:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  18:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  22:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  25:.././hal/sam3u1c/inc/sam3u/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam3u/osc.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  28:.././hal/sam3u1c/inc/sam3u/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam3u/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam3u/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam3u/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam3u/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam3u/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam3u/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam3u/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam3u/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam3u/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam3u/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  40:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam3u/osc.h ****  *
  42:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  43:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  44:.././hal/sam3u1c/inc/sam3u/osc.h **** #ifndef CHIP_OSC_H_INCLUDED
  45:.././hal/sam3u1c/inc/sam3u/osc.h **** #define CHIP_OSC_H_INCLUDED
  46:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  47:.././hal/sam3u1c/inc/sam3u/osc.h **** #include "board.h"
  48:.././hal/sam3u1c/inc/sam3u/osc.h **** #include "pmc.h"
  49:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  50:.././hal/sam3u1c/inc/sam3u/osc.h **** /// @cond 0
  51:.././hal/sam3u1c/inc/sam3u/osc.h **** /**INDENT-OFF**/
  52:.././hal/sam3u1c/inc/sam3u/osc.h **** #ifdef __cplusplus
  53:.././hal/sam3u1c/inc/sam3u/osc.h **** extern "C" {
  54:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  55:.././hal/sam3u1c/inc/sam3u/osc.h **** /**INDENT-ON**/
  56:.././hal/sam3u1c/inc/sam3u/osc.h **** /// @endcond
  57:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  58:.././hal/sam3u1c/inc/sam3u/osc.h **** /*
  59:.././hal/sam3u1c/inc/sam3u/osc.h ****  * Below BOARD_XXX macros are related to the specific board, and
  60:.././hal/sam3u1c/inc/sam3u/osc.h ****  * should be defined by the board code, otherwise default value are used.
  61:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  62:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_SLCK_XTAL)
  63:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board slow clock xtal frequency has not been defined.
  64:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_SLCK_XTAL      (32768UL)
  65:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  66:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  67:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_SLCK_BYPASS)
  68:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board slow clock bypass frequency has not been defined.
  69:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_SLCK_BYPASS    (32768UL)
  70:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  71:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  72:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_MAINCK_XTAL)
  73:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock xtal frequency has not been defined.
  74:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_MAINCK_XTAL    (12000000UL)
  75:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  76:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  77:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_FREQ_MAINCK_BYPASS)
  78:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock bypass frequency has not been defined.
  79:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_FREQ_MAINCK_BYPASS  (12000000UL)
  80:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  81:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  82:.././hal/sam3u1c/inc/sam3u/osc.h **** #if !defined(BOARD_OSC_STARTUP_US)
  83:.././hal/sam3u1c/inc/sam3u/osc.h **** #  warning The board main clock xtal startup time has not been defined.
  84:.././hal/sam3u1c/inc/sam3u/osc.h **** #  define BOARD_OSC_STARTUP_US      (15625UL)
  85:.././hal/sam3u1c/inc/sam3u/osc.h **** #endif
  86:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  87:.././hal/sam3u1c/inc/sam3u/osc.h **** /**
  88:.././hal/sam3u1c/inc/sam3u/osc.h ****  * \weakgroup osc_group
  89:.././hal/sam3u1c/inc/sam3u/osc.h ****  * @{
  90:.././hal/sam3u1c/inc/sam3u/osc.h ****  */
  91:.././hal/sam3u1c/inc/sam3u/osc.h **** 
  92:.././hal/sam3u1c/inc/sam3u/osc.h **** //! \name Oscillator identifiers
  93:.././hal/sam3u1c/inc/sam3u/osc.h **** //@{
  94:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_RC             0    //!< Internal 32kHz RC oscillator.
  95:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_XTAL           1    //!< External 32kHz crystal oscillator.
  96:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_BYPASS         2    //!< External 32kHz bypass oscillator.
  97:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_4M_RC            3    //!< Internal 4MHz RC oscillator.
  98:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_8M_RC            4    //!< Internal 8MHz RC oscillator.
  99:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_12M_RC           5    //!< Internal 12MHz RC oscillator.
 100:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_XTAL             6    //!< External crystal oscillator.
 101:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_BYPASS           7    //!< External bypass oscillator.
 102:.././hal/sam3u1c/inc/sam3u/osc.h **** //@}
 103:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 104:.././hal/sam3u1c/inc/sam3u/osc.h **** //! \name Oscillator clock speed in hertz
 105:.././hal/sam3u1c/inc/sam3u/osc.h **** //@{
 106:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_RC_HZ          CHIP_FREQ_SLCK_RC               //!< Internal 32kHz RC oscillat
 107:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_XTAL_HZ        BOARD_FREQ_SLCK_XTAL            //!< External 32kHz crystal osc
 108:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_SLCK_32K_BYPASS_HZ      BOARD_FREQ_SLCK_BYPASS          //!< External 32kHz bypass osci
 109:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_4M_RC_HZ         CHIP_FREQ_MAINCK_RC_4MHZ        //!< Internal 4MHz RC oscillato
 110:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_8M_RC_HZ         CHIP_FREQ_MAINCK_RC_8MHZ        //!< Internal 8MHz RC oscillato
 111:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_12M_RC_HZ        CHIP_FREQ_MAINCK_RC_12MHZ       //!< Internal 12MHz RC oscillat
 112:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillato
 113:.././hal/sam3u1c/inc/sam3u/osc.h **** #define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator
 114:.././hal/sam3u1c/inc/sam3u/osc.h **** //@}
 115:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 116:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline void osc_enable(uint32_t ul_id)
 117:.././hal/sam3u1c/inc/sam3u/osc.h **** {
  37              	 .loc 1 117 1
  38              	 .cfi_startproc
  39              	 
  40              	 
  41 0000 80B5     	 push {r7,lr}
  42              	.LCFI0:
  43              	 .cfi_def_cfa_offset 8
  44              	 .cfi_offset 7,-8
  45              	 .cfi_offset 14,-4
  46 0002 82B0     	 sub sp,sp,#8
  47              	.LCFI1:
  48              	 .cfi_def_cfa_offset 16
  49 0004 00AF     	 add r7,sp,#0
  50              	.LCFI2:
  51              	 .cfi_def_cfa_register 7
  52 0006 7860     	 str r0,[r7,#4]
  53 0008 7B68     	 ldr r3,[r7,#4]
  54 000a 072B     	 cmp r3,#7
  55 000c 2ED8     	 bhi .L12
  56 000e 01A2     	 adr r2,.L4
  57 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
  58              	 .p2align 2
  59              	.L4:
  60 0014 6B000000 	 .word .L13+1
  61 0018 35000000 	 .word .L10+1
  62 001c 3D000000 	 .word .L9+1
  63 0020 45000000 	 .word .L8+1
  64 0024 4D000000 	 .word .L7+1
  65 0028 55000000 	 .word .L6+1
  66 002c 5D000000 	 .word .L5+1
  67 0030 65000000 	 .word .L3+1
  68              	 .p2align 1
  69              	.L10:
 118:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 119:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 120:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 121:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 122:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 123:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  70              	 .loc 1 123 3
  71 0034 0020     	 movs r0,#0
  72 0036 0F4B     	 ldr r3,.L14
  73 0038 9847     	 blx r3
  74              	.LVL0:
 124:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  75              	 .loc 1 124 3
  76 003a 17E0     	 b .L2
  77              	.L9:
 125:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 126:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 127:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  78              	 .loc 1 127 3
  79 003c 0120     	 movs r0,#1
  80 003e 0D4B     	 ldr r3,.L14
  81 0040 9847     	 blx r3
  82              	.LVL1:
 128:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  83              	 .loc 1 128 3
  84 0042 13E0     	 b .L2
  85              	.L8:
 129:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 130:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 131:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 132:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  86              	 .loc 1 132 3
  87 0044 0020     	 movs r0,#0
  88 0046 0C4B     	 ldr r3,.L14+4
  89 0048 9847     	 blx r3
  90              	.LVL2:
 133:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  91              	 .loc 1 133 3
  92 004a 0FE0     	 b .L2
  93              	.L7:
 134:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 135:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 136:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  94              	 .loc 1 136 3
  95 004c 1020     	 movs r0,#16
  96 004e 0A4B     	 ldr r3,.L14+4
  97 0050 9847     	 blx r3
  98              	.LVL3:
 137:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
  99              	 .loc 1 137 3
 100 0052 0BE0     	 b .L2
 101              	.L6:
 138:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 139:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 140:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
 102              	 .loc 1 140 3
 103 0054 2020     	 movs r0,#32
 104 0056 084B     	 ldr r3,.L14+4
 105 0058 9847     	 blx r3
 106              	.LVL4:
 141:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 107              	 .loc 1 141 3
 108 005a 07E0     	 b .L2
 109              	.L5:
 142:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 143:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 144:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 145:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
 110              	 .loc 1 145 3
 111 005c 3E20     	 movs r0,#62
 112 005e 074B     	 ldr r3,.L14+8
 113 0060 9847     	 blx r3
 114              	.LVL5:
 146:.././hal/sam3u1c/inc/sam3u/osc.h **** 				BOARD_OSC_STARTUP_US, OSC_SLCK_32K_RC_HZ));
 147:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 115              	 .loc 1 147 3
 116 0062 03E0     	 b .L2
 117              	.L3:
 148:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 149:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 150:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_bypass_main_xtal();
 118              	 .loc 1 150 3
 119 0064 064B     	 ldr r3,.L14+12
 120 0066 9847     	 blx r3
 121              	.LVL6:
 151:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 122              	 .loc 1 151 3
 123 0068 00E0     	 b .L2
 124              	.L13:
 120:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 125              	 .loc 1 120 3
 126 006a 00BF     	 nop
 127              	.L2:
 128              	.L12:
 152:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 153:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 129              	 .loc 1 153 1
 130 006c 00BF     	 nop
 131 006e 0837     	 adds r7,r7,#8
 132              	.LCFI3:
 133              	 .cfi_def_cfa_offset 8
 134 0070 BD46     	 mov sp,r7
 135              	.LCFI4:
 136              	 .cfi_def_cfa_register 13
 137              	 
 138 0072 80BD     	 pop {r7,pc}
 139              	.L15:
 140              	 .align 2
 141              	.L14:
 142 0074 00000000 	 .word pmc_switch_sclk_to_32kxtal
 143 0078 00000000 	 .word pmc_osc_enable_fastrc
 144 007c 00000000 	 .word pmc_osc_enable_main_xtal
 145 0080 00000000 	 .word pmc_osc_bypass_main_xtal
 146              	 .cfi_endproc
 147              	.LFE69:
 149              	 .section .text.osc_is_ready,"ax",%progbits
 150              	 .align 1
 151              	 .syntax unified
 152              	 .thumb
 153              	 .thumb_func
 154              	 .fpu softvfp
 156              	osc_is_ready:
 157              	.LFB71:
 154:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 155:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline void osc_disable(uint32_t ul_id)
 156:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 157:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 158:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 159:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 160:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 161:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 162:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 163:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 164:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 165:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 166:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_fastrc();
 167:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 168:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 169:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 170:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_xtal(PMC_OSC_XTAL);
 171:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 172:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 173:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 174:.././hal/sam3u1c/inc/sam3u/osc.h **** 		pmc_osc_disable_xtal(PMC_OSC_BYPASS);
 175:.././hal/sam3u1c/inc/sam3u/osc.h **** 		break;
 176:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 177:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 178:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 179:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline bool osc_is_ready(uint32_t ul_id)
 180:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 158              	 .loc 1 180 1
 159              	 .cfi_startproc
 160              	 
 161              	 
 162 0000 80B5     	 push {r7,lr}
 163              	.LCFI5:
 164              	 .cfi_def_cfa_offset 8
 165              	 .cfi_offset 7,-8
 166              	 .cfi_offset 14,-4
 167 0002 82B0     	 sub sp,sp,#8
 168              	.LCFI6:
 169              	 .cfi_def_cfa_offset 16
 170 0004 00AF     	 add r7,sp,#0
 171              	.LCFI7:
 172              	 .cfi_def_cfa_register 7
 173 0006 7860     	 str r0,[r7,#4]
 174 0008 7B68     	 ldr r3,[r7,#4]
 175 000a 072B     	 cmp r3,#7
 176 000c 2FD8     	 bhi .L17
 177 000e 01A2     	 adr r2,.L19
 178 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 179              	 .p2align 2
 180              	.L19:
 181 0014 35000000 	 .word .L22+1
 182 0018 39000000 	 .word .L21+1
 183 001c 39000000 	 .word .L21+1
 184 0020 4B000000 	 .word .L20+1
 185 0024 4B000000 	 .word .L20+1
 186 0028 4B000000 	 .word .L20+1
 187 002c 5D000000 	 .word .L18+1
 188 0030 5D000000 	 .word .L18+1
 189              	 .p2align 1
 190              	.L22:
 181:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 182:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 183:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return 1;
 191              	 .loc 1 183 10
 192 0034 0123     	 movs r3,#1
 193 0036 1BE0     	 b .L23
 194              	.L21:
 184:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 185:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 186:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 187:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_32kxtal();
 195              	 .loc 1 187 10
 196 0038 0F4B     	 ldr r3,.L24
 197 003a 9847     	 blx r3
 198              	.LVL7:
 199 003c 0346     	 mov r3,r0
 200 003e 002B     	 cmp r3,#0
 201 0040 14BF     	 ite ne
 202 0042 0123     	 movne r3,#1
 203 0044 0023     	 moveq r3,#0
 204 0046 DBB2     	 uxtb r3,r3
 205 0048 12E0     	 b .L23
 206              	.L20:
 188:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 189:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 190:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 191:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 192:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_fastrc();
 207              	 .loc 1 192 10
 208 004a 0C4B     	 ldr r3,.L24+4
 209 004c 9847     	 blx r3
 210              	.LVL8:
 211 004e 0346     	 mov r3,r0
 212 0050 002B     	 cmp r3,#0
 213 0052 14BF     	 ite ne
 214 0054 0123     	 movne r3,#1
 215 0056 0023     	 moveq r3,#0
 216 0058 DBB2     	 uxtb r3,r3
 217 005a 09E0     	 b .L23
 218              	.L18:
 193:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 194:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 195:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 196:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return pmc_osc_is_ready_main_xtal();
 219              	 .loc 1 196 10
 220 005c 084B     	 ldr r3,.L24+8
 221 005e 9847     	 blx r3
 222              	.LVL9:
 223 0060 0346     	 mov r3,r0
 224 0062 002B     	 cmp r3,#0
 225 0064 14BF     	 ite ne
 226 0066 0123     	 movne r3,#1
 227 0068 0023     	 moveq r3,#0
 228 006a DBB2     	 uxtb r3,r3
 229 006c 00E0     	 b .L23
 230              	.L17:
 197:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 198:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 199:.././hal/sam3u1c/inc/sam3u/osc.h **** 	return 0;
 231              	 .loc 1 199 9
 232 006e 0023     	 movs r3,#0
 233              	.L23:
 200:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 234              	 .loc 1 200 1
 235 0070 1846     	 mov r0,r3
 236 0072 0837     	 adds r7,r7,#8
 237              	.LCFI8:
 238              	 .cfi_def_cfa_offset 8
 239 0074 BD46     	 mov sp,r7
 240              	.LCFI9:
 241              	 .cfi_def_cfa_register 13
 242              	 
 243 0076 80BD     	 pop {r7,pc}
 244              	.L25:
 245              	 .align 2
 246              	.L24:
 247 0078 00000000 	 .word pmc_osc_is_ready_32kxtal
 248 007c 00000000 	 .word pmc_osc_is_ready_fastrc
 249 0080 00000000 	 .word pmc_osc_is_ready_main_xtal
 250              	 .cfi_endproc
 251              	.LFE71:
 253              	 .section .text.osc_get_rate,"ax",%progbits
 254              	 .align 1
 255              	 .syntax unified
 256              	 .thumb
 257              	 .thumb_func
 258              	 .fpu softvfp
 260              	osc_get_rate:
 261              	.LFB72:
 201:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 202:.././hal/sam3u1c/inc/sam3u/osc.h **** static inline uint32_t osc_get_rate(uint32_t ul_id)
 203:.././hal/sam3u1c/inc/sam3u/osc.h **** {
 262              	 .loc 1 203 1
 263              	 .cfi_startproc
 264              	 
 265              	 
 266              	 
 267 0000 80B4     	 push {r7}
 268              	.LCFI10:
 269              	 .cfi_def_cfa_offset 4
 270              	 .cfi_offset 7,-4
 271 0002 83B0     	 sub sp,sp,#12
 272              	.LCFI11:
 273              	 .cfi_def_cfa_offset 16
 274 0004 00AF     	 add r7,sp,#0
 275              	.LCFI12:
 276              	 .cfi_def_cfa_register 7
 277 0006 7860     	 str r0,[r7,#4]
 278 0008 7B68     	 ldr r3,[r7,#4]
 279 000a 072B     	 cmp r3,#7
 280 000c 23D8     	 bhi .L27
 281 000e 01A2     	 adr r2,.L29
 282 0010 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 283              	 .p2align 2
 284              	.L29:
 285 0014 35000000 	 .word .L36+1
 286 0018 3B000000 	 .word .L35+1
 287 001c 3F000000 	 .word .L34+1
 288 0020 43000000 	 .word .L33+1
 289 0024 47000000 	 .word .L32+1
 290 0028 4B000000 	 .word .L31+1
 291 002c 4F000000 	 .word .L30+1
 292 0030 53000000 	 .word .L28+1
 293              	 .p2align 1
 294              	.L36:
 204:.././hal/sam3u1c/inc/sam3u/osc.h **** 	switch (ul_id) {
 205:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_RC:
 206:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_SLCK_32K_RC_HZ;
 295              	 .loc 1 206 10
 296 0034 4FF4FA43 	 mov r3,#32000
 297 0038 0EE0     	 b .L37
 298              	.L35:
 207:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 208:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_XTAL:
 209:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_SLCK_XTAL;
 299              	 .loc 1 209 10
 300 003a 0023     	 movs r3,#0
 301 003c 0CE0     	 b .L37
 302              	.L34:
 210:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 211:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_SLCK_32K_BYPASS:
 212:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_SLCK_BYPASS;
 303              	 .loc 1 212 10
 304 003e 0023     	 movs r3,#0
 305 0040 0AE0     	 b .L37
 306              	.L33:
 213:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 214:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_4M_RC:
 215:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_4M_RC_HZ;
 307              	 .loc 1 215 10
 308 0042 084B     	 ldr r3,.L38
 309 0044 08E0     	 b .L37
 310              	.L32:
 216:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 217:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_8M_RC:
 218:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_8M_RC_HZ;
 311              	 .loc 1 218 10
 312 0046 084B     	 ldr r3,.L38+4
 313 0048 06E0     	 b .L37
 314              	.L31:
 219:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 220:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_12M_RC:
 221:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return OSC_MAINCK_12M_RC_HZ;
 315              	 .loc 1 221 10
 316 004a 084B     	 ldr r3,.L38+8
 317 004c 04E0     	 b .L37
 318              	.L30:
 222:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 223:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_XTAL:
 224:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_MAINCK_XTAL;
 319              	 .loc 1 224 10
 320 004e 074B     	 ldr r3,.L38+8
 321 0050 02E0     	 b .L37
 322              	.L28:
 225:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 226:.././hal/sam3u1c/inc/sam3u/osc.h **** 	case OSC_MAINCK_BYPASS:
 227:.././hal/sam3u1c/inc/sam3u/osc.h **** 		return BOARD_FREQ_MAINCK_BYPASS;
 323              	 .loc 1 227 10
 324 0052 064B     	 ldr r3,.L38+8
 325 0054 00E0     	 b .L37
 326              	.L27:
 228:.././hal/sam3u1c/inc/sam3u/osc.h **** 	}
 229:.././hal/sam3u1c/inc/sam3u/osc.h **** 
 230:.././hal/sam3u1c/inc/sam3u/osc.h **** 	return 0;
 327              	 .loc 1 230 9
 328 0056 0023     	 movs r3,#0
 329              	.L37:
 231:.././hal/sam3u1c/inc/sam3u/osc.h **** }
 330              	 .loc 1 231 1
 331 0058 1846     	 mov r0,r3
 332 005a 0C37     	 adds r7,r7,#12
 333              	.LCFI13:
 334              	 .cfi_def_cfa_offset 4
 335 005c BD46     	 mov sp,r7
 336              	.LCFI14:
 337              	 .cfi_def_cfa_register 13
 338              	 
 339 005e 80BC     	 pop {r7}
 340              	.LCFI15:
 341              	 .cfi_restore 7
 342              	 .cfi_def_cfa_offset 0
 343 0060 7047     	 bx lr
 344              	.L39:
 345 0062 00BF     	 .align 2
 346              	.L38:
 347 0064 00093D00 	 .word 4000000
 348 0068 00127A00 	 .word 8000000
 349 006c 001BB700 	 .word 12000000
 350              	 .cfi_endproc
 351              	.LFE72:
 353              	 .section .text.osc_wait_ready,"ax",%progbits
 354              	 .align 1
 355              	 .syntax unified
 356              	 .thumb
 357              	 .thumb_func
 358              	 .fpu softvfp
 360              	osc_wait_ready:
 361              	.LFB73:
 362              	 .file 2 ".././hal/sam3u1c/inc/osc.h"
   1:.././hal/sam3u1c/inc/osc.h **** /**
   2:.././hal/sam3u1c/inc/osc.h ****  * \file
   3:.././hal/sam3u1c/inc/osc.h ****  *
   4:.././hal/sam3u1c/inc/osc.h ****  * \brief Oscillator management
   5:.././hal/sam3u1c/inc/osc.h ****  *
   6:.././hal/sam3u1c/inc/osc.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/osc.h ****  *
   8:.././hal/sam3u1c/inc/osc.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/osc.h ****  *
  10:.././hal/sam3u1c/inc/osc.h ****  * \page License
  11:.././hal/sam3u1c/inc/osc.h ****  *
  12:.././hal/sam3u1c/inc/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/osc.h ****  *
  15:.././hal/sam3u1c/inc/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/osc.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/osc.h ****  *
  18:.././hal/sam3u1c/inc/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/osc.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/osc.h ****  *
  22:.././hal/sam3u1c/inc/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/osc.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/osc.h ****  *
  25:.././hal/sam3u1c/inc/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/osc.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/osc.h ****  *
  28:.././hal/sam3u1c/inc/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/osc.h ****  *
  40:.././hal/sam3u1c/inc/osc.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/osc.h ****  *
  42:.././hal/sam3u1c/inc/osc.h ****  */
  43:.././hal/sam3u1c/inc/osc.h **** #ifndef OSC_H_INCLUDED
  44:.././hal/sam3u1c/inc/osc.h **** #define OSC_H_INCLUDED
  45:.././hal/sam3u1c/inc/osc.h **** 
  46:.././hal/sam3u1c/inc/osc.h **** #include "parts.h"
  47:.././hal/sam3u1c/inc/osc.h **** #include "conf_clock.h"
  48:.././hal/sam3u1c/inc/osc.h **** 
  49:.././hal/sam3u1c/inc/osc.h **** #if SAM3S
  50:.././hal/sam3u1c/inc/osc.h **** # include "sam3s/osc.h"
  51:.././hal/sam3u1c/inc/osc.h **** #elif SAM3XA
  52:.././hal/sam3u1c/inc/osc.h **** # include "sam3x/osc.h"
  53:.././hal/sam3u1c/inc/osc.h **** #elif SAM3U
  54:.././hal/sam3u1c/inc/osc.h **** # include "sam3u/osc.h"
  55:.././hal/sam3u1c/inc/osc.h **** #elif SAM3N
  56:.././hal/sam3u1c/inc/osc.h **** # include "sam3n/osc.h"
  57:.././hal/sam3u1c/inc/osc.h **** #elif SAM4S
  58:.././hal/sam3u1c/inc/osc.h **** # include "sam4s/osc.h"
  59:.././hal/sam3u1c/inc/osc.h **** #elif SAM4E
  60:.././hal/sam3u1c/inc/osc.h **** # include "sam4e/osc.h"
  61:.././hal/sam3u1c/inc/osc.h **** #elif SAM4C
  62:.././hal/sam3u1c/inc/osc.h **** # include "sam4c/osc.h"
  63:.././hal/sam3u1c/inc/osc.h **** #elif SAM4CM
  64:.././hal/sam3u1c/inc/osc.h **** # include "sam4cm/osc.h"
  65:.././hal/sam3u1c/inc/osc.h **** #elif SAM4CP
  66:.././hal/sam3u1c/inc/osc.h **** # include "sam4cp/osc.h"
  67:.././hal/sam3u1c/inc/osc.h **** #elif SAM4L
  68:.././hal/sam3u1c/inc/osc.h **** # include "sam4l/osc.h"
  69:.././hal/sam3u1c/inc/osc.h **** #elif SAM4N
  70:.././hal/sam3u1c/inc/osc.h **** # include "sam4n/osc.h"
  71:.././hal/sam3u1c/inc/osc.h **** #elif SAMG
  72:.././hal/sam3u1c/inc/osc.h **** # include "samg/osc.h"
  73:.././hal/sam3u1c/inc/osc.h **** #elif (UC3A0 || UC3A1)
  74:.././hal/sam3u1c/inc/osc.h **** # include "uc3a0_a1/osc.h"
  75:.././hal/sam3u1c/inc/osc.h **** #elif UC3A3
  76:.././hal/sam3u1c/inc/osc.h **** # include "uc3a3_a4/osc.h"
  77:.././hal/sam3u1c/inc/osc.h **** #elif UC3B
  78:.././hal/sam3u1c/inc/osc.h **** # include "uc3b0_b1/osc.h"
  79:.././hal/sam3u1c/inc/osc.h **** #elif UC3C
  80:.././hal/sam3u1c/inc/osc.h **** # include "uc3c/osc.h"
  81:.././hal/sam3u1c/inc/osc.h **** #elif UC3D
  82:.././hal/sam3u1c/inc/osc.h **** # include "uc3d/osc.h"
  83:.././hal/sam3u1c/inc/osc.h **** #elif UC3L
  84:.././hal/sam3u1c/inc/osc.h **** # include "uc3l/osc.h"
  85:.././hal/sam3u1c/inc/osc.h **** #elif XMEGA
  86:.././hal/sam3u1c/inc/osc.h **** # include "xmega/osc.h"
  87:.././hal/sam3u1c/inc/osc.h **** #else
  88:.././hal/sam3u1c/inc/osc.h **** # error Unsupported chip type
  89:.././hal/sam3u1c/inc/osc.h **** #endif
  90:.././hal/sam3u1c/inc/osc.h **** 
  91:.././hal/sam3u1c/inc/osc.h **** /**
  92:.././hal/sam3u1c/inc/osc.h ****  * \ingroup clk_group
  93:.././hal/sam3u1c/inc/osc.h ****  * \defgroup osc_group Oscillator Management
  94:.././hal/sam3u1c/inc/osc.h ****  *
  95:.././hal/sam3u1c/inc/osc.h ****  * This group contains functions and definitions related to configuring
  96:.././hal/sam3u1c/inc/osc.h ****  * and enabling/disabling on-chip oscillators. Internal RC-oscillators,
  97:.././hal/sam3u1c/inc/osc.h ****  * external crystal oscillators and external clock generators are
  98:.././hal/sam3u1c/inc/osc.h ****  * supported by this module. What all of these have in common is that
  99:.././hal/sam3u1c/inc/osc.h ****  * they swing at a fixed, nominal frequency which is normally not
 100:.././hal/sam3u1c/inc/osc.h ****  * adjustable.
 101:.././hal/sam3u1c/inc/osc.h ****  *
 102:.././hal/sam3u1c/inc/osc.h ****  * \par Example: Enabling an oscillator
 103:.././hal/sam3u1c/inc/osc.h ****  *
 104:.././hal/sam3u1c/inc/osc.h ****  * The following example demonstrates how to enable the external
 105:.././hal/sam3u1c/inc/osc.h ****  * oscillator on XMEGA A and wait for it to be ready to use. The
 106:.././hal/sam3u1c/inc/osc.h ****  * oscillator identifiers are platform-specific, so while the same
 107:.././hal/sam3u1c/inc/osc.h ****  * procedure is used on all platforms, the parameter to osc_enable()
 108:.././hal/sam3u1c/inc/osc.h ****  * will be different from device to device.
 109:.././hal/sam3u1c/inc/osc.h ****  * \code
 110:.././hal/sam3u1c/inc/osc.h **** 	osc_enable(OSC_ID_XOSC);
 111:.././hal/sam3u1c/inc/osc.h **** 	osc_wait_ready(OSC_ID_XOSC); \endcode
 112:.././hal/sam3u1c/inc/osc.h ****  *
 113:.././hal/sam3u1c/inc/osc.h ****  * \section osc_group_board Board-specific Definitions
 114:.././hal/sam3u1c/inc/osc.h ****  * If external oscillators are used, the board code must provide the
 115:.././hal/sam3u1c/inc/osc.h ****  * following definitions for each of those:
 116:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_HZ: The nominal frequency of the oscillator.
 117:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_STARTUP_US: The startup time of the
 118:.././hal/sam3u1c/inc/osc.h ****  *     oscillator in microseconds.
 119:.././hal/sam3u1c/inc/osc.h ****  *   - \b BOARD_<osc name>_TYPE: The type of oscillator connected, i.e.
 120:.././hal/sam3u1c/inc/osc.h ****  *     whether it's a crystal or external clock, and sometimes what kind
 121:.././hal/sam3u1c/inc/osc.h ****  *     of crystal it is. The meaning of this value is platform-specific.
 122:.././hal/sam3u1c/inc/osc.h ****  *
 123:.././hal/sam3u1c/inc/osc.h ****  * @{
 124:.././hal/sam3u1c/inc/osc.h ****  */
 125:.././hal/sam3u1c/inc/osc.h **** 
 126:.././hal/sam3u1c/inc/osc.h **** //! \name Oscillator Management
 127:.././hal/sam3u1c/inc/osc.h **** //@{
 128:.././hal/sam3u1c/inc/osc.h **** /**
 129:.././hal/sam3u1c/inc/osc.h ****  * \fn void osc_enable(uint8_t id)
 130:.././hal/sam3u1c/inc/osc.h ****  * \brief Enable oscillator \a id
 131:.././hal/sam3u1c/inc/osc.h ****  *
 132:.././hal/sam3u1c/inc/osc.h ****  * The startup time and mode value is automatically determined based on
 133:.././hal/sam3u1c/inc/osc.h ****  * definitions in the board code.
 134:.././hal/sam3u1c/inc/osc.h ****  */
 135:.././hal/sam3u1c/inc/osc.h **** /**
 136:.././hal/sam3u1c/inc/osc.h ****  * \fn void osc_disable(uint8_t id)
 137:.././hal/sam3u1c/inc/osc.h ****  * \brief Disable oscillator \a id
 138:.././hal/sam3u1c/inc/osc.h ****  */
 139:.././hal/sam3u1c/inc/osc.h **** /**
 140:.././hal/sam3u1c/inc/osc.h ****  * \fn osc_is_ready(uint8_t id)
 141:.././hal/sam3u1c/inc/osc.h ****  * \brief Determine whether oscillator \a id is ready.
 142:.././hal/sam3u1c/inc/osc.h ****  * \retval true Oscillator \a id is running and ready to use as a clock
 143:.././hal/sam3u1c/inc/osc.h ****  * source.
 144:.././hal/sam3u1c/inc/osc.h ****  * \retval false Oscillator \a id is not running.
 145:.././hal/sam3u1c/inc/osc.h ****  */
 146:.././hal/sam3u1c/inc/osc.h **** /**
 147:.././hal/sam3u1c/inc/osc.h ****  * \fn uint32_t osc_get_rate(uint8_t id)
 148:.././hal/sam3u1c/inc/osc.h ****  * \brief Return the frequency of oscillator \a id in Hz
 149:.././hal/sam3u1c/inc/osc.h ****  */
 150:.././hal/sam3u1c/inc/osc.h **** 
 151:.././hal/sam3u1c/inc/osc.h **** #ifndef __ASSEMBLY__
 152:.././hal/sam3u1c/inc/osc.h **** 
 153:.././hal/sam3u1c/inc/osc.h **** /**
 154:.././hal/sam3u1c/inc/osc.h ****  * \brief Wait until the oscillator identified by \a id is ready
 155:.././hal/sam3u1c/inc/osc.h ****  *
 156:.././hal/sam3u1c/inc/osc.h ****  * This function will busy-wait for the oscillator identified by \a id
 157:.././hal/sam3u1c/inc/osc.h ****  * to become stable and ready to use as a clock source.
 158:.././hal/sam3u1c/inc/osc.h ****  *
 159:.././hal/sam3u1c/inc/osc.h ****  * \param id A number identifying the oscillator to wait for.
 160:.././hal/sam3u1c/inc/osc.h ****  */
 161:.././hal/sam3u1c/inc/osc.h **** static inline void osc_wait_ready(uint8_t id)
 162:.././hal/sam3u1c/inc/osc.h **** {
 363              	 .loc 2 162 1
 364              	 .cfi_startproc
 365              	 
 366              	 
 367 0000 80B5     	 push {r7,lr}
 368              	.LCFI16:
 369              	 .cfi_def_cfa_offset 8
 370              	 .cfi_offset 7,-8
 371              	 .cfi_offset 14,-4
 372 0002 82B0     	 sub sp,sp,#8
 373              	.LCFI17:
 374              	 .cfi_def_cfa_offset 16
 375 0004 00AF     	 add r7,sp,#0
 376              	.LCFI18:
 377              	 .cfi_def_cfa_register 7
 378 0006 0346     	 mov r3,r0
 379 0008 FB71     	 strb r3,[r7,#7]
 163:.././hal/sam3u1c/inc/osc.h **** 	while (!osc_is_ready(id)) {
 380              	 .loc 2 163 8
 381 000a 00BF     	 nop
 382              	.L41:
 383              	 .loc 2 163 10 discriminator 1
 384 000c FB79     	 ldrb r3,[r7,#7]
 385 000e 1846     	 mov r0,r3
 386 0010 064B     	 ldr r3,.L42
 387 0012 9847     	 blx r3
 388              	.LVL10:
 389 0014 0346     	 mov r3,r0
 390              	 .loc 2 163 9 discriminator 1
 391 0016 83F00103 	 eor r3,r3,#1
 392 001a DBB2     	 uxtb r3,r3
 393              	 .loc 2 163 8 discriminator 1
 394 001c 002B     	 cmp r3,#0
 395 001e F5D1     	 bne .L41
 164:.././hal/sam3u1c/inc/osc.h **** 		/* Do nothing */
 165:.././hal/sam3u1c/inc/osc.h **** 	}
 166:.././hal/sam3u1c/inc/osc.h **** }
 396              	 .loc 2 166 1
 397 0020 00BF     	 nop
 398 0022 00BF     	 nop
 399 0024 0837     	 adds r7,r7,#8
 400              	.LCFI19:
 401              	 .cfi_def_cfa_offset 8
 402 0026 BD46     	 mov sp,r7
 403              	.LCFI20:
 404              	 .cfi_def_cfa_register 13
 405              	 
 406 0028 80BD     	 pop {r7,pc}
 407              	.L43:
 408 002a 00BF     	 .align 2
 409              	.L42:
 410 002c 00000000 	 .word osc_is_ready
 411              	 .cfi_endproc
 412              	.LFE73:
 414              	 .section .text.pll_config_init,"ax",%progbits
 415              	 .align 1
 416              	 .syntax unified
 417              	 .thumb
 418              	 .thumb_func
 419              	 .fpu softvfp
 421              	pll_config_init:
 422              	.LFB74:
 423              	 .file 3 ".././hal/sam3u1c/inc/sam3u/pll.h"
   1:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
   2:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \file
   3:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   4:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \brief Chip-specific PLL definitions.
   5:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   6:.././hal/sam3u1c/inc/sam3u/pll.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
   8:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  10:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  12:.././hal/sam3u1c/inc/sam3u/pll.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam3u/pll.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  15:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  18:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  22:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  25:.././hal/sam3u1c/inc/sam3u/pll.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam3u/pll.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  28:.././hal/sam3u1c/inc/sam3u/pll.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam3u/pll.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam3u/pll.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam3u/pll.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam3u/pll.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam3u/pll.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam3u/pll.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam3u/pll.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam3u/pll.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam3u/pll.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam3u/pll.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  40:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam3u/pll.h ****  *
  42:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
  43:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  44:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifndef CHIP_PLL_H_INCLUDED
  45:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CHIP_PLL_H_INCLUDED
  46:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  47:.././hal/sam3u1c/inc/sam3u/pll.h **** #include <osc.h>
  48:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  49:.././hal/sam3u1c/inc/sam3u/pll.h **** /// @cond 0
  50:.././hal/sam3u1c/inc/sam3u/pll.h **** /**INDENT-OFF**/
  51:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef __cplusplus
  52:.././hal/sam3u1c/inc/sam3u/pll.h **** extern "C" {
  53:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
  54:.././hal/sam3u1c/inc/sam3u/pll.h **** /**INDENT-ON**/
  55:.././hal/sam3u1c/inc/sam3u/pll.h **** /// @endcond
  56:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  57:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
  58:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \weakgroup pll_group
  59:.././hal/sam3u1c/inc/sam3u/pll.h ****  * @{
  60:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
  61:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  62:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_OUTPUT_MIN_HZ   96000000
  63:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_OUTPUT_MAX_HZ   192000000
  64:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  65:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_INPUT_MIN_HZ    8000000
  66:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_INPUT_MAX_HZ    16000000
  67:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  68:.././hal/sam3u1c/inc/sam3u/pll.h **** #define NR_PLLS             2
  69:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLLA_ID             0
  70:.././hal/sam3u1c/inc/sam3u/pll.h **** #define UPLL_ID             1   //!< USB UTMI PLL.
  71:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  72:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_UPLL_HZ         480000000
  73:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  74:.././hal/sam3u1c/inc/sam3u/pll.h **** #define PLL_COUNT           0x3fU
  75:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  76:.././hal/sam3u1c/inc/sam3u/pll.h **** enum pll_source {
  77:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_4M_RC  = OSC_MAINCK_4M_RC,     //!< Internal 4MHz RC oscillator.
  78:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_8M_RC  = OSC_MAINCK_8M_RC,     //!< Internal 8MHz RC oscillator.
  79:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_12M_RC = OSC_MAINCK_12M_RC,    //!< Internal 12MHz RC oscillator.
  80:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_XTAL   = OSC_MAINCK_XTAL,      //!< External crystal oscillator.
  81:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_SRC_MAINCK_BYPASS = OSC_MAINCK_BYPASS,    //!< External bypass oscillator.
  82:.././hal/sam3u1c/inc/sam3u/pll.h **** 	PLL_NR_SOURCES,                               //!< Number of PLL sources.
  83:.././hal/sam3u1c/inc/sam3u/pll.h **** };
  84:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  85:.././hal/sam3u1c/inc/sam3u/pll.h **** struct pll_config {
  86:.././hal/sam3u1c/inc/sam3u/pll.h **** 	uint32_t ctrl;
  87:.././hal/sam3u1c/inc/sam3u/pll.h **** };
  88:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  89:.././hal/sam3u1c/inc/sam3u/pll.h **** #define pll_get_default_rate(pll_id)                                       \
  90:.././hal/sam3u1c/inc/sam3u/pll.h **** 	((osc_get_rate(CONFIG_PLL##pll_id##_SOURCE)                        \
  91:.././hal/sam3u1c/inc/sam3u/pll.h **** 			* CONFIG_PLL##pll_id##_MUL)                        \
  92:.././hal/sam3u1c/inc/sam3u/pll.h **** 			/ CONFIG_PLL##pll_id##_DIV)
  93:.././hal/sam3u1c/inc/sam3u/pll.h **** 
  94:.././hal/sam3u1c/inc/sam3u/pll.h **** /* Force UTMI PLL parameters (Hardware defined) */
  95:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_SOURCE
  96:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_SOURCE
  97:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
  98:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_MUL
  99:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_MUL
 100:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 101:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_DIV
 102:.././hal/sam3u1c/inc/sam3u/pll.h **** # undef CONFIG_PLL1_DIV
 103:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 104:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_SOURCE  PLL_SRC_MAINCK_XTAL
 105:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_MUL     0
 106:.././hal/sam3u1c/inc/sam3u/pll.h **** #define CONFIG_PLL1_DIV     0
 107:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 108:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
 109:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \note The SAM3U PLL hardware interprets mul as mul+1. For readability the
 110:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       hardware mul+1 is hidden in this implementation. Use mul as mul
 111:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       effective value.
 112:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
 113:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_init(struct pll_config *p_cfg,
 114:.././hal/sam3u1c/inc/sam3u/pll.h **** 		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
 115:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 424              	 .loc 3 115 1
 425              	 .cfi_startproc
 426              	 
 427              	 
 428 0000 80B5     	 push {r7,lr}
 429              	.LCFI21:
 430              	 .cfi_def_cfa_offset 8
 431              	 .cfi_offset 7,-8
 432              	 .cfi_offset 14,-4
 433 0002 86B0     	 sub sp,sp,#24
 434              	.LCFI22:
 435              	 .cfi_def_cfa_offset 32
 436 0004 00AF     	 add r7,sp,#0
 437              	.LCFI23:
 438              	 .cfi_def_cfa_register 7
 439 0006 F860     	 str r0,[r7,#12]
 440 0008 7A60     	 str r2,[r7,#4]
 441 000a 3B60     	 str r3,[r7]
 442 000c 0B46     	 mov r3,r1
 443 000e FB72     	 strb r3,[r7,#11]
 116:.././hal/sam3u1c/inc/sam3u/pll.h **** 	uint32_t vco_hz;
 117:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 118:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(e_src < PLL_NR_SOURCES);
 119:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 120:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
 444              	 .loc 3 120 5
 445 0010 7B68     	 ldr r3,[r7,#4]
 446 0012 002B     	 cmp r3,#0
 447 0014 07D1     	 bne .L45
 448              	 .loc 3 120 18 discriminator 1
 449 0016 3B68     	 ldr r3,[r7]
 450 0018 002B     	 cmp r3,#0
 451 001a 04D1     	 bne .L45
 121:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
 452              	 .loc 3 121 15
 453 001c FB68     	 ldr r3,[r7,#12]
 454 001e 4FF47002 	 mov r2,#15728640
 455 0022 1A60     	 str r2,[r3]
 456 0024 1AE0     	 b .L46
 457              	.L45:
 122:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else { /* PLLA */
 123:.././hal/sam3u1c/inc/sam3u/pll.h **** 		/* Calculate internal VCO frequency */
 124:.././hal/sam3u1c/inc/sam3u/pll.h **** 		vco_hz = osc_get_rate(e_src) / ul_div;
 458              	 .loc 3 124 12
 459 0026 FB7A     	 ldrb r3,[r7,#11]
 460 0028 1846     	 mov r0,r3
 461 002a 0E4B     	 ldr r3,.L47
 462 002c 9847     	 blx r3
 463              	.LVL11:
 464 002e 0246     	 mov r2,r0
 465              	 .loc 3 124 10
 466 0030 7B68     	 ldr r3,[r7,#4]
 467 0032 B2FBF3F3 	 udiv r3,r2,r3
 468 0036 7B61     	 str r3,[r7,#20]
 125:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
 126:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
 127:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 128:.././hal/sam3u1c/inc/sam3u/pll.h **** 		vco_hz *= ul_mul;
 469              	 .loc 3 128 10
 470 0038 7B69     	 ldr r3,[r7,#20]
 471 003a 3A68     	 ldr r2,[r7]
 472 003c 02FB03F3 	 mul r3,r2,r3
 473 0040 7B61     	 str r3,[r7,#20]
 129:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
 130:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
 131:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 132:.././hal/sam3u1c/inc/sam3u/pll.h **** 		/* PMC hardware will automatically make it mul+1 */
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
 474              	 .loc 3 133 17
 475 0042 3B68     	 ldr r3,[r7]
 476 0044 013B     	 subs r3,r3,#1
 477 0046 1A04     	 lsls r2,r3,#16
 478 0048 074B     	 ldr r3,.L47+4
 479 004a 1340     	 ands r3,r3,r2
 134:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 480              	 .loc 3 134 4
 481 004c 7A68     	 ldr r2,[r7,#4]
 482 004e D2B2     	 uxtb r2,r2
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 483              	 .loc 3 133 45
 484 0050 1343     	 orrs r3,r3,r2
 485              	 .loc 3 134 28
 486 0052 43F47C52 	 orr r2,r3,#16128
 133:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_DIVA(ul_div) |
 487              	 .loc 3 133 15
 488 0056 FB68     	 ldr r3,[r7,#12]
 489 0058 1A60     	 str r2,[r3]
 135:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
 136:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 137:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 490              	 .loc 3 137 1
 491 005a 00BF     	 nop
 492              	.L46:
 493 005c 00BF     	 nop
 494 005e 1837     	 adds r7,r7,#24
 495              	.LCFI24:
 496              	 .cfi_def_cfa_offset 8
 497 0060 BD46     	 mov sp,r7
 498              	.LCFI25:
 499              	 .cfi_def_cfa_register 13
 500              	 
 501 0062 80BD     	 pop {r7,pc}
 502              	.L48:
 503              	 .align 2
 504              	.L47:
 505 0064 00000000 	 .word osc_get_rate
 506 0068 0000FF07 	 .word 134152192
 507              	 .cfi_endproc
 508              	.LFE74:
 510              	 .section .text.pll_enable,"ax",%progbits
 511              	 .align 1
 512              	 .syntax unified
 513              	 .thumb
 514              	 .thumb_func
 515              	 .fpu softvfp
 517              	pll_enable:
 518              	.LFB77:
 138:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 139:.././hal/sam3u1c/inc/sam3u/pll.h **** #define pll_config_defaults(cfg, pll_id)                                   \
 140:.././hal/sam3u1c/inc/sam3u/pll.h **** 	pll_config_init(cfg,                                               \
 141:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_SOURCE,                       \
 142:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_DIV,                          \
 143:.././hal/sam3u1c/inc/sam3u/pll.h **** 			CONFIG_PLL##pll_id##_MUL)
 144:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 145:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_read(struct pll_config *p_cfg, uint32_t ul_pll_id)
 146:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 147:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 148:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 149:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 150:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = PMC->CKGR_PLLAR;
 151:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 152:.././hal/sam3u1c/inc/sam3u/pll.h **** 		p_cfg->ctrl = PMC->CKGR_UCKR;
 153:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 154:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 155:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 156:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_config_write(const struct pll_config *p_cfg,
 157:.././hal/sam3u1c/inc/sam3u/pll.h **** 		uint32_t ul_pll_id)
 158:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 159:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 160:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 161:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 162:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack(); // Always stop PLL first!
 163:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
 164:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 165:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR = p_cfg->ctrl;
 166:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 167:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 168:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 169:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable(const struct pll_config *p_cfg,
 170:.././hal/sam3u1c/inc/sam3u/pll.h **** 		uint32_t ul_pll_id)
 171:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 519              	 .loc 3 171 1
 520              	 .cfi_startproc
 521              	 
 522              	 
 523 0000 80B5     	 push {r7,lr}
 524              	.LCFI26:
 525              	 .cfi_def_cfa_offset 8
 526              	 .cfi_offset 7,-8
 527              	 .cfi_offset 14,-4
 528 0002 82B0     	 sub sp,sp,#8
 529              	.LCFI27:
 530              	 .cfi_def_cfa_offset 16
 531 0004 00AF     	 add r7,sp,#0
 532              	.LCFI28:
 533              	 .cfi_def_cfa_register 7
 534 0006 7860     	 str r0,[r7,#4]
 535 0008 3960     	 str r1,[r7]
 172:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 173:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 174:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 536              	 .loc 3 174 5
 537 000a 3B68     	 ldr r3,[r7]
 538 000c 002B     	 cmp r3,#0
 539 000e 08D1     	 bne .L50
 175:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack(); // Always stop PLL first!
 540              	 .loc 3 175 3
 541 0010 094B     	 ldr r3,.L53
 542 0012 9847     	 blx r3
 543              	.LVL12:
 176:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
 544              	 .loc 3 176 43
 545 0014 7B68     	 ldr r3,[r7,#4]
 546 0016 1B68     	 ldr r3,[r3]
 547              	 .loc 3 176 6
 548 0018 084A     	 ldr r2,.L53+4
 549              	 .loc 3 176 36
 550 001a 43F00053 	 orr r3,r3,#536870912
 551              	 .loc 3 176 19
 552 001e 9362     	 str r3,[r2,#40]
 177:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
 179:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 180:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 553              	 .loc 3 180 1
 554 0020 05E0     	 b .L52
 555              	.L50:
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 556              	 .loc 3 178 25
 557 0022 7B68     	 ldr r3,[r7,#4]
 558 0024 1B68     	 ldr r3,[r3]
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 559              	 .loc 3 178 6
 560 0026 054A     	 ldr r2,.L53+4
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 561              	 .loc 3 178 32
 562 0028 43F48033 	 orr r3,r3,#65536
 178:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 563              	 .loc 3 178 18
 564 002c D361     	 str r3,[r2,#28]
 565              	.L52:
 566              	 .loc 3 180 1
 567 002e 00BF     	 nop
 568 0030 0837     	 adds r7,r7,#8
 569              	.LCFI29:
 570              	 .cfi_def_cfa_offset 8
 571 0032 BD46     	 mov sp,r7
 572              	.LCFI30:
 573              	 .cfi_def_cfa_register 13
 574              	 
 575 0034 80BD     	 pop {r7,pc}
 576              	.L54:
 577 0036 00BF     	 .align 2
 578              	.L53:
 579 0038 00000000 	 .word pmc_disable_pllack
 580 003c 00040E40 	 .word 1074660352
 581              	 .cfi_endproc
 582              	.LFE77:
 584              	 .section .text.pll_is_locked,"ax",%progbits
 585              	 .align 1
 586              	 .syntax unified
 587              	 .thumb
 588              	 .thumb_func
 589              	 .fpu softvfp
 591              	pll_is_locked:
 592              	.LFB79:
 181:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 182:.././hal/sam3u1c/inc/sam3u/pll.h **** /**
 183:.././hal/sam3u1c/inc/sam3u/pll.h ****  * \note This will only disable the selected PLL, not the underlying oscillator
 184:.././hal/sam3u1c/inc/sam3u/pll.h ****  *       (mainck).
 185:.././hal/sam3u1c/inc/sam3u/pll.h ****  */
 186:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_disable(uint32_t ul_pll_id)
 187:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 188:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 189:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 190:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 191:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pmc_disable_pllack();
 192:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 193:.././hal/sam3u1c/inc/sam3u/pll.h **** 		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
 194:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 195:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 196:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 197:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
 198:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 593              	 .loc 3 198 1
 594              	 .cfi_startproc
 595              	 
 596              	 
 597 0000 80B5     	 push {r7,lr}
 598              	.LCFI31:
 599              	 .cfi_def_cfa_offset 8
 600              	 .cfi_offset 7,-8
 601              	 .cfi_offset 14,-4
 602 0002 82B0     	 sub sp,sp,#8
 603              	.LCFI32:
 604              	 .cfi_def_cfa_offset 16
 605 0004 00AF     	 add r7,sp,#0
 606              	.LCFI33:
 607              	 .cfi_def_cfa_register 7
 608 0006 7860     	 str r0,[r7,#4]
 199:.././hal/sam3u1c/inc/sam3u/pll.h **** 	Assert(ul_pll_id < NR_PLLS);
 200:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 201:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (ul_pll_id == PLLA_ID) {
 609              	 .loc 3 201 5
 610 0008 7B68     	 ldr r3,[r7,#4]
 611 000a 002B     	 cmp r3,#0
 612 000c 03D1     	 bne .L56
 202:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return pmc_is_locked_pllack();
 613              	 .loc 3 202 10
 614 000e 054B     	 ldr r3,.L58
 615 0010 9847     	 blx r3
 616              	.LVL13:
 617 0012 0346     	 mov r3,r0
 618 0014 02E0     	 b .L57
 619              	.L56:
 203:.././hal/sam3u1c/inc/sam3u/pll.h **** 	} else {
 204:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return pmc_is_locked_upll();
 620              	 .loc 3 204 10
 621 0016 044B     	 ldr r3,.L58+4
 622 0018 9847     	 blx r3
 623              	.LVL14:
 624 001a 0346     	 mov r3,r0
 625              	.L57:
 205:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 206:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 626              	 .loc 3 206 1
 627 001c 1846     	 mov r0,r3
 628 001e 0837     	 adds r7,r7,#8
 629              	.LCFI34:
 630              	 .cfi_def_cfa_offset 8
 631 0020 BD46     	 mov sp,r7
 632              	.LCFI35:
 633              	 .cfi_def_cfa_register 13
 634              	 
 635 0022 80BD     	 pop {r7,pc}
 636              	.L59:
 637              	 .align 2
 638              	.L58:
 639 0024 00000000 	 .word pmc_is_locked_pllack
 640 0028 00000000 	 .word pmc_is_locked_upll
 641              	 .cfi_endproc
 642              	.LFE79:
 644              	 .section .text.pll_enable_source,"ax",%progbits
 645              	 .align 1
 646              	 .syntax unified
 647              	 .thumb
 648              	 .thumb_func
 649              	 .fpu softvfp
 651              	pll_enable_source:
 652              	.LFB80:
 207:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 208:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable_source(enum pll_source e_src)
 209:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 653              	 .loc 3 209 1
 654              	 .cfi_startproc
 655              	 
 656              	 
 657 0000 80B5     	 push {r7,lr}
 658              	.LCFI36:
 659              	 .cfi_def_cfa_offset 8
 660              	 .cfi_offset 7,-8
 661              	 .cfi_offset 14,-4
 662 0002 82B0     	 sub sp,sp,#8
 663              	.LCFI37:
 664              	 .cfi_def_cfa_offset 16
 665 0004 00AF     	 add r7,sp,#0
 666              	.LCFI38:
 667              	 .cfi_def_cfa_register 7
 668 0006 0346     	 mov r3,r0
 669 0008 FB71     	 strb r3,[r7,#7]
 210:.././hal/sam3u1c/inc/sam3u/pll.h **** 	switch (e_src) {
 670              	 .loc 3 210 2
 671 000a FB79     	 ldrb r3,[r7,#7]
 672 000c 033B     	 subs r3,r3,#3
 673 000e 042B     	 cmp r3,#4
 674 0010 08D8     	 bhi .L63
 211:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_4M_RC:
 212:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_8M_RC:
 213:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_12M_RC:
 214:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_XTAL:
 215:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case PLL_SRC_MAINCK_BYPASS:
 216:.././hal/sam3u1c/inc/sam3u/pll.h **** 		osc_enable(e_src);
 675              	 .loc 3 216 3
 676 0012 FB79     	 ldrb r3,[r7,#7]
 677 0014 1846     	 mov r0,r3
 678 0016 064B     	 ldr r3,.L64
 679 0018 9847     	 blx r3
 680              	.LVL15:
 217:.././hal/sam3u1c/inc/sam3u/pll.h **** 		osc_wait_ready(e_src);
 681              	 .loc 3 217 3
 682 001a FB79     	 ldrb r3,[r7,#7]
 683 001c 1846     	 mov r0,r3
 684 001e 054B     	 ldr r3,.L64+4
 685 0020 9847     	 blx r3
 686              	.LVL16:
 218:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 687              	 .loc 3 218 3
 688 0022 00E0     	 b .L62
 689              	.L63:
 219:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 220:.././hal/sam3u1c/inc/sam3u/pll.h **** 	default:
 221:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(false);
 222:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 690              	 .loc 3 222 3
 691 0024 00BF     	 nop
 692              	.L62:
 223:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 224:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 693              	 .loc 3 224 1
 694 0026 00BF     	 nop
 695 0028 0837     	 adds r7,r7,#8
 696              	.LCFI39:
 697              	 .cfi_def_cfa_offset 8
 698 002a BD46     	 mov sp,r7
 699              	.LCFI40:
 700              	 .cfi_def_cfa_register 13
 701              	 
 702 002c 80BD     	 pop {r7,pc}
 703              	.L65:
 704 002e 00BF     	 .align 2
 705              	.L64:
 706 0030 00000000 	 .word osc_enable
 707 0034 00000000 	 .word osc_wait_ready
 708              	 .cfi_endproc
 709              	.LFE80:
 711              	 .section .text.pll_enable_config_defaults,"ax",%progbits
 712              	 .align 1
 713              	 .syntax unified
 714              	 .thumb
 715              	 .thumb_func
 716              	 .fpu softvfp
 718              	pll_enable_config_defaults:
 719              	.LFB81:
 225:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 226:.././hal/sam3u1c/inc/sam3u/pll.h **** static inline void pll_enable_config_defaults(unsigned int ul_pll_id)
 227:.././hal/sam3u1c/inc/sam3u/pll.h **** {
 720              	 .loc 3 227 1
 721              	 .cfi_startproc
 722              	 
 723              	 
 724 0000 90B5     	 push {r4,r7,lr}
 725              	.LCFI41:
 726              	 .cfi_def_cfa_offset 12
 727              	 .cfi_offset 4,-12
 728              	 .cfi_offset 7,-8
 729              	 .cfi_offset 14,-4
 730 0002 85B0     	 sub sp,sp,#20
 731              	.LCFI42:
 732              	 .cfi_def_cfa_offset 32
 733 0004 00AF     	 add r7,sp,#0
 734              	.LCFI43:
 735              	 .cfi_def_cfa_register 7
 736 0006 7860     	 str r0,[r7,#4]
 228:.././hal/sam3u1c/inc/sam3u/pll.h **** 	struct pll_config pllcfg;
 229:.././hal/sam3u1c/inc/sam3u/pll.h **** 
 230:.././hal/sam3u1c/inc/sam3u/pll.h **** 	if (pll_is_locked(ul_pll_id)) {
 737              	 .loc 3 230 6
 738 0008 7868     	 ldr r0,[r7,#4]
 739 000a 214B     	 ldr r3,.L77
 740 000c 9847     	 blx r3
 741              	.LVL17:
 742 000e 0346     	 mov r3,r0
 743              	 .loc 3 230 5
 744 0010 002B     	 cmp r3,#0
 745 0012 39D1     	 bne .L76
 231:.././hal/sam3u1c/inc/sam3u/pll.h **** 		return; // Pll already running
 232:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 233:.././hal/sam3u1c/inc/sam3u/pll.h **** 	switch (ul_pll_id) {
 746              	 .loc 3 233 2
 747 0014 7B68     	 ldr r3,[r7,#4]
 748 0016 002B     	 cmp r3,#0
 749 0018 03D0     	 beq .L69
 750 001a 7B68     	 ldr r3,[r7,#4]
 751 001c 012B     	 cmp r3,#1
 752 001e 15D0     	 beq .L70
 234:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL0_SOURCE
 235:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case 0:
 236:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_enable_source(CONFIG_PLL0_SOURCE);
 237:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is mainck, select source for mainck
 238:.././hal/sam3u1c/inc/sam3u/pll.h **** 		if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_4M_RC ||
 239:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_8M_RC ||
 240:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_12M_RC) {
 241:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_mainck_osc_select(0);
 242:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 243:.././hal/sam3u1c/inc/sam3u/pll.h **** #  ifndef CONFIG_PLL1_SOURCE
 244:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_osc_disable_main_xtal();
 245:.././hal/sam3u1c/inc/sam3u/pll.h **** #  endif
 246:.././hal/sam3u1c/inc/sam3u/pll.h **** 		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
 247:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
 248:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 250:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 251:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_config_init(&pllcfg,
 252:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE,
 253:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_DIV,
 254:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_MUL);
 255:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 256:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 257:.././hal/sam3u1c/inc/sam3u/pll.h **** #ifdef CONFIG_PLL1_SOURCE
 258:.././hal/sam3u1c/inc/sam3u/pll.h **** 	case 1:
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 		if (pmc_osc_is_bypassed_main_xtal()) {
 260:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 261:.././hal/sam3u1c/inc/sam3u/pll.h **** 		} else {
 262:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// By default, enable and uses XTAL 12MHz
 263:.././hal/sam3u1c/inc/sam3u/pll.h **** 			pll_enable_source(CONFIG_PLL1_SOURCE);
 264:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 265:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is main osc
 266:.././hal/sam3u1c/inc/sam3u/pll.h **** 		pll_config_init(&pllcfg,
 267:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_SOURCE,
 268:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_DIV,
 269:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_MUL);
 270:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 271:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 272:.././hal/sam3u1c/inc/sam3u/pll.h **** 	default:
 273:.././hal/sam3u1c/inc/sam3u/pll.h **** 		Assert(false);
 274:.././hal/sam3u1c/inc/sam3u/pll.h **** 		break;
 753              	 .loc 3 274 3
 754 0020 24E0     	 b .L73
 755              	.L69:
 236:.././hal/sam3u1c/inc/sam3u/pll.h **** 		// Source is mainck, select source for mainck
 756              	 .loc 3 236 3
 757 0022 0620     	 movs r0,#6
 758 0024 1B4B     	 ldr r3,.L77+4
 759 0026 9847     	 blx r3
 760              	.LVL18:
 248:.././hal/sam3u1c/inc/sam3u/pll.h **** 			while(!pmc_osc_is_ready_mainck());
 761              	 .loc 3 248 4
 762 0028 4FF08070 	 mov r0,#16777216
 763 002c 1A4B     	 ldr r3,.L77+8
 764 002e 9847     	 blx r3
 765              	.LVL19:
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 766              	 .loc 3 249 9
 767 0030 00BF     	 nop
 768              	.L72:
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 769              	 .loc 3 249 11 discriminator 1
 770 0032 1A4B     	 ldr r3,.L77+12
 771 0034 9847     	 blx r3
 772              	.LVL20:
 773 0036 0346     	 mov r3,r0
 249:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 774              	 .loc 3 249 9 discriminator 1
 775 0038 002B     	 cmp r3,#0
 776 003a FAD0     	 beq .L72
 251:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL0_SOURCE,
 777              	 .loc 3 251 3
 778 003c 07F10C00 	 add r0,r7,#12
 779 0040 1023     	 movs r3,#16
 780 0042 0122     	 movs r2,#1
 781 0044 0621     	 movs r1,#6
 782 0046 164C     	 ldr r4,.L77+16
 783 0048 A047     	 blx r4
 784              	.LVL21:
 255:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 785              	 .loc 3 255 3
 786 004a 0FE0     	 b .L73
 787              	.L70:
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 788              	 .loc 3 259 7
 789 004c 154B     	 ldr r3,.L77+20
 790 004e 9847     	 blx r3
 791              	.LVL22:
 792 0050 0346     	 mov r3,r0
 259:.././hal/sam3u1c/inc/sam3u/pll.h **** 			// There must be 12MHz clock source on board
 793              	 .loc 3 259 6
 794 0052 002B     	 cmp r3,#0
 795 0054 02D1     	 bne .L74
 263:.././hal/sam3u1c/inc/sam3u/pll.h **** 		}
 796              	 .loc 3 263 4
 797 0056 0620     	 movs r0,#6
 798 0058 0E4B     	 ldr r3,.L77+4
 799 005a 9847     	 blx r3
 800              	.LVL23:
 801              	.L74:
 266:.././hal/sam3u1c/inc/sam3u/pll.h **** 				CONFIG_PLL1_SOURCE,
 802              	 .loc 3 266 3
 803 005c 07F10C00 	 add r0,r7,#12
 804 0060 0023     	 movs r3,#0
 805 0062 0022     	 movs r2,#0
 806 0064 0621     	 movs r1,#6
 807 0066 0E4C     	 ldr r4,.L77+16
 808 0068 A047     	 blx r4
 809              	.LVL24:
 270:.././hal/sam3u1c/inc/sam3u/pll.h **** #endif
 810              	 .loc 3 270 3
 811 006a 00BF     	 nop
 812              	.L73:
 275:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 276:.././hal/sam3u1c/inc/sam3u/pll.h **** 	pll_enable(&pllcfg, ul_pll_id);
 813              	 .loc 3 276 2
 814 006c 07F10C03 	 add r3,r7,#12
 815 0070 7968     	 ldr r1,[r7,#4]
 816 0072 1846     	 mov r0,r3
 817 0074 0C4B     	 ldr r3,.L77+24
 818 0076 9847     	 blx r3
 819              	.LVL25:
 277:.././hal/sam3u1c/inc/sam3u/pll.h **** 	while (!pll_is_locked(ul_pll_id));
 820              	 .loc 3 277 8
 821 0078 00BF     	 nop
 822              	.L75:
 823              	 .loc 3 277 10 discriminator 1
 824 007a 7868     	 ldr r0,[r7,#4]
 825 007c 044B     	 ldr r3,.L77
 826 007e 9847     	 blx r3
 827              	.LVL26:
 828 0080 0346     	 mov r3,r0
 829              	 .loc 3 277 8 discriminator 1
 830 0082 002B     	 cmp r3,#0
 831 0084 F9D0     	 beq .L75
 832 0086 00E0     	 b .L66
 833              	.L76:
 231:.././hal/sam3u1c/inc/sam3u/pll.h **** 	}
 834              	 .loc 3 231 3
 835 0088 00BF     	 nop
 836              	.L66:
 278:.././hal/sam3u1c/inc/sam3u/pll.h **** }
 837              	 .loc 3 278 1
 838 008a 1437     	 adds r7,r7,#20
 839              	.LCFI44:
 840              	 .cfi_def_cfa_offset 12
 841 008c BD46     	 mov sp,r7
 842              	.LCFI45:
 843              	 .cfi_def_cfa_register 13
 844              	 
 845 008e 90BD     	 pop {r4,r7,pc}
 846              	.L78:
 847              	 .align 2
 848              	.L77:
 849 0090 00000000 	 .word pll_is_locked
 850 0094 00000000 	 .word pll_enable_source
 851 0098 00000000 	 .word pmc_mainck_osc_select
 852 009c 00000000 	 .word pmc_osc_is_ready_mainck
 853 00a0 00000000 	 .word pll_config_init
 854 00a4 00000000 	 .word pmc_osc_is_bypassed_main_xtal
 855 00a8 00000000 	 .word pll_enable
 856              	 .cfi_endproc
 857              	.LFE81:
 859              	 .section .text.spi_enable,"ax",%progbits
 860              	 .align 1
 861              	 .syntax unified
 862              	 .thumb
 863              	 .thumb_func
 864              	 .fpu softvfp
 866              	spi_enable:
 867              	.LFB132:
 868              	 .file 4 ".././hal/sam3u1c/inc/spi.h"
   1:.././hal/sam3u1c/inc/spi.h **** /**
   2:.././hal/sam3u1c/inc/spi.h ****  * \file
   3:.././hal/sam3u1c/inc/spi.h ****  *
   4:.././hal/sam3u1c/inc/spi.h ****  * \brief Serial Peripheral Interface (SPI) driver for SAM.
   5:.././hal/sam3u1c/inc/spi.h ****  *
   6:.././hal/sam3u1c/inc/spi.h ****  * Copyright (c) 2011-2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/spi.h ****  *
   8:.././hal/sam3u1c/inc/spi.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/spi.h ****  *
  10:.././hal/sam3u1c/inc/spi.h ****  * \page License
  11:.././hal/sam3u1c/inc/spi.h ****  *
  12:.././hal/sam3u1c/inc/spi.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/spi.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/spi.h ****  *
  15:.././hal/sam3u1c/inc/spi.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/spi.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/spi.h ****  *
  18:.././hal/sam3u1c/inc/spi.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/spi.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/spi.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/spi.h ****  *
  22:.././hal/sam3u1c/inc/spi.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/spi.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/spi.h ****  *
  25:.././hal/sam3u1c/inc/spi.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/spi.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/spi.h ****  *
  28:.././hal/sam3u1c/inc/spi.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/spi.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/spi.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/spi.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/spi.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/spi.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/spi.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/spi.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/spi.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/spi.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/spi.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/spi.h ****  *
  40:.././hal/sam3u1c/inc/spi.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/spi.h ****  *
  42:.././hal/sam3u1c/inc/spi.h ****  */
  43:.././hal/sam3u1c/inc/spi.h **** 
  44:.././hal/sam3u1c/inc/spi.h **** #ifndef SPI_H_INCLUDED
  45:.././hal/sam3u1c/inc/spi.h **** #define SPI_H_INCLUDED
  46:.././hal/sam3u1c/inc/spi.h **** 
  47:.././hal/sam3u1c/inc/spi.h **** #include "compiler.h"
  48:.././hal/sam3u1c/inc/spi.h **** 
  49:.././hal/sam3u1c/inc/spi.h **** /// @cond 0
  50:.././hal/sam3u1c/inc/spi.h **** /**INDENT-OFF**/
  51:.././hal/sam3u1c/inc/spi.h **** #ifdef __cplusplus
  52:.././hal/sam3u1c/inc/spi.h **** extern "C" {
  53:.././hal/sam3u1c/inc/spi.h **** #endif
  54:.././hal/sam3u1c/inc/spi.h **** /**INDENT-ON**/
  55:.././hal/sam3u1c/inc/spi.h **** /// @endcond
  56:.././hal/sam3u1c/inc/spi.h **** 
  57:.././hal/sam3u1c/inc/spi.h **** /** Time-out value (number of attempts). */
  58:.././hal/sam3u1c/inc/spi.h **** #define SPI_TIMEOUT       15000
  59:.././hal/sam3u1c/inc/spi.h **** 
  60:.././hal/sam3u1c/inc/spi.h **** /** Status codes used by the SPI driver. */
  61:.././hal/sam3u1c/inc/spi.h **** typedef enum
  62:.././hal/sam3u1c/inc/spi.h **** {
  63:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR = -1,
  64:.././hal/sam3u1c/inc/spi.h **** 	SPI_OK = 0,
  65:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR_TIMEOUT = 1,
  66:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR_ARGUMENT,
  67:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR_OVERRUN,
  68:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR_MODE_FAULT,
  69:.././hal/sam3u1c/inc/spi.h **** 	SPI_ERROR_OVERRUN_AND_MODE_FAULT
  70:.././hal/sam3u1c/inc/spi.h **** } spi_status_t;
  71:.././hal/sam3u1c/inc/spi.h **** 
  72:.././hal/sam3u1c/inc/spi.h **** /** SPI Chip Select behavior modes while transferring. */
  73:.././hal/sam3u1c/inc/spi.h **** typedef enum spi_cs_behavior {
  74:.././hal/sam3u1c/inc/spi.h **** 	/** CS does not rise until a new transfer is requested on different chip select. */
  75:.././hal/sam3u1c/inc/spi.h **** 	SPI_CS_KEEP_LOW = SPI_CSR_CSAAT,
  76:.././hal/sam3u1c/inc/spi.h **** 	/** CS rises if there is no more data to transfer. */
  77:.././hal/sam3u1c/inc/spi.h **** 	SPI_CS_RISE_NO_TX = 0,
  78:.././hal/sam3u1c/inc/spi.h **** 	/** CS is de-asserted systematically during a time DLYBCS. */
  79:.././hal/sam3u1c/inc/spi.h **** 	SPI_CS_RISE_FORCED = SPI_CSR_CSNAAT
  80:.././hal/sam3u1c/inc/spi.h **** } spi_cs_behavior_t;
  81:.././hal/sam3u1c/inc/spi.h **** 
  82:.././hal/sam3u1c/inc/spi.h **** /**
  83:.././hal/sam3u1c/inc/spi.h ****  * \brief Generate Peripheral Chip Select Value from Chip Select ID
  84:.././hal/sam3u1c/inc/spi.h ****  * \note When chip select n is working, PCS bit n is set to low level.
  85:.././hal/sam3u1c/inc/spi.h ****  *
  86:.././hal/sam3u1c/inc/spi.h ****  * \param chip_sel_id The chip select number used
  87:.././hal/sam3u1c/inc/spi.h ****  */
  88:.././hal/sam3u1c/inc/spi.h **** #define spi_get_pcs(chip_sel_id) ((~(1u<<(chip_sel_id)))&0xF)
  89:.././hal/sam3u1c/inc/spi.h **** 
  90:.././hal/sam3u1c/inc/spi.h **** /**
  91:.././hal/sam3u1c/inc/spi.h ****  * \brief Reset SPI and set it to Slave mode.
  92:.././hal/sam3u1c/inc/spi.h ****  *
  93:.././hal/sam3u1c/inc/spi.h ****  * \param p_spi Pointer to an SPI instance.
  94:.././hal/sam3u1c/inc/spi.h ****  */
  95:.././hal/sam3u1c/inc/spi.h **** static inline void spi_reset(Spi *p_spi)
  96:.././hal/sam3u1c/inc/spi.h **** {
  97:.././hal/sam3u1c/inc/spi.h **** 	p_spi->SPI_CR = SPI_CR_SWRST;
  98:.././hal/sam3u1c/inc/spi.h **** }
  99:.././hal/sam3u1c/inc/spi.h **** 
 100:.././hal/sam3u1c/inc/spi.h **** /**
 101:.././hal/sam3u1c/inc/spi.h ****  * \brief Enable SPI.
 102:.././hal/sam3u1c/inc/spi.h ****  *
 103:.././hal/sam3u1c/inc/spi.h ****  * \param p_spi Pointer to an SPI instance.
 104:.././hal/sam3u1c/inc/spi.h ****  */
 105:.././hal/sam3u1c/inc/spi.h **** static inline void spi_enable(Spi *p_spi)
 106:.././hal/sam3u1c/inc/spi.h **** {
 869              	 .loc 4 106 1
 870              	 .cfi_startproc
 871              	 
 872              	 
 873              	 
 874 0000 80B4     	 push {r7}
 875              	.LCFI46:
 876              	 .cfi_def_cfa_offset 4
 877              	 .cfi_offset 7,-4
 878 0002 83B0     	 sub sp,sp,#12
 879              	.LCFI47:
 880              	 .cfi_def_cfa_offset 16
 881 0004 00AF     	 add r7,sp,#0
 882              	.LCFI48:
 883              	 .cfi_def_cfa_register 7
 884 0006 7860     	 str r0,[r7,#4]
 107:.././hal/sam3u1c/inc/spi.h **** 	p_spi->SPI_CR = SPI_CR_SPIEN;
 885              	 .loc 4 107 16
 886 0008 7B68     	 ldr r3,[r7,#4]
 887 000a 0122     	 movs r2,#1
 888 000c 1A60     	 str r2,[r3]
 108:.././hal/sam3u1c/inc/spi.h **** }
 889              	 .loc 4 108 1
 890 000e 00BF     	 nop
 891 0010 0C37     	 adds r7,r7,#12
 892              	.LCFI49:
 893              	 .cfi_def_cfa_offset 4
 894 0012 BD46     	 mov sp,r7
 895              	.LCFI50:
 896              	 .cfi_def_cfa_register 13
 897              	 
 898 0014 80BC     	 pop {r7}
 899              	.LCFI51:
 900              	 .cfi_restore 7
 901              	 .cfi_def_cfa_offset 0
 902 0016 7047     	 bx lr
 903              	 .cfi_endproc
 904              	.LFE132:
 906              	 .section .text.spi_set_master_mode,"ax",%progbits
 907              	 .align 1
 908              	 .syntax unified
 909              	 .thumb
 910              	 .thumb_func
 911              	 .fpu softvfp
 913              	spi_set_master_mode:
 914              	.LFB135:
 109:.././hal/sam3u1c/inc/spi.h **** 
 110:.././hal/sam3u1c/inc/spi.h **** /**
 111:.././hal/sam3u1c/inc/spi.h ****  * \brief Disable SPI.
 112:.././hal/sam3u1c/inc/spi.h ****  *
 113:.././hal/sam3u1c/inc/spi.h ****  * \note CS is de-asserted, which indicates that the last data is done, and user
 114:.././hal/sam3u1c/inc/spi.h ****  * should check TX_EMPTY before disabling SPI.
 115:.././hal/sam3u1c/inc/spi.h ****  *
 116:.././hal/sam3u1c/inc/spi.h ****  * \param p_spi Pointer to an SPI instance.
 117:.././hal/sam3u1c/inc/spi.h ****  */
 118:.././hal/sam3u1c/inc/spi.h **** static inline void spi_disable(Spi *p_spi)
 119:.././hal/sam3u1c/inc/spi.h **** {
 120:.././hal/sam3u1c/inc/spi.h **** 	p_spi->SPI_CR = SPI_CR_SPIDIS;
 121:.././hal/sam3u1c/inc/spi.h **** }
 122:.././hal/sam3u1c/inc/spi.h **** 
 123:.././hal/sam3u1c/inc/spi.h **** /**
 124:.././hal/sam3u1c/inc/spi.h ****  * \brief Issue a LASTXFER command.
 125:.././hal/sam3u1c/inc/spi.h ****  *  The next transfer is the last transfer and after that CS is de-asserted.
 126:.././hal/sam3u1c/inc/spi.h ****  *
 127:.././hal/sam3u1c/inc/spi.h ****  * \param p_spi Pointer to an SPI instance.
 128:.././hal/sam3u1c/inc/spi.h ****  */
 129:.././hal/sam3u1c/inc/spi.h **** static inline void spi_set_lastxfer(Spi *p_spi)
 130:.././hal/sam3u1c/inc/spi.h **** {
 131:.././hal/sam3u1c/inc/spi.h **** 	p_spi->SPI_CR = SPI_CR_LASTXFER;
 132:.././hal/sam3u1c/inc/spi.h **** }
 133:.././hal/sam3u1c/inc/spi.h **** 
 134:.././hal/sam3u1c/inc/spi.h **** /**
 135:.././hal/sam3u1c/inc/spi.h ****  * \brief Set SPI to Master mode.
 136:.././hal/sam3u1c/inc/spi.h ****  *
 137:.././hal/sam3u1c/inc/spi.h ****  * \param p_spi Pointer to an SPI instance.
 138:.././hal/sam3u1c/inc/spi.h ****  */
 139:.././hal/sam3u1c/inc/spi.h **** static inline void spi_set_master_mode(Spi *p_spi)
 140:.././hal/sam3u1c/inc/spi.h **** {
 915              	 .loc 4 140 1
 916              	 .cfi_startproc
 917              	 
 918              	 
 919              	 
 920 0000 80B4     	 push {r7}
 921              	.LCFI52:
 922              	 .cfi_def_cfa_offset 4
 923              	 .cfi_offset 7,-4
 924 0002 83B0     	 sub sp,sp,#12
 925              	.LCFI53:
 926              	 .cfi_def_cfa_offset 16
 927 0004 00AF     	 add r7,sp,#0
 928              	.LCFI54:
 929              	 .cfi_def_cfa_register 7
 930 0006 7860     	 str r0,[r7,#4]
 141:.././hal/sam3u1c/inc/spi.h **** 	p_spi->SPI_MR |= SPI_MR_MSTR;
 931              	 .loc 4 141 16
 932 0008 7B68     	 ldr r3,[r7,#4]
 933 000a 5B68     	 ldr r3,[r3,#4]
 934 000c 43F00102 	 orr r2,r3,#1
 935 0010 7B68     	 ldr r3,[r7,#4]
 936 0012 5A60     	 str r2,[r3,#4]
 142:.././hal/sam3u1c/inc/spi.h **** }
 937              	 .loc 4 142 1
 938 0014 00BF     	 nop
 939 0016 0C37     	 adds r7,r7,#12
 940              	.LCFI55:
 941              	 .cfi_def_cfa_offset 4
 942 0018 BD46     	 mov sp,r7
 943              	.LCFI56:
 944              	 .cfi_def_cfa_register 13
 945              	 
 946 001a 80BC     	 pop {r7}
 947              	.LCFI57:
 948              	 .cfi_restore 7
 949              	 .cfi_def_cfa_offset 0
 950 001c 7047     	 bx lr
 951              	 .cfi_endproc
 952              	.LFE135:
 954              	 .section .text.sleepmgr_sleep,"ax",%progbits
 955              	 .align 1
 956              	 .syntax unified
 957              	 .thumb
 958              	 .thumb_func
 959              	 .fpu softvfp
 961              	sleepmgr_sleep:
 962              	.LFB165:
 963              	 .file 5 ".././hal/sam3u1c/inc/sam/sleepmgr.h"
   1:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
   2:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \file
   3:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   4:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \brief SAM3/SAM4 Sleep manager implementation.
   5:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   6:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * Copyright (c) 2012 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
   8:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  10:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \page License
  11:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  12:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  15:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  18:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  22:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  25:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  28:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  40:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  *
  42:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
  43:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  44:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifndef SAM_SLEEPMGR_INCLUDED
  45:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #define SAM_SLEEPMGR_INCLUDED
  46:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  47:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifdef __cplusplus
  48:.././hal/sam3u1c/inc/sam/sleepmgr.h **** extern "C" {
  49:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif
  50:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  51:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <compiler.h>
  52:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <conf_sleepmgr.h>
  53:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <sleep.h>
  54:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #include <interrupt.h>
  55:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  56:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
  57:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \weakgroup sleepmgr_group
  58:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * @{
  59:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
  60:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #if (SAMG51 || SAMG53 || SAMG54)
  61:.././hal/sam3u1c/inc/sam/sleepmgr.h **** enum sleepmgr_mode {
  62:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Active mode.
  63:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_ACTIVE = 0,
  64:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode, wakeup fast (in 3ms).
  65:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  66:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT_FAST,
  67:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode.
  68:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  69:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT,
  70:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  71:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_NR_OF_MODES,
  72:.././hal/sam3u1c/inc/sam/sleepmgr.h **** };
  73:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  74:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #else
  75:.././hal/sam3u1c/inc/sam/sleepmgr.h **** enum sleepmgr_mode {
  76:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Active mode.
  77:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_ACTIVE = 0,
  78:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! WFE sleep mode.
  79:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources:
  80:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  fast startup events (USB, RTC, RTT, WKUPs),
  81:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  interrupt, and events. */
  82:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_SLEEP_WFE,
  83:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! WFI sleep mode.
  84:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 * Potential Wake Up sources: fast startup events and interrupt. */
  85:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_SLEEP_WFI,
  86:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode, wakeup fast (in 3ms).
  87:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  XTAL is not disabled when sleep.
  88:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  89:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT_FAST,
  90:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	/*! Wait mode.
  91:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	 *  Potential Wake Up sources: fast startup events */
  92:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_WAIT,
  93:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	//! Backup mode. Potential Wake Up sources: WKUPs, SM, RTT, RTC.
  94:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_BACKUP,
  95:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
  96:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	SLEEPMGR_NR_OF_MODES,
  97:.././hal/sam3u1c/inc/sam/sleepmgr.h **** };
  98:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif
  99:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 100:.././hal/sam3u1c/inc/sam/sleepmgr.h **** /**
 101:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \internal
 102:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * \name Internal arrays
 103:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  * @{
 104:.././hal/sam3u1c/inc/sam/sleepmgr.h ****  */
 105:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #if defined(CONFIG_SLEEPMGR_ENABLE) || defined(__DOXYGEN__)
 106:.././hal/sam3u1c/inc/sam/sleepmgr.h **** //! Sleep mode lock counters
 107:.././hal/sam3u1c/inc/sam/sleepmgr.h **** extern uint8_t sleepmgr_locks[];
 108:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 109:.././hal/sam3u1c/inc/sam/sleepmgr.h **** //! @}
 110:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 111:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 112:.././hal/sam3u1c/inc/sam/sleepmgr.h **** static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
 113:.././hal/sam3u1c/inc/sam/sleepmgr.h **** {
 964              	 .loc 5 113 1
 965              	 .cfi_startproc
 966              	 
 967              	 
 968 0000 80B5     	 push {r7,lr}
 969              	.LCFI58:
 970              	 .cfi_def_cfa_offset 8
 971              	 .cfi_offset 7,-8
 972              	 .cfi_offset 14,-4
 973 0002 82B0     	 sub sp,sp,#8
 974              	.LCFI59:
 975              	 .cfi_def_cfa_offset 16
 976 0004 00AF     	 add r7,sp,#0
 977              	.LCFI60:
 978              	 .cfi_def_cfa_register 7
 979 0006 0346     	 mov r3,r0
 980 0008 FB71     	 strb r3,[r7,#7]
 981              	.LBB15:
 982              	.LBB16:
 983              	 .file 6 ".././hal/sam3u1c/inc/core_cmFunc.h"
   1:.././hal/sam3u1c/inc/core_cmFunc.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @date     19. January 2012
   6:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
   7:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  10:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:.././hal/sam3u1c/inc/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:.././hal/sam3u1c/inc/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  15:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  22:.././hal/sam3u1c/inc/core_cmFunc.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  24:.././hal/sam3u1c/inc/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  27:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  28:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  29:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  30:.././hal/sam3u1c/inc/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  31:.././hal/sam3u1c/inc/core_cmFunc.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  33:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  34:.././hal/sam3u1c/inc/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  37:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  41:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  42:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  43:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  44:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Control Register
  45:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  46:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the Control Register.
  47:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  48:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Control Register value
  49:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  50:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  51:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  52:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  53:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regControl);
  54:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  55:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  56:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  57:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Control Register
  58:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  59:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function writes the given value to the Control Register.
  60:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  61:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  62:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  63:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  64:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  65:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  66:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regControl = control;
  67:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  68:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  69:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  70:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get IPSR Register
  71:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  72:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  73:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  74:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               IPSR Register value
  75:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  76:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  77:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  78:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  79:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regIPSR);
  80:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  81:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  82:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  83:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get APSR Register
  84:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  85:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the APSR Register.
  86:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  87:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               APSR Register value
  88:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  89:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  90:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  91:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  92:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regAPSR);
  93:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  94:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  95:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  96:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get xPSR Register
  97:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  98:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  99:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 100:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               xPSR Register value
 101:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 102:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 103:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 104:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 105:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regXPSR);
 106:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 107:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 108:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 109:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 110:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 111:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 112:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 113:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               PSP Register value
 114:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 115:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 116:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 117:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 118:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regProcessStackPointer);
 119:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 120:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 121:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 122:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 123:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 124:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 125:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 126:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 127:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 128:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 129:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 130:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 131:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 132:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 133:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 134:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 135:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 136:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 137:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 138:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 139:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               MSP Register value
 140:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 141:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 142:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 143:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 144:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regMainStackPointer);
 145:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 146:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 147:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 148:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 149:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 150:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 151:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 152:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 153:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 154:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 155:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 156:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 157:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 158:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 159:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 160:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 161:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Priority Mask
 162:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 163:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 164:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 165:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Priority Mask value
 166:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 167:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 168:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 169:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 170:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regPriMask);
 171:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 172:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 173:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 174:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Priority Mask
 175:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 176:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 177:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 178:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 179:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 180:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 181:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 182:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 183:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regPriMask = (priMask);
 184:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 185:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 186:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 187:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 188:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 189:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable FIQ
 190:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 191:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 192:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 193:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 194:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 195:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 196:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 197:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable FIQ
 198:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 199:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 200:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 201:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 202:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 203:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 204:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 205:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Base Priority
 206:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 207:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 208:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 209:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Base Priority register value
 210:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 211:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 212:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 213:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 214:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regBasePri);
 215:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 216:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 217:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 218:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Base Priority
 219:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 220:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 221:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 222:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 223:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 224:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 225:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 226:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 227:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 228:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 229:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 230:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 231:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Fault Mask
 232:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 233:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 234:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 235:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Fault Mask register value
 236:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 237:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 238:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 239:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 240:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regFaultMask);
 241:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 242:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 243:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 244:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Fault Mask
 245:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 246:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 247:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 248:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 249:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 250:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 251:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 252:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 253:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 254:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 255:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 256:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 257:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 258:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 259:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 260:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 261:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get FPSCR
 262:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 263:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 264:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 265:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 266:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 267:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 268:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 269:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 270:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 271:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regfpscr);
 272:.././hal/sam3u1c/inc/core_cmFunc.h **** #else
 273:.././hal/sam3u1c/inc/core_cmFunc.h ****    return(0);
 274:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 275:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 276:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 277:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 278:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set FPSCR
 279:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 280:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 281:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 282:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 283:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 284:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 285:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 286:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 287:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 288:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regfpscr = (fpscr);
 289:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 290:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 291:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 292:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 293:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 294:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 295:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:.././hal/sam3u1c/inc/core_cmFunc.h **** /* IAR iccarm specific functions */
 297:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 298:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_iar.h>
 299:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 300:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 301:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:.././hal/sam3u1c/inc/core_cmFunc.h **** /* TI CCS specific functions */
 303:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 304:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_ccs.h>
 305:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 306:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 307:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:.././hal/sam3u1c/inc/core_cmFunc.h **** /* GNU gcc specific functions */
 309:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 310:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 311:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 312:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 313:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 314:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 315:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 316:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 317:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 318:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 319:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 320:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 321:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 322:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 323:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 324:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 325:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 326:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 327:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 328:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsid i");
 984              	 .loc 6 328 3
 985              	 .syntax unified
 986              	
 987 000a 72B6     	 cpsid i
 988              	
 329:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 989              	 .loc 6 329 1
 990              	 .thumb
 991              	 .syntax unified
 992 000c 00BF     	 nop
 993              	.LBE16:
 994              	.LBE15:
 995              	.LBB17:
 996              	.LBB18:
 997              	 .file 7 ".././hal/sam3u1c/inc/core_cmInstr.h"
   1:.././hal/sam3u1c/inc/core_cmInstr.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @date     07. February 2012
   6:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
   7:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  10:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:.././hal/sam3u1c/inc/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:.././hal/sam3u1c/inc/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  15:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  22:.././hal/sam3u1c/inc/core_cmInstr.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  24:.././hal/sam3u1c/inc/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  27:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  28:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:.././hal/sam3u1c/inc/core_cmInstr.h ****   Access to dedicated instructions
  31:.././hal/sam3u1c/inc/core_cmInstr.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmInstr.h **** */
  33:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  34:.././hal/sam3u1c/inc/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  37:.././hal/sam3u1c/inc/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  41:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  42:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
  43:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  44:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  46:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __NOP                             __nop
  47:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  48:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  49:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  51:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
  53:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  54:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFI                             __wfi
  55:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  56:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  57:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
  58:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  59:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  62:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFE                             __wfe
  63:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  64:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  65:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
  66:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  67:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  69:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SEV                             __sev
  70:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  71:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  72:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  74:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  78:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  80:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  81:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  83:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  86:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  88:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  89:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  91:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  94:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  96:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  97:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  99:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 101:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 103:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 104:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __REV                             __rev
 105:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 106:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 107:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 109:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 111:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 113:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 114:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 116:.././hal/sam3u1c/inc/core_cmInstr.h ****   rev16 r0, r0
 117:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 118:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 119:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 120:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 121:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 123:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 125:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 127:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 128:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 130:.././hal/sam3u1c/inc/core_cmInstr.h ****   revsh r0, r0
 131:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 132:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 133:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 134:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 135:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 137:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 139:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Rotated value
 142:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 143:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ROR                             __ror
 144:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 145:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 146:.././hal/sam3u1c/inc/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 148:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 150:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 152:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 154:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 155:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __RBIT                            __rbit
 156:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 157:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 158:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 160:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 162:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 165:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 167:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 168:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 170:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 172:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 175:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 177:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 178:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 180:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 182:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 185:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 187:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 188:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 190:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 192:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 193:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 195:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 196:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 197:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 199:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 200:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 202:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 204:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 205:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 207:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 208:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 209:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 211:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 212:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 214:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 216:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 217:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 219:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 220:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 221:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 223:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 224:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 226:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 228:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 229:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLREX                           __clrex
 230:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 231:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 232:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Signed Saturate
 233:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 234:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates a signed value.
 235:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 236:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 239:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 240:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SSAT                            __ssat
 241:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 242:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 243:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 245:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates an unsigned value.
 246:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 247:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 250:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 251:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __USAT                            __usat
 252:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 253:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 254:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Count leading zeros
 255:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 256:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 258:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             number of leading zeros in value
 260:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 261:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLZ                             __clz
 262:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 263:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 265:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 266:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 267:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:.././hal/sam3u1c/inc/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 270:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_iar.h>
 271:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 272:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 273:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:.././hal/sam3u1c/inc/core_cmInstr.h **** /* TI CCS specific functions */
 275:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 276:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 278:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 279:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:.././hal/sam3u1c/inc/core_cmInstr.h **** /* GNU gcc specific functions */
 281:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 282:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
 283:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 284:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 286:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 288:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("nop");
 289:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 290:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 291:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 292:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 294:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
 296:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 297:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 299:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 301:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 302:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 303:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
 304:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 305:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 308:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 310:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 312:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 313:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 314:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
 315:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 316:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 318:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 320:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("sev");
 321:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 322:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 323:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 324:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 326:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 330:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 332:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("isb");
 333:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 334:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 335:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 336:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 338:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 341:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 343:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 345:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 346:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 347:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 349:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 352:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 354:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dmb");
 998              	 .loc 7 354 3
 999              	 .syntax unified
 1000              	
 1001 000e BFF35F8F 	 dmb
 1002              	
 355:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 1003              	 .loc 7 355 1
 1004              	 .thumb
 1005              	 .syntax unified
 1006 0012 00BF     	 nop
 1007              	.LBE18:
 1008              	.LBE17:
 114:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	Assert(sleep_mode != SLEEPMGR_ACTIVE);
 115:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 116:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	cpu_irq_disable();
 1009              	 .loc 5 116 2
 1010 0014 054B     	 ldr r3,.L82
 1011 0016 0022     	 movs r2,#0
 1012 0018 1A70     	 strb r2,[r3]
 117:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 118:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	// Atomically enable the global interrupts and enter the sleep mode.
 119:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	pmc_sleep(sleep_mode);
 1013              	 .loc 5 119 2
 1014 001a FB79     	 ldrb r3,[r7,#7]
 1015 001c 1846     	 mov r0,r3
 1016 001e 044B     	 ldr r3,.L82+4
 1017 0020 9847     	 blx r3
 1018              	.LVL27:
 120:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #else
 121:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	UNUSED(sleep_mode);
 122:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 	cpu_irq_enable();
 123:.././hal/sam3u1c/inc/sam/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 124:.././hal/sam3u1c/inc/sam/sleepmgr.h **** 
 125:.././hal/sam3u1c/inc/sam/sleepmgr.h **** }
 1019              	 .loc 5 125 1
 1020 0022 00BF     	 nop
 1021 0024 0837     	 adds r7,r7,#8
 1022              	.LCFI61:
 1023              	 .cfi_def_cfa_offset 8
 1024 0026 BD46     	 mov sp,r7
 1025              	.LCFI62:
 1026              	 .cfi_def_cfa_register 13
 1027              	 
 1028 0028 80BD     	 pop {r7,pc}
 1029              	.L83:
 1030 002a 00BF     	 .align 2
 1031              	.L82:
 1032 002c 00000000 	 .word g_interrupt_enabled
 1033 0030 00000000 	 .word pmc_sleep
 1034              	 .cfi_endproc
 1035              	.LFE165:
 1037              	 .section .text.sleepmgr_init,"ax",%progbits
 1038              	 .align 1
 1039              	 .syntax unified
 1040              	 .thumb
 1041              	 .thumb_func
 1042              	 .fpu softvfp
 1044              	sleepmgr_init:
 1045              	.LFB166:
 1046              	 .file 8 ".././hal/sam3u1c/inc/sleepmgr.h"
   1:.././hal/sam3u1c/inc/sleepmgr.h **** /**
   2:.././hal/sam3u1c/inc/sleepmgr.h ****  * \file
   3:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   4:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep manager
   5:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   6:.././hal/sam3u1c/inc/sleepmgr.h ****  * Copyright (c) 2010 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   8:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  10:.././hal/sam3u1c/inc/sleepmgr.h ****  * \page License
  11:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  12:.././hal/sam3u1c/inc/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  15:.././hal/sam3u1c/inc/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  18:.././hal/sam3u1c/inc/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  22:.././hal/sam3u1c/inc/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  25:.././hal/sam3u1c/inc/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sleepmgr.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  28:.././hal/sam3u1c/inc/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  40:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  42:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  43:.././hal/sam3u1c/inc/sleepmgr.h **** #ifndef SLEEPMGR_H
  44:.././hal/sam3u1c/inc/sleepmgr.h **** #define SLEEPMGR_H
  45:.././hal/sam3u1c/inc/sleepmgr.h **** 
  46:.././hal/sam3u1c/inc/sleepmgr.h **** #include <compiler.h>
  47:.././hal/sam3u1c/inc/sleepmgr.h **** #include <parts.h>
  48:.././hal/sam3u1c/inc/sleepmgr.h **** 
  49:.././hal/sam3u1c/inc/sleepmgr.h **** #if (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM
  50:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam/sleepmgr.h"
  51:.././hal/sam3u1c/inc/sleepmgr.h **** #elif XMEGA
  52:.././hal/sam3u1c/inc/sleepmgr.h **** # include "xmega/sleepmgr.h"
  53:.././hal/sam3u1c/inc/sleepmgr.h **** #elif UC3
  54:.././hal/sam3u1c/inc/sleepmgr.h **** # include "uc3/sleepmgr.h"
  55:.././hal/sam3u1c/inc/sleepmgr.h **** #elif SAM4L
  56:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam4l/sleepmgr.h"
  57:.././hal/sam3u1c/inc/sleepmgr.h **** #elif MEGA
  58:.././hal/sam3u1c/inc/sleepmgr.h **** # include "mega/sleepmgr.h"
  59:.././hal/sam3u1c/inc/sleepmgr.h **** #elif (SAMD20 || SAMD21 || SAMR21 || SAMD11)
  60:.././hal/sam3u1c/inc/sleepmgr.h **** # include "samd/sleepmgr.h"
  61:.././hal/sam3u1c/inc/sleepmgr.h **** #else
  62:.././hal/sam3u1c/inc/sleepmgr.h **** # error Unsupported device.
  63:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  64:.././hal/sam3u1c/inc/sleepmgr.h **** 
  65:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef __cplusplus
  66:.././hal/sam3u1c/inc/sleepmgr.h **** extern "C" {
  67:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  68:.././hal/sam3u1c/inc/sleepmgr.h **** 
  69:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  70:.././hal/sam3u1c/inc/sleepmgr.h ****  * \defgroup sleepmgr_group Sleep manager
  71:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  72:.././hal/sam3u1c/inc/sleepmgr.h ****  * The sleep manager is a service for ensuring that the device is not put to
  73:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep in deeper sleep modes than the system (e.g., peripheral drivers,
  74:.././hal/sam3u1c/inc/sleepmgr.h ****  * services or the application) allows at any given time.
  75:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  76:.././hal/sam3u1c/inc/sleepmgr.h ****  * It is based on the use of lock counting for the individual sleep modes, and
  77:.././hal/sam3u1c/inc/sleepmgr.h ****  * will put the device to sleep in the shallowest sleep mode that has a non-zero
  78:.././hal/sam3u1c/inc/sleepmgr.h ****  * lock count. The drivers/services/application can change these counts by use
  79:.././hal/sam3u1c/inc/sleepmgr.h ****  * of \ref sleepmgr_lock_mode and \ref sleepmgr_unlock_mode.
  80:.././hal/sam3u1c/inc/sleepmgr.h ****  * Refer to \ref sleepmgr_mode for a list of the sleep modes available for
  81:.././hal/sam3u1c/inc/sleepmgr.h ****  * locking, and the device datasheet for information on their effect.
  82:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  83:.././hal/sam3u1c/inc/sleepmgr.h ****  * The application must supply the file \ref conf_sleepmgr.h.
  84:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  85:.././hal/sam3u1c/inc/sleepmgr.h ****  * For the sleep manager to be enabled, the symbol \ref CONFIG_SLEEPMGR_ENABLE
  86:.././hal/sam3u1c/inc/sleepmgr.h ****  * must be defined, e.g., in \ref conf_sleepmgr.h. If this symbol is not
  87:.././hal/sam3u1c/inc/sleepmgr.h ****  * defined, the functions are replaced with dummy functions and no RAM is used.
  88:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  89:.././hal/sam3u1c/inc/sleepmgr.h ****  * @{
  90:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  91:.././hal/sam3u1c/inc/sleepmgr.h **** 
  92:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  93:.././hal/sam3u1c/inc/sleepmgr.h ****  * \def CONFIG_SLEEPMGR_ENABLE
  94:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Configuration symbol for enabling the sleep manager
  95:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  96:.././hal/sam3u1c/inc/sleepmgr.h ****  * If this symbol is not defined, the functions of this service are replaced
  97:.././hal/sam3u1c/inc/sleepmgr.h ****  * with dummy functions. This is useful for reducing code size and execution
  98:.././hal/sam3u1c/inc/sleepmgr.h ****  * time if the sleep manager is not needed in the application.
  99:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 100:.././hal/sam3u1c/inc/sleepmgr.h ****  * This symbol may be defined in \ref conf_sleepmgr.h.
 101:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 102:.././hal/sam3u1c/inc/sleepmgr.h **** #if defined(__DOXYGEN__) && !defined(CONFIG_SLEEPMGR_ENABLE)
 103:.././hal/sam3u1c/inc/sleepmgr.h **** #  define CONFIG_SLEEPMGR_ENABLE
 104:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
 105:.././hal/sam3u1c/inc/sleepmgr.h **** 
 106:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 107:.././hal/sam3u1c/inc/sleepmgr.h ****  * \enum sleepmgr_mode
 108:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep mode locks
 109:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 110:.././hal/sam3u1c/inc/sleepmgr.h ****  * Identifiers for the different sleep mode locks.
 111:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 112:.././hal/sam3u1c/inc/sleepmgr.h **** 
 113:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 114:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Initialize the lock counts
 115:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 116:.././hal/sam3u1c/inc/sleepmgr.h ****  * Sets all lock counts to 0, except the very last one, which is set to 1. This
 117:.././hal/sam3u1c/inc/sleepmgr.h ****  * is done to simplify the algorithm for finding the deepest allowable sleep
 118:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode in \ref sleepmgr_enter_sleep.
 119:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 120:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_init(void)
 121:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1047              	 .loc 8 121 1
 1048              	 .cfi_startproc
 1049              	 
 1050              	 
 1051              	 
 1052 0000 80B4     	 push {r7}
 1053              	.LCFI63:
 1054              	 .cfi_def_cfa_offset 4
 1055              	 .cfi_offset 7,-4
 1056 0002 83B0     	 sub sp,sp,#12
 1057              	.LCFI64:
 1058              	 .cfi_def_cfa_offset 16
 1059 0004 00AF     	 add r7,sp,#0
 1060              	.LCFI65:
 1061              	 .cfi_def_cfa_register 7
 122:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 123:.././hal/sam3u1c/inc/sleepmgr.h **** 	uint8_t i;
 124:.././hal/sam3u1c/inc/sleepmgr.h **** 
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
 1062              	 .loc 8 125 9
 1063 0006 0023     	 movs r3,#0
 1064 0008 FB71     	 strb r3,[r7,#7]
 1065              	 .loc 8 125 2
 1066 000a 06E0     	 b .L85
 1067              	.L86:
 126:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1068              	 .loc 8 126 17 discriminator 3
 1069 000c FB79     	 ldrb r3,[r7,#7]
 1070              	 .loc 8 126 21 discriminator 3
 1071 000e 084A     	 ldr r2,.L87
 1072 0010 0021     	 movs r1,#0
 1073 0012 D154     	 strb r1,[r2,r3]
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1074              	 .loc 8 125 45 discriminator 3
 1075 0014 FB79     	 ldrb r3,[r7,#7]
 1076 0016 0133     	 adds r3,r3,#1
 1077 0018 FB71     	 strb r3,[r7,#7]
 1078              	.L85:
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 1079              	 .loc 8 125 2 discriminator 1
 1080 001a FB79     	 ldrb r3,[r7,#7]
 1081 001c 042B     	 cmp r3,#4
 1082 001e F5D9     	 bls .L86
 127:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 128:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
 1083              	 .loc 8 128 43
 1084 0020 034B     	 ldr r3,.L87
 1085 0022 0122     	 movs r2,#1
 1086 0024 5A71     	 strb r2,[r3,#5]
 129:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 130:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1087              	 .loc 8 130 1
 1088 0026 00BF     	 nop
 1089 0028 0C37     	 adds r7,r7,#12
 1090              	.LCFI66:
 1091              	 .cfi_def_cfa_offset 4
 1092 002a BD46     	 mov sp,r7
 1093              	.LCFI67:
 1094              	 .cfi_def_cfa_register 13
 1095              	 
 1096 002c 80BC     	 pop {r7}
 1097              	.LCFI68:
 1098              	 .cfi_restore 7
 1099              	 .cfi_def_cfa_offset 0
 1100 002e 7047     	 bx lr
 1101              	.L88:
 1102              	 .align 2
 1103              	.L87:
 1104 0030 00000000 	 .word sleepmgr_locks
 1105              	 .cfi_endproc
 1106              	.LFE166:
 1108              	 .section .text.sleepmgr_get_sleep_mode,"ax",%progbits
 1109              	 .align 1
 1110              	 .syntax unified
 1111              	 .thumb
 1112              	 .thumb_func
 1113              	 .fpu softvfp
 1115              	sleepmgr_get_sleep_mode:
 1116              	.LFB169:
 131:.././hal/sam3u1c/inc/sleepmgr.h **** 
 132:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 133:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Increase lock count for a sleep mode
 134:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 135:.././hal/sam3u1c/inc/sleepmgr.h ****  * Increases the lock count for \a mode to ensure that the sleep manager does
 136:.././hal/sam3u1c/inc/sleepmgr.h ****  * not put the device to sleep in the deeper sleep modes.
 137:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 138:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to lock.
 139:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 140:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
 141:.././hal/sam3u1c/inc/sleepmgr.h **** {
 142:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 143:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 144:.././hal/sam3u1c/inc/sleepmgr.h **** 
 145:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode] < 0xff);
 146:.././hal/sam3u1c/inc/sleepmgr.h **** 
 147:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 148:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 149:.././hal/sam3u1c/inc/sleepmgr.h **** 
 150:.././hal/sam3u1c/inc/sleepmgr.h **** 	++sleepmgr_locks[mode];
 151:.././hal/sam3u1c/inc/sleepmgr.h **** 
 152:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 153:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 154:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 155:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 156:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 157:.././hal/sam3u1c/inc/sleepmgr.h **** }
 158:.././hal/sam3u1c/inc/sleepmgr.h **** 
 159:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 160:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Decrease lock count for a sleep mode
 161:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 162:.././hal/sam3u1c/inc/sleepmgr.h ****  * Decreases the lock count for \a mode. If the lock count reaches 0, the sleep
 163:.././hal/sam3u1c/inc/sleepmgr.h ****  * manager can put the device to sleep in the deeper sleep modes.
 164:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 165:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to unlock.
 166:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 167:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
 168:.././hal/sam3u1c/inc/sleepmgr.h **** {
 169:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 170:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 171:.././hal/sam3u1c/inc/sleepmgr.h **** 
 172:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode]);
 173:.././hal/sam3u1c/inc/sleepmgr.h **** 
 174:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 175:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 176:.././hal/sam3u1c/inc/sleepmgr.h **** 
 177:.././hal/sam3u1c/inc/sleepmgr.h **** 	--sleepmgr_locks[mode];
 178:.././hal/sam3u1c/inc/sleepmgr.h **** 
 179:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 180:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 181:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 182:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 183:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 184:.././hal/sam3u1c/inc/sleepmgr.h **** }
 185:.././hal/sam3u1c/inc/sleepmgr.h **** 
 186:.././hal/sam3u1c/inc/sleepmgr.h ****  /**
 187:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Retrieves the deepest allowable sleep mode
 188:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 189:.././hal/sam3u1c/inc/sleepmgr.h ****  * Searches through the sleep mode lock counts, starting at the shallowest sleep
 190:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode, until the first non-zero lock count is found. The deepest allowable
 191:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep mode is then returned.
 192:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 193:.././hal/sam3u1c/inc/sleepmgr.h **** static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
 194:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1117              	 .loc 8 194 1
 1118              	 .cfi_startproc
 1119              	 
 1120              	 
 1121              	 
 1122 0000 80B4     	 push {r7}
 1123              	.LCFI69:
 1124              	 .cfi_def_cfa_offset 4
 1125              	 .cfi_offset 7,-4
 1126 0002 83B0     	 sub sp,sp,#12
 1127              	.LCFI70:
 1128              	 .cfi_def_cfa_offset 16
 1129 0004 00AF     	 add r7,sp,#0
 1130              	.LCFI71:
 1131              	 .cfi_def_cfa_register 7
 195:.././hal/sam3u1c/inc/sleepmgr.h **** 	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
 1132              	 .loc 8 195 21
 1133 0006 0023     	 movs r3,#0
 1134 0008 FB71     	 strb r3,[r7,#7]
 196:.././hal/sam3u1c/inc/sleepmgr.h **** 
 197:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 198:.././hal/sam3u1c/inc/sleepmgr.h **** 	uint8_t *lock_ptr = sleepmgr_locks;
 1135              	 .loc 8 198 11
 1136 000a 094B     	 ldr r3,.L93
 1137 000c 3B60     	 str r3,[r7]
 199:.././hal/sam3u1c/inc/sleepmgr.h **** 
 200:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Find first non-zero lock count, starting with the shallowest modes.
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 	while (!(*lock_ptr)) {
 1138              	 .loc 8 201 8
 1139 000e 05E0     	 b .L90
 1140              	.L91:
 202:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1141              	 .loc 8 202 11
 1142 0010 3B68     	 ldr r3,[r7]
 1143 0012 0133     	 adds r3,r3,#1
 1144 0014 3B60     	 str r3,[r7]
 203:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
 1145              	 .loc 8 203 14
 1146 0016 FB79     	 ldrb r3,[r7,#7]
 1147 0018 0133     	 adds r3,r3,#1
 1148 001a FB71     	 strb r3,[r7,#7]
 1149              	.L90:
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1150              	 .loc 8 201 11
 1151 001c 3B68     	 ldr r3,[r7]
 1152 001e 1B78     	 ldrb r3,[r3]
 201:.././hal/sam3u1c/inc/sleepmgr.h **** 		lock_ptr++;
 1153              	 .loc 8 201 8
 1154 0020 002B     	 cmp r3,#0
 1155 0022 F5D0     	 beq .L91
 204:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 205:.././hal/sam3u1c/inc/sleepmgr.h **** 
 206:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Catch the case where one too many sleepmgr_unlock_mode() call has been
 207:.././hal/sam3u1c/inc/sleepmgr.h **** 	// performed on the deepest sleep mode.
 208:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);
 209:.././hal/sam3u1c/inc/sleepmgr.h **** 
 210:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 211:.././hal/sam3u1c/inc/sleepmgr.h **** 
 212:.././hal/sam3u1c/inc/sleepmgr.h **** 	return sleep_mode;
 1156              	 .loc 8 212 9
 1157 0024 FB79     	 ldrb r3,[r7,#7]
 213:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1158              	 .loc 8 213 1
 1159 0026 1846     	 mov r0,r3
 1160 0028 0C37     	 adds r7,r7,#12
 1161              	.LCFI72:
 1162              	 .cfi_def_cfa_offset 4
 1163 002a BD46     	 mov sp,r7
 1164              	.LCFI73:
 1165              	 .cfi_def_cfa_register 13
 1166              	 
 1167 002c 80BC     	 pop {r7}
 1168              	.LCFI74:
 1169              	 .cfi_restore 7
 1170              	 .cfi_def_cfa_offset 0
 1171 002e 7047     	 bx lr
 1172              	.L94:
 1173              	 .align 2
 1174              	.L93:
 1175 0030 00000000 	 .word sleepmgr_locks
 1176              	 .cfi_endproc
 1177              	.LFE169:
 1179              	 .section .text.sleepmgr_enter_sleep,"ax",%progbits
 1180              	 .align 1
 1181              	 .syntax unified
 1182              	 .thumb
 1183              	 .thumb_func
 1184              	 .fpu softvfp
 1186              	sleepmgr_enter_sleep:
 1187              	.LFB170:
 214:.././hal/sam3u1c/inc/sleepmgr.h **** 
 215:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 216:.././hal/sam3u1c/inc/sleepmgr.h ****  * \fn sleepmgr_enter_sleep
 217:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Go to sleep in the deepest allowed mode
 218:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 219:.././hal/sam3u1c/inc/sleepmgr.h ****  * Searches through the sleep mode lock counts, starting at the shallowest sleep
 220:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode, until the first non-zero lock count is found. The device is then put to
 221:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep in the sleep mode that corresponds to the lock.
 222:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 223:.././hal/sam3u1c/inc/sleepmgr.h ****  * \note This function enables interrupts before going to sleep, and will leave
 224:.././hal/sam3u1c/inc/sleepmgr.h ****  * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 225:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode being locked.
 226:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 227:.././hal/sam3u1c/inc/sleepmgr.h **** 
 228:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_enter_sleep(void)
 229:.././hal/sam3u1c/inc/sleepmgr.h **** {
 1188              	 .loc 8 229 1
 1189              	 .cfi_startproc
 1190              	 
 1191              	 
 1192 0000 80B5     	 push {r7,lr}
 1193              	.LCFI75:
 1194              	 .cfi_def_cfa_offset 8
 1195              	 .cfi_offset 7,-8
 1196              	 .cfi_offset 14,-4
 1197 0002 82B0     	 sub sp,sp,#8
 1198              	.LCFI76:
 1199              	 .cfi_def_cfa_offset 16
 1200 0004 00AF     	 add r7,sp,#0
 1201              	.LCFI77:
 1202              	 .cfi_def_cfa_register 7
 230:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 231:.././hal/sam3u1c/inc/sleepmgr.h **** 	enum sleepmgr_mode sleep_mode;
 232:.././hal/sam3u1c/inc/sleepmgr.h **** 
 233:.././hal/sam3u1c/inc/sleepmgr.h **** 	//cpu_irq_disable();
 234:.././hal/sam3u1c/inc/sleepmgr.h **** 
 235:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Find the deepest allowable sleep mode
 236:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleep_mode = sleepmgr_get_sleep_mode();
 1203              	 .loc 8 236 15
 1204 0006 0B4B     	 ldr r3,.L98
 1205 0008 9847     	 blx r3
 1206              	.LVL28:
 1207 000a 0346     	 mov r3,r0
 1208 000c FB71     	 strb r3,[r7,#7]
 237:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Return right away if first mode (ACTIVE) is locked.
 238:.././hal/sam3u1c/inc/sleepmgr.h **** 	if (sleep_mode==SLEEPMGR_ACTIVE) {
 1209              	 .loc 8 238 5
 1210 000e FB79     	 ldrb r3,[r7,#7]
 1211 0010 002B     	 cmp r3,#0
 1212 0012 08D1     	 bne .L96
 239:.././hal/sam3u1c/inc/sleepmgr.h **** 		cpu_irq_enable();
 1213              	 .loc 8 239 3
 1214 0014 084B     	 ldr r3,.L98+4
 1215 0016 0122     	 movs r2,#1
 1216 0018 1A70     	 strb r2,[r3]
 1217              	.LBB19:
 1218              	.LBB20:
 354:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 1219              	 .loc 7 354 3
 1220              	 .syntax unified
 1221              	
 1222 001a BFF35F8F 	 dmb
 1223              	
 1224              	 .loc 7 355 1
 1225              	 .thumb
 1226              	 .syntax unified
 1227 001e 00BF     	 nop
 1228              	.LBE20:
 1229              	.LBE19:
 1230              	.LBB21:
 1231              	.LBB22:
 317:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 1232              	 .loc 6 317 3
 1233              	 .syntax unified
 1234              	
 1235 0020 62B6     	 cpsie i
 1236              	
 318:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 1237              	 .loc 6 318 1
 1238              	 .thumb
 1239              	 .syntax unified
 1240 0022 00BF     	 nop
 1241              	.LBE22:
 1242              	.LBE21:
 240:.././hal/sam3u1c/inc/sleepmgr.h **** 		return;
 1243              	 .loc 8 240 3
 1244 0024 03E0     	 b .L95
 1245              	.L96:
 241:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 242:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter the deepest allowable sleep mode with interrupts enabled
 243:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleepmgr_sleep(sleep_mode);
 1246              	 .loc 8 243 2
 1247 0026 FB79     	 ldrb r3,[r7,#7]
 1248 0028 1846     	 mov r0,r3
 1249 002a 044B     	 ldr r3,.L98+8
 1250 002c 9847     	 blx r3
 1251              	.LVL29:
 1252              	.L95:
 244:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 245:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_enable();
 246:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 247:.././hal/sam3u1c/inc/sleepmgr.h **** }
 1253              	 .loc 8 247 1
 1254 002e 0837     	 adds r7,r7,#8
 1255              	.LCFI78:
 1256              	 .cfi_def_cfa_offset 8
 1257 0030 BD46     	 mov sp,r7
 1258              	.LCFI79:
 1259              	 .cfi_def_cfa_register 13
 1260              	 
 1261 0032 80BD     	 pop {r7,pc}
 1262              	.L99:
 1263              	 .align 2
 1264              	.L98:
 1265 0034 00000000 	 .word sleepmgr_get_sleep_mode
 1266 0038 00000000 	 .word g_interrupt_enabled
 1267 003c 00000000 	 .word sleepmgr_sleep
 1268              	 .cfi_endproc
 1269              	.LFE170:
 1271              	 .section .text.genclk_config_defaults,"ax",%progbits
 1272              	 .align 1
 1273              	 .syntax unified
 1274              	 .thumb
 1275              	 .thumb_func
 1276              	 .fpu softvfp
 1278              	genclk_config_defaults:
 1279              	.LFB182:
 1280              	 .file 9 ".././hal/sam3u1c/inc/genclk.h"
   1:.././hal/sam3u1c/inc/genclk.h **** /**
   2:.././hal/sam3u1c/inc/genclk.h ****  * \file
   3:.././hal/sam3u1c/inc/genclk.h ****  *
   4:.././hal/sam3u1c/inc/genclk.h ****  * \brief Chip-specific generic clock management.
   5:.././hal/sam3u1c/inc/genclk.h ****  *
   6:.././hal/sam3u1c/inc/genclk.h ****  * Copyright (c) 2011 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/genclk.h ****  *
   8:.././hal/sam3u1c/inc/genclk.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/genclk.h ****  *
  10:.././hal/sam3u1c/inc/genclk.h ****  * \page License
  11:.././hal/sam3u1c/inc/genclk.h ****  *
  12:.././hal/sam3u1c/inc/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/genclk.h ****  *
  15:.././hal/sam3u1c/inc/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/genclk.h ****  *
  18:.././hal/sam3u1c/inc/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/genclk.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/genclk.h ****  *
  22:.././hal/sam3u1c/inc/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/genclk.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/genclk.h ****  *
  25:.././hal/sam3u1c/inc/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/genclk.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/genclk.h ****  *
  28:.././hal/sam3u1c/inc/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/genclk.h ****  *
  40:.././hal/sam3u1c/inc/genclk.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/genclk.h ****  *
  42:.././hal/sam3u1c/inc/genclk.h ****  */
  43:.././hal/sam3u1c/inc/genclk.h **** 
  44:.././hal/sam3u1c/inc/genclk.h **** #ifndef CHIP_GENCLK_H_INCLUDED
  45:.././hal/sam3u1c/inc/genclk.h **** #define CHIP_GENCLK_H_INCLUDED
  46:.././hal/sam3u1c/inc/genclk.h **** 
  47:.././hal/sam3u1c/inc/genclk.h **** #include <osc.h>
  48:.././hal/sam3u1c/inc/genclk.h **** #include <pll.h>
  49:.././hal/sam3u1c/inc/genclk.h **** 
  50:.././hal/sam3u1c/inc/genclk.h **** /// @cond 0
  51:.././hal/sam3u1c/inc/genclk.h **** /**INDENT-OFF**/
  52:.././hal/sam3u1c/inc/genclk.h **** #ifdef __cplusplus
  53:.././hal/sam3u1c/inc/genclk.h **** extern "C" {
  54:.././hal/sam3u1c/inc/genclk.h **** #endif
  55:.././hal/sam3u1c/inc/genclk.h **** /**INDENT-ON**/
  56:.././hal/sam3u1c/inc/genclk.h **** /// @endcond
  57:.././hal/sam3u1c/inc/genclk.h **** 
  58:.././hal/sam3u1c/inc/genclk.h **** /**
  59:.././hal/sam3u1c/inc/genclk.h ****  * \weakgroup genclk_group
  60:.././hal/sam3u1c/inc/genclk.h ****  * @{
  61:.././hal/sam3u1c/inc/genclk.h ****  */
  62:.././hal/sam3u1c/inc/genclk.h **** 
  63:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Identifiers (PCK)
  64:.././hal/sam3u1c/inc/genclk.h **** //@{
  65:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_0      0 //!< PCK0 ID
  66:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_1      1 //!< PCK1 ID
  67:.././hal/sam3u1c/inc/genclk.h **** #define GENCLK_PCK_2      2 //!< PCK2 ID
  68:.././hal/sam3u1c/inc/genclk.h **** //@}
  69:.././hal/sam3u1c/inc/genclk.h **** 
  70:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Sources (PCK)
  71:.././hal/sam3u1c/inc/genclk.h **** //@{
  72:.././hal/sam3u1c/inc/genclk.h **** 
  73:.././hal/sam3u1c/inc/genclk.h **** enum genclk_source {
  74:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_RC       = 0, //!< Internal 32kHz RC oscillator as PCK source clock
  75:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_XTAL     = 1, //!< External 32kHz crystal oscillator as PCK source clock
  76:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_SLCK_BYPASS   = 2, //!< External 32kHz bypass oscillator as PCK source clock
  77:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_4M_RC  = 3, //!< Internal 4MHz RC oscillator as PCK source clock
  78:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_8M_RC  = 4, //!< Internal 8MHz RC oscillator as PCK source clock
  79:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_12M_RC = 5, //!< Internal 12MHz RC oscillator as PCK source clock
  80:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_XTAL   = 6, //!< External crystal oscillator as PCK source clock
  81:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MAINCK_BYPASS = 7, //!< External bypass oscillator as PCK source clock
  82:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_PLLACK        = 8, //!< Use PLLACK as PCK source clock
  83:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_PLLBCK        = 9, //!< Use PLLBCK as PCK source clock
  84:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_SRC_MCK           = 10, //!< Use Master Clk as PCK source clock
  85:.././hal/sam3u1c/inc/genclk.h **** };
  86:.././hal/sam3u1c/inc/genclk.h **** 
  87:.././hal/sam3u1c/inc/genclk.h **** //@}
  88:.././hal/sam3u1c/inc/genclk.h **** 
  89:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Prescalers (PCK)
  90:.././hal/sam3u1c/inc/genclk.h **** //@{
  91:.././hal/sam3u1c/inc/genclk.h **** 
  92:.././hal/sam3u1c/inc/genclk.h **** enum genclk_divider {
  93:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_1  = PMC_PCK_PRES_CLK_1, //!< Set PCK clock prescaler to 1
  94:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_2  = PMC_PCK_PRES_CLK_2, //!< Set PCK clock prescaler to 2
  95:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_4  = PMC_PCK_PRES_CLK_4, //!< Set PCK clock prescaler to 4
  96:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_8  = PMC_PCK_PRES_CLK_8, //!< Set PCK clock prescaler to 8
  97:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_16 = PMC_PCK_PRES_CLK_16, //!< Set PCK clock prescaler to 16
  98:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_32 = PMC_PCK_PRES_CLK_32, //!< Set PCK clock prescaler to 32
  99:.././hal/sam3u1c/inc/genclk.h **** 	GENCLK_PCK_PRES_64 = PMC_PCK_PRES_CLK_64, //!< Set PCK clock prescaler to 64
 100:.././hal/sam3u1c/inc/genclk.h **** };
 101:.././hal/sam3u1c/inc/genclk.h **** 
 102:.././hal/sam3u1c/inc/genclk.h **** //@}
 103:.././hal/sam3u1c/inc/genclk.h **** 
 104:.././hal/sam3u1c/inc/genclk.h **** struct genclk_config {
 105:.././hal/sam3u1c/inc/genclk.h **** 	uint32_t ctrl;
 106:.././hal/sam3u1c/inc/genclk.h **** };
 107:.././hal/sam3u1c/inc/genclk.h **** 
 108:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_defaults(struct genclk_config *p_cfg,
 109:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 110:.././hal/sam3u1c/inc/genclk.h **** {
 1281              	 .loc 9 110 1
 1282              	 .cfi_startproc
 1283              	 
 1284              	 
 1285              	 
 1286 0000 80B4     	 push {r7}
 1287              	.LCFI80:
 1288              	 .cfi_def_cfa_offset 4
 1289              	 .cfi_offset 7,-4
 1290 0002 83B0     	 sub sp,sp,#12
 1291              	.LCFI81:
 1292              	 .cfi_def_cfa_offset 16
 1293 0004 00AF     	 add r7,sp,#0
 1294              	.LCFI82:
 1295              	 .cfi_def_cfa_register 7
 1296 0006 7860     	 str r0,[r7,#4]
 1297 0008 3960     	 str r1,[r7]
 111:.././hal/sam3u1c/inc/genclk.h **** 	ul_id = ul_id;
 112:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl = 0;
 1298              	 .loc 9 112 14
 1299 000a 7B68     	 ldr r3,[r7,#4]
 1300 000c 0022     	 movs r2,#0
 1301 000e 1A60     	 str r2,[r3]
 113:.././hal/sam3u1c/inc/genclk.h **** }
 1302              	 .loc 9 113 1
 1303 0010 00BF     	 nop
 1304 0012 0C37     	 adds r7,r7,#12
 1305              	.LCFI83:
 1306              	 .cfi_def_cfa_offset 4
 1307 0014 BD46     	 mov sp,r7
 1308              	.LCFI84:
 1309              	 .cfi_def_cfa_register 13
 1310              	 
 1311 0016 80BC     	 pop {r7}
 1312              	.LCFI85:
 1313              	 .cfi_restore 7
 1314              	 .cfi_def_cfa_offset 0
 1315 0018 7047     	 bx lr
 1316              	 .cfi_endproc
 1317              	.LFE182:
 1319              	 .section .text.genclk_config_set_source,"ax",%progbits
 1320              	 .align 1
 1321              	 .syntax unified
 1322              	 .thumb
 1323              	 .thumb_func
 1324              	 .fpu softvfp
 1326              	genclk_config_set_source:
 1327              	.LFB185:
 114:.././hal/sam3u1c/inc/genclk.h **** 
 115:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_read(struct genclk_config *p_cfg,
 116:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 117:.././hal/sam3u1c/inc/genclk.h **** {
 118:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl = PMC->PMC_PCK[ul_id];
 119:.././hal/sam3u1c/inc/genclk.h **** }
 120:.././hal/sam3u1c/inc/genclk.h **** 
 121:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_write(const struct genclk_config *p_cfg,
 122:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 123:.././hal/sam3u1c/inc/genclk.h **** {
 124:.././hal/sam3u1c/inc/genclk.h **** 	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
 125:.././hal/sam3u1c/inc/genclk.h **** }
 126:.././hal/sam3u1c/inc/genclk.h **** 
 127:.././hal/sam3u1c/inc/genclk.h **** //! \name Programmable Clock Source and Prescaler configuration
 128:.././hal/sam3u1c/inc/genclk.h **** //@{
 129:.././hal/sam3u1c/inc/genclk.h **** 
 130:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_set_source(struct genclk_config *p_cfg,
 131:.././hal/sam3u1c/inc/genclk.h **** 		enum genclk_source e_src)
 132:.././hal/sam3u1c/inc/genclk.h **** {
 1328              	 .loc 9 132 1
 1329              	 .cfi_startproc
 1330              	 
 1331              	 
 1332              	 
 1333 0000 80B4     	 push {r7}
 1334              	.LCFI86:
 1335              	 .cfi_def_cfa_offset 4
 1336              	 .cfi_offset 7,-4
 1337 0002 83B0     	 sub sp,sp,#12
 1338              	.LCFI87:
 1339              	 .cfi_def_cfa_offset 16
 1340 0004 00AF     	 add r7,sp,#0
 1341              	.LCFI88:
 1342              	 .cfi_def_cfa_register 7
 1343 0006 7860     	 str r0,[r7,#4]
 1344 0008 0B46     	 mov r3,r1
 1345 000a FB70     	 strb r3,[r7,#3]
 133:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl &= (~PMC_PCK_CSS_Msk);
 1346              	 .loc 9 133 14
 1347 000c 7B68     	 ldr r3,[r7,#4]
 1348 000e 1B68     	 ldr r3,[r3]
 1349 0010 23F00702 	 bic r2,r3,#7
 1350 0014 7B68     	 ldr r3,[r7,#4]
 1351 0016 1A60     	 str r2,[r3]
 134:.././hal/sam3u1c/inc/genclk.h **** 
 135:.././hal/sam3u1c/inc/genclk.h **** 	switch (e_src) {
 1352              	 .loc 9 135 2
 1353 0018 FB78     	 ldrb r3,[r7,#3]
 1354 001a 0A2B     	 cmp r3,#10
 1355 001c 39D8     	 bhi .L109
 1356 001e 01A2     	 adr r2,.L104
 1357 0020 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1358              	 .p2align 2
 1359              	.L104:
 1360 0024 51000000 	 .word .L108+1
 1361 0028 51000000 	 .word .L108+1
 1362 002c 51000000 	 .word .L108+1
 1363 0030 5B000000 	 .word .L107+1
 1364 0034 5B000000 	 .word .L107+1
 1365 0038 5B000000 	 .word .L107+1
 1366 003c 5B000000 	 .word .L107+1
 1367 0040 5B000000 	 .word .L107+1
 1368 0044 69000000 	 .word .L106+1
 1369 0048 77000000 	 .word .L105+1
 1370 004c 85000000 	 .word .L103+1
 1371              	 .p2align 1
 1372              	.L108:
 136:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_RC:
 137:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_XTAL:
 138:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_BYPASS:
 139:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_SLOW_CLK);
 1373              	 .loc 9 139 15
 1374 0050 7B68     	 ldr r3,[r7,#4]
 1375 0052 1A68     	 ldr r2,[r3]
 1376 0054 7B68     	 ldr r3,[r7,#4]
 1377 0056 1A60     	 str r2,[r3]
 140:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1378              	 .loc 9 140 3
 1379 0058 1BE0     	 b .L102
 1380              	.L107:
 141:.././hal/sam3u1c/inc/genclk.h **** 
 142:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_4M_RC:
 143:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_8M_RC:
 144:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_12M_RC:
 145:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_XTAL:
 146:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_BYPASS:
 147:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_MAIN_CLK);
 1381              	 .loc 9 147 15
 1382 005a 7B68     	 ldr r3,[r7,#4]
 1383 005c 1B68     	 ldr r3,[r3]
 1384 005e 43F00102 	 orr r2,r3,#1
 1385 0062 7B68     	 ldr r3,[r7,#4]
 1386 0064 1A60     	 str r2,[r3]
 148:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1387              	 .loc 9 148 3
 1388 0066 14E0     	 b .L102
 1389              	.L106:
 149:.././hal/sam3u1c/inc/genclk.h **** 
 150:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLACK:
 151:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_PLLA_CLK);
 1390              	 .loc 9 151 15
 1391 0068 7B68     	 ldr r3,[r7,#4]
 1392 006a 1B68     	 ldr r3,[r3]
 1393 006c 43F00202 	 orr r2,r3,#2
 1394 0070 7B68     	 ldr r3,[r7,#4]
 1395 0072 1A60     	 str r2,[r3]
 152:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1396              	 .loc 9 152 3
 1397 0074 0DE0     	 b .L102
 1398              	.L105:
 153:.././hal/sam3u1c/inc/genclk.h **** 
 154:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLBCK:
 155:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_UPLL_CLK);
 1399              	 .loc 9 155 15
 1400 0076 7B68     	 ldr r3,[r7,#4]
 1401 0078 1B68     	 ldr r3,[r3]
 1402 007a 43F00302 	 orr r2,r3,#3
 1403 007e 7B68     	 ldr r3,[r7,#4]
 1404 0080 1A60     	 str r2,[r3]
 156:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1405              	 .loc 9 156 3
 1406 0082 06E0     	 b .L102
 1407              	.L103:
 157:.././hal/sam3u1c/inc/genclk.h **** 
 158:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MCK:
 159:.././hal/sam3u1c/inc/genclk.h **** 		p_cfg->ctrl |= (PMC_PCK_CSS_MCK);
 1408              	 .loc 9 159 15
 1409 0084 7B68     	 ldr r3,[r7,#4]
 1410 0086 1B68     	 ldr r3,[r3]
 1411 0088 43F00402 	 orr r2,r3,#4
 1412 008c 7B68     	 ldr r3,[r7,#4]
 1413 008e 1A60     	 str r2,[r3]
 160:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1414              	 .loc 9 160 3
 1415 0090 00BF     	 nop
 1416              	.L102:
 1417              	.L109:
 161:.././hal/sam3u1c/inc/genclk.h **** 	}
 162:.././hal/sam3u1c/inc/genclk.h **** }
 1418              	 .loc 9 162 1
 1419 0092 00BF     	 nop
 1420 0094 0C37     	 adds r7,r7,#12
 1421              	.LCFI89:
 1422              	 .cfi_def_cfa_offset 4
 1423 0096 BD46     	 mov sp,r7
 1424              	.LCFI90:
 1425              	 .cfi_def_cfa_register 13
 1426              	 
 1427 0098 80BC     	 pop {r7}
 1428              	.LCFI91:
 1429              	 .cfi_restore 7
 1430              	 .cfi_def_cfa_offset 0
 1431 009a 7047     	 bx lr
 1432              	 .cfi_endproc
 1433              	.LFE185:
 1435              	 .section .text.genclk_config_set_divider,"ax",%progbits
 1436              	 .align 1
 1437              	 .syntax unified
 1438              	 .thumb
 1439              	 .thumb_func
 1440              	 .fpu softvfp
 1442              	genclk_config_set_divider:
 1443              	.LFB186:
 163:.././hal/sam3u1c/inc/genclk.h **** 
 164:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_config_set_divider(struct genclk_config *p_cfg,
 165:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t e_divider)
 166:.././hal/sam3u1c/inc/genclk.h **** {
 1444              	 .loc 9 166 1
 1445              	 .cfi_startproc
 1446              	 
 1447              	 
 1448              	 
 1449 0000 80B4     	 push {r7}
 1450              	.LCFI92:
 1451              	 .cfi_def_cfa_offset 4
 1452              	 .cfi_offset 7,-4
 1453 0002 83B0     	 sub sp,sp,#12
 1454              	.LCFI93:
 1455              	 .cfi_def_cfa_offset 16
 1456 0004 00AF     	 add r7,sp,#0
 1457              	.LCFI94:
 1458              	 .cfi_def_cfa_register 7
 1459 0006 7860     	 str r0,[r7,#4]
 1460 0008 3960     	 str r1,[r7]
 167:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl &= ~PMC_PCK_PRES_Msk;
 1461              	 .loc 9 167 14
 1462 000a 7B68     	 ldr r3,[r7,#4]
 1463 000c 1B68     	 ldr r3,[r3]
 1464 000e 23F07002 	 bic r2,r3,#112
 1465 0012 7B68     	 ldr r3,[r7,#4]
 1466 0014 1A60     	 str r2,[r3]
 168:.././hal/sam3u1c/inc/genclk.h **** 	p_cfg->ctrl |= e_divider;
 1467              	 .loc 9 168 14
 1468 0016 7B68     	 ldr r3,[r7,#4]
 1469 0018 1A68     	 ldr r2,[r3]
 1470 001a 3B68     	 ldr r3,[r7]
 1471 001c 1A43     	 orrs r2,r2,r3
 1472 001e 7B68     	 ldr r3,[r7,#4]
 1473 0020 1A60     	 str r2,[r3]
 169:.././hal/sam3u1c/inc/genclk.h **** }
 1474              	 .loc 9 169 1
 1475 0022 00BF     	 nop
 1476 0024 0C37     	 adds r7,r7,#12
 1477              	.LCFI95:
 1478              	 .cfi_def_cfa_offset 4
 1479 0026 BD46     	 mov sp,r7
 1480              	.LCFI96:
 1481              	 .cfi_def_cfa_register 13
 1482              	 
 1483 0028 80BC     	 pop {r7}
 1484              	.LCFI97:
 1485              	 .cfi_restore 7
 1486              	 .cfi_def_cfa_offset 0
 1487 002a 7047     	 bx lr
 1488              	 .cfi_endproc
 1489              	.LFE186:
 1491              	 .section .text.genclk_enable,"ax",%progbits
 1492              	 .align 1
 1493              	 .syntax unified
 1494              	 .thumb
 1495              	 .thumb_func
 1496              	 .fpu softvfp
 1498              	genclk_enable:
 1499              	.LFB187:
 170:.././hal/sam3u1c/inc/genclk.h **** 
 171:.././hal/sam3u1c/inc/genclk.h **** //@}
 172:.././hal/sam3u1c/inc/genclk.h **** 
 173:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_enable(const struct genclk_config *p_cfg,
 174:.././hal/sam3u1c/inc/genclk.h **** 		uint32_t ul_id)
 175:.././hal/sam3u1c/inc/genclk.h **** {
 1500              	 .loc 9 175 1
 1501              	 .cfi_startproc
 1502              	 
 1503              	 
 1504 0000 80B5     	 push {r7,lr}
 1505              	.LCFI98:
 1506              	 .cfi_def_cfa_offset 8
 1507              	 .cfi_offset 7,-8
 1508              	 .cfi_offset 14,-4
 1509 0002 82B0     	 sub sp,sp,#8
 1510              	.LCFI99:
 1511              	 .cfi_def_cfa_offset 16
 1512 0004 00AF     	 add r7,sp,#0
 1513              	.LCFI100:
 1514              	 .cfi_def_cfa_register 7
 1515 0006 7860     	 str r0,[r7,#4]
 1516 0008 3960     	 str r1,[r7]
 176:.././hal/sam3u1c/inc/genclk.h **** 	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
 1517              	 .loc 9 176 5
 1518 000a 0749     	 ldr r1,.L112
 1519              	 .loc 9 176 29
 1520 000c 7B68     	 ldr r3,[r7,#4]
 1521 000e 1A68     	 ldr r2,[r3]
 1522              	 .loc 9 176 22
 1523 0010 3B68     	 ldr r3,[r7]
 1524 0012 1033     	 adds r3,r3,#16
 1525 0014 41F82320 	 str r2,[r1,r3,lsl#2]
 177:.././hal/sam3u1c/inc/genclk.h **** 	pmc_enable_pck(ul_id);
 1526              	 .loc 9 177 2
 1527 0018 3868     	 ldr r0,[r7]
 1528 001a 044B     	 ldr r3,.L112+4
 1529 001c 9847     	 blx r3
 1530              	.LVL30:
 178:.././hal/sam3u1c/inc/genclk.h **** }
 1531              	 .loc 9 178 1
 1532 001e 00BF     	 nop
 1533 0020 0837     	 adds r7,r7,#8
 1534              	.LCFI101:
 1535              	 .cfi_def_cfa_offset 8
 1536 0022 BD46     	 mov sp,r7
 1537              	.LCFI102:
 1538              	 .cfi_def_cfa_register 13
 1539              	 
 1540 0024 80BD     	 pop {r7,pc}
 1541              	.L113:
 1542 0026 00BF     	 .align 2
 1543              	.L112:
 1544 0028 00040E40 	 .word 1074660352
 1545 002c 00000000 	 .word pmc_enable_pck
 1546              	 .cfi_endproc
 1547              	.LFE187:
 1549              	 .section .text.genclk_enable_source,"ax",%progbits
 1550              	 .align 1
 1551              	 .syntax unified
 1552              	 .thumb
 1553              	 .thumb_func
 1554              	 .fpu softvfp
 1556              	genclk_enable_source:
 1557              	.LFB189:
 179:.././hal/sam3u1c/inc/genclk.h **** 
 180:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_disable(uint32_t ul_id)
 181:.././hal/sam3u1c/inc/genclk.h **** {
 182:.././hal/sam3u1c/inc/genclk.h **** 	pmc_disable_pck(ul_id);
 183:.././hal/sam3u1c/inc/genclk.h **** }
 184:.././hal/sam3u1c/inc/genclk.h **** 
 185:.././hal/sam3u1c/inc/genclk.h **** static inline void genclk_enable_source(enum genclk_source e_src)
 186:.././hal/sam3u1c/inc/genclk.h **** {
 1558              	 .loc 9 186 1
 1559              	 .cfi_startproc
 1560              	 
 1561              	 
 1562 0000 80B5     	 push {r7,lr}
 1563              	.LCFI103:
 1564              	 .cfi_def_cfa_offset 8
 1565              	 .cfi_offset 7,-8
 1566              	 .cfi_offset 14,-4
 1567 0002 82B0     	 sub sp,sp,#8
 1568              	.LCFI104:
 1569              	 .cfi_def_cfa_offset 16
 1570 0004 00AF     	 add r7,sp,#0
 1571              	.LCFI105:
 1572              	 .cfi_def_cfa_register 7
 1573 0006 0346     	 mov r3,r0
 1574 0008 FB71     	 strb r3,[r7,#7]
 187:.././hal/sam3u1c/inc/genclk.h **** 	switch (e_src) {
 1575              	 .loc 9 187 2
 1576 000a FB79     	 ldrb r3,[r7,#7]
 1577 000c 0A2B     	 cmp r3,#10
 1578 000e 00F2A280 	 bhi .L137
 1579 0012 01A2     	 adr r2,.L117
 1580 0014 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1581              	 .p2align 2
 1582              	.L117:
 1583 0018 45000000 	 .word .L127+1
 1584 001c 67000000 	 .word .L126+1
 1585 0020 87000000 	 .word .L125+1
 1586 0024 A7000000 	 .word .L124+1
 1587 0028 C7000000 	 .word .L123+1
 1588 002c E7000000 	 .word .L122+1
 1589 0030 07010000 	 .word .L121+1
 1590 0034 27010000 	 .word .L120+1
 1591 0038 47010000 	 .word .L119+1
 1592 003c 4F010000 	 .word .L118+1
 1593 0040 57010000 	 .word .L137+1
 1594              	 .p2align 1
 1595              	.L127:
 188:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_RC:
 189:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_RC)) {
 1596              	 .loc 9 189 8
 1597 0044 0020     	 movs r0,#0
 1598 0046 4E4B     	 ldr r3,.L147
 1599 0048 9847     	 blx r3
 1600              	.LVL31:
 1601 004a 0346     	 mov r3,r0
 1602              	 .loc 9 189 7
 1603 004c 83F00103 	 eor r3,r3,#1
 1604 0050 DBB2     	 uxtb r3,r3
 1605              	 .loc 9 189 6
 1606 0052 002B     	 cmp r3,#0
 1607 0054 00F08180 	 beq .L138
 190:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_RC);
 1608              	 .loc 9 190 4
 1609 0058 0020     	 movs r0,#0
 1610 005a 4A4B     	 ldr r3,.L147+4
 1611 005c 9847     	 blx r3
 1612              	.LVL32:
 191:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_RC);
 1613              	 .loc 9 191 4
 1614 005e 0020     	 movs r0,#0
 1615 0060 494B     	 ldr r3,.L147+8
 1616 0062 9847     	 blx r3
 1617              	.LVL33:
 192:.././hal/sam3u1c/inc/genclk.h **** 		}
 193:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1618              	 .loc 9 193 3
 1619 0064 79E0     	 b .L138
 1620              	.L126:
 194:.././hal/sam3u1c/inc/genclk.h **** 
 195:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_XTAL:
 196:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_XTAL)) {
 1621              	 .loc 9 196 8
 1622 0066 0120     	 movs r0,#1
 1623 0068 454B     	 ldr r3,.L147
 1624 006a 9847     	 blx r3
 1625              	.LVL34:
 1626 006c 0346     	 mov r3,r0
 1627              	 .loc 9 196 7
 1628 006e 83F00103 	 eor r3,r3,#1
 1629 0072 DBB2     	 uxtb r3,r3
 1630              	 .loc 9 196 6
 1631 0074 002B     	 cmp r3,#0
 1632 0076 72D0     	 beq .L139
 197:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_XTAL);
 1633              	 .loc 9 197 4
 1634 0078 0120     	 movs r0,#1
 1635 007a 424B     	 ldr r3,.L147+4
 1636 007c 9847     	 blx r3
 1637              	.LVL35:
 198:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_XTAL);
 1638              	 .loc 9 198 4
 1639 007e 0120     	 movs r0,#1
 1640 0080 414B     	 ldr r3,.L147+8
 1641 0082 9847     	 blx r3
 1642              	.LVL36:
 199:.././hal/sam3u1c/inc/genclk.h **** 		}
 200:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1643              	 .loc 9 200 3
 1644 0084 6BE0     	 b .L139
 1645              	.L125:
 201:.././hal/sam3u1c/inc/genclk.h **** 
 202:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_SLCK_BYPASS:
 203:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_SLCK_32K_BYPASS)) {
 1646              	 .loc 9 203 8
 1647 0086 0220     	 movs r0,#2
 1648 0088 3D4B     	 ldr r3,.L147
 1649 008a 9847     	 blx r3
 1650              	.LVL37:
 1651 008c 0346     	 mov r3,r0
 1652              	 .loc 9 203 7
 1653 008e 83F00103 	 eor r3,r3,#1
 1654 0092 DBB2     	 uxtb r3,r3
 1655              	 .loc 9 203 6
 1656 0094 002B     	 cmp r3,#0
 1657 0096 64D0     	 beq .L140
 204:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_SLCK_32K_BYPASS);
 1658              	 .loc 9 204 4
 1659 0098 0220     	 movs r0,#2
 1660 009a 3A4B     	 ldr r3,.L147+4
 1661 009c 9847     	 blx r3
 1662              	.LVL38:
 205:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_SLCK_32K_BYPASS);
 1663              	 .loc 9 205 4
 1664 009e 0220     	 movs r0,#2
 1665 00a0 394B     	 ldr r3,.L147+8
 1666 00a2 9847     	 blx r3
 1667              	.LVL39:
 206:.././hal/sam3u1c/inc/genclk.h **** 		}
 207:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1668              	 .loc 9 207 3
 1669 00a4 5DE0     	 b .L140
 1670              	.L124:
 208:.././hal/sam3u1c/inc/genclk.h **** 
 209:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_4M_RC:
 210:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_4M_RC)) {
 1671              	 .loc 9 210 8
 1672 00a6 0320     	 movs r0,#3
 1673 00a8 354B     	 ldr r3,.L147
 1674 00aa 9847     	 blx r3
 1675              	.LVL40:
 1676 00ac 0346     	 mov r3,r0
 1677              	 .loc 9 210 7
 1678 00ae 83F00103 	 eor r3,r3,#1
 1679 00b2 DBB2     	 uxtb r3,r3
 1680              	 .loc 9 210 6
 1681 00b4 002B     	 cmp r3,#0
 1682 00b6 56D0     	 beq .L141
 211:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_4M_RC);
 1683              	 .loc 9 211 4
 1684 00b8 0320     	 movs r0,#3
 1685 00ba 324B     	 ldr r3,.L147+4
 1686 00bc 9847     	 blx r3
 1687              	.LVL41:
 212:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_4M_RC);
 1688              	 .loc 9 212 4
 1689 00be 0320     	 movs r0,#3
 1690 00c0 314B     	 ldr r3,.L147+8
 1691 00c2 9847     	 blx r3
 1692              	.LVL42:
 213:.././hal/sam3u1c/inc/genclk.h **** 		}
 214:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1693              	 .loc 9 214 3
 1694 00c4 4FE0     	 b .L141
 1695              	.L123:
 215:.././hal/sam3u1c/inc/genclk.h **** 
 216:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_8M_RC:
 217:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_8M_RC)) {
 1696              	 .loc 9 217 8
 1697 00c6 0420     	 movs r0,#4
 1698 00c8 2D4B     	 ldr r3,.L147
 1699 00ca 9847     	 blx r3
 1700              	.LVL43:
 1701 00cc 0346     	 mov r3,r0
 1702              	 .loc 9 217 7
 1703 00ce 83F00103 	 eor r3,r3,#1
 1704 00d2 DBB2     	 uxtb r3,r3
 1705              	 .loc 9 217 6
 1706 00d4 002B     	 cmp r3,#0
 1707 00d6 48D0     	 beq .L142
 218:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_8M_RC);
 1708              	 .loc 9 218 4
 1709 00d8 0420     	 movs r0,#4
 1710 00da 2A4B     	 ldr r3,.L147+4
 1711 00dc 9847     	 blx r3
 1712              	.LVL44:
 219:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_8M_RC);
 1713              	 .loc 9 219 4
 1714 00de 0420     	 movs r0,#4
 1715 00e0 294B     	 ldr r3,.L147+8
 1716 00e2 9847     	 blx r3
 1717              	.LVL45:
 220:.././hal/sam3u1c/inc/genclk.h **** 		}
 221:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1718              	 .loc 9 221 3
 1719 00e4 41E0     	 b .L142
 1720              	.L122:
 222:.././hal/sam3u1c/inc/genclk.h **** 
 223:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_12M_RC:
 224:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_12M_RC)) {
 1721              	 .loc 9 224 8
 1722 00e6 0520     	 movs r0,#5
 1723 00e8 254B     	 ldr r3,.L147
 1724 00ea 9847     	 blx r3
 1725              	.LVL46:
 1726 00ec 0346     	 mov r3,r0
 1727              	 .loc 9 224 7
 1728 00ee 83F00103 	 eor r3,r3,#1
 1729 00f2 DBB2     	 uxtb r3,r3
 1730              	 .loc 9 224 6
 1731 00f4 002B     	 cmp r3,#0
 1732 00f6 3AD0     	 beq .L143
 225:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_12M_RC);
 1733              	 .loc 9 225 4
 1734 00f8 0520     	 movs r0,#5
 1735 00fa 224B     	 ldr r3,.L147+4
 1736 00fc 9847     	 blx r3
 1737              	.LVL47:
 226:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_12M_RC);
 1738              	 .loc 9 226 4
 1739 00fe 0520     	 movs r0,#5
 1740 0100 214B     	 ldr r3,.L147+8
 1741 0102 9847     	 blx r3
 1742              	.LVL48:
 227:.././hal/sam3u1c/inc/genclk.h **** 		}
 228:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1743              	 .loc 9 228 3
 1744 0104 33E0     	 b .L143
 1745              	.L121:
 229:.././hal/sam3u1c/inc/genclk.h **** 
 230:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_XTAL:
 231:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_XTAL)) {
 1746              	 .loc 9 231 8
 1747 0106 0620     	 movs r0,#6
 1748 0108 1D4B     	 ldr r3,.L147
 1749 010a 9847     	 blx r3
 1750              	.LVL49:
 1751 010c 0346     	 mov r3,r0
 1752              	 .loc 9 231 7
 1753 010e 83F00103 	 eor r3,r3,#1
 1754 0112 DBB2     	 uxtb r3,r3
 1755              	 .loc 9 231 6
 1756 0114 002B     	 cmp r3,#0
 1757 0116 2CD0     	 beq .L144
 232:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_XTAL);
 1758              	 .loc 9 232 4
 1759 0118 0620     	 movs r0,#6
 1760 011a 1A4B     	 ldr r3,.L147+4
 1761 011c 9847     	 blx r3
 1762              	.LVL50:
 233:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_XTAL);
 1763              	 .loc 9 233 4
 1764 011e 0620     	 movs r0,#6
 1765 0120 194B     	 ldr r3,.L147+8
 1766 0122 9847     	 blx r3
 1767              	.LVL51:
 234:.././hal/sam3u1c/inc/genclk.h **** 		}
 235:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1768              	 .loc 9 235 3
 1769 0124 25E0     	 b .L144
 1770              	.L120:
 236:.././hal/sam3u1c/inc/genclk.h **** 
 237:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MAINCK_BYPASS:
 238:.././hal/sam3u1c/inc/genclk.h **** 		if (!osc_is_ready(OSC_MAINCK_BYPASS)) {
 1771              	 .loc 9 238 8
 1772 0126 0720     	 movs r0,#7
 1773 0128 154B     	 ldr r3,.L147
 1774 012a 9847     	 blx r3
 1775              	.LVL52:
 1776 012c 0346     	 mov r3,r0
 1777              	 .loc 9 238 7
 1778 012e 83F00103 	 eor r3,r3,#1
 1779 0132 DBB2     	 uxtb r3,r3
 1780              	 .loc 9 238 6
 1781 0134 002B     	 cmp r3,#0
 1782 0136 1ED0     	 beq .L145
 239:.././hal/sam3u1c/inc/genclk.h **** 			osc_enable(OSC_MAINCK_BYPASS);
 1783              	 .loc 9 239 4
 1784 0138 0720     	 movs r0,#7
 1785 013a 124B     	 ldr r3,.L147+4
 1786 013c 9847     	 blx r3
 1787              	.LVL53:
 240:.././hal/sam3u1c/inc/genclk.h **** 			osc_wait_ready(OSC_MAINCK_BYPASS);
 1788              	 .loc 9 240 4
 1789 013e 0720     	 movs r0,#7
 1790 0140 114B     	 ldr r3,.L147+8
 1791 0142 9847     	 blx r3
 1792              	.LVL54:
 241:.././hal/sam3u1c/inc/genclk.h **** 		}
 242:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1793              	 .loc 9 242 3
 1794 0144 17E0     	 b .L145
 1795              	.L119:
 243:.././hal/sam3u1c/inc/genclk.h **** 
 244:.././hal/sam3u1c/inc/genclk.h **** #ifdef CONFIG_PLL0_SOURCE
 245:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLACK:
 246:.././hal/sam3u1c/inc/genclk.h **** 		pll_enable_config_defaults(0);
 1796              	 .loc 9 246 3
 1797 0146 0020     	 movs r0,#0
 1798 0148 104B     	 ldr r3,.L147+12
 1799 014a 9847     	 blx r3
 1800              	.LVL55:
 247:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1801              	 .loc 9 247 3
 1802 014c 14E0     	 b .L129
 1803              	.L118:
 248:.././hal/sam3u1c/inc/genclk.h **** #endif
 249:.././hal/sam3u1c/inc/genclk.h **** 
 250:.././hal/sam3u1c/inc/genclk.h **** #ifdef CONFIG_PLL1_SOURCE
 251:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_PLLBCK:
 252:.././hal/sam3u1c/inc/genclk.h **** 		pll_enable_config_defaults(1);
 1804              	 .loc 9 252 3
 1805 014e 0120     	 movs r0,#1
 1806 0150 0E4B     	 ldr r3,.L147+12
 1807 0152 9847     	 blx r3
 1808              	.LVL56:
 253:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1809              	 .loc 9 253 3
 1810 0154 10E0     	 b .L129
 1811              	.L137:
 254:.././hal/sam3u1c/inc/genclk.h **** #endif
 255:.././hal/sam3u1c/inc/genclk.h **** 
 256:.././hal/sam3u1c/inc/genclk.h **** 	case GENCLK_PCK_SRC_MCK:
 257:.././hal/sam3u1c/inc/genclk.h **** 		break;
 258:.././hal/sam3u1c/inc/genclk.h **** 
 259:.././hal/sam3u1c/inc/genclk.h **** 	default:
 260:.././hal/sam3u1c/inc/genclk.h **** 		Assert(false);
 261:.././hal/sam3u1c/inc/genclk.h **** 		break;
 1812              	 .loc 9 261 3
 1813 0156 00BF     	 nop
 1814 0158 0EE0     	 b .L146
 1815              	.L138:
 193:.././hal/sam3u1c/inc/genclk.h **** 
 1816              	 .loc 9 193 3
 1817 015a 00BF     	 nop
 1818 015c 0CE0     	 b .L146
 1819              	.L139:
 200:.././hal/sam3u1c/inc/genclk.h **** 
 1820              	 .loc 9 200 3
 1821 015e 00BF     	 nop
 1822 0160 0AE0     	 b .L146
 1823              	.L140:
 207:.././hal/sam3u1c/inc/genclk.h **** 
 1824              	 .loc 9 207 3
 1825 0162 00BF     	 nop
 1826 0164 08E0     	 b .L146
 1827              	.L141:
 214:.././hal/sam3u1c/inc/genclk.h **** 
 1828              	 .loc 9 214 3
 1829 0166 00BF     	 nop
 1830 0168 06E0     	 b .L146
 1831              	.L142:
 221:.././hal/sam3u1c/inc/genclk.h **** 
 1832              	 .loc 9 221 3
 1833 016a 00BF     	 nop
 1834 016c 04E0     	 b .L146
 1835              	.L143:
 228:.././hal/sam3u1c/inc/genclk.h **** 
 1836              	 .loc 9 228 3
 1837 016e 00BF     	 nop
 1838 0170 02E0     	 b .L146
 1839              	.L144:
 235:.././hal/sam3u1c/inc/genclk.h **** 
 1840              	 .loc 9 235 3
 1841 0172 00BF     	 nop
 1842 0174 00E0     	 b .L146
 1843              	.L145:
 242:.././hal/sam3u1c/inc/genclk.h **** 
 1844              	 .loc 9 242 3
 1845 0176 00BF     	 nop
 1846              	.L129:
 1847              	.L146:
 262:.././hal/sam3u1c/inc/genclk.h **** 	}
 263:.././hal/sam3u1c/inc/genclk.h **** }
 1848              	 .loc 9 263 1
 1849 0178 00BF     	 nop
 1850 017a 0837     	 adds r7,r7,#8
 1851              	.LCFI106:
 1852              	 .cfi_def_cfa_offset 8
 1853 017c BD46     	 mov sp,r7
 1854              	.LCFI107:
 1855              	 .cfi_def_cfa_register 13
 1856              	 
 1857 017e 80BD     	 pop {r7,pc}
 1858              	.L148:
 1859              	 .align 2
 1860              	.L147:
 1861 0180 00000000 	 .word osc_is_ready
 1862 0184 00000000 	 .word osc_enable
 1863 0188 00000000 	 .word osc_wait_ready
 1864 018c 00000000 	 .word pll_enable_config_defaults
 1865              	 .cfi_endproc
 1866              	.LFE189:
 1868              	 .global usb_serial_number
 1869              	 .section .data.usb_serial_number,"aw"
 1870              	 .align 2
 1873              	usb_serial_number:
 1874 0000 30303030 	 .ascii "000000000000DEADBEEF\000"
 1874      30303030 
 1874      30303030 
 1874      44454144 
 1874      42454546 
 1875 0015 00000000 	 .space 12
 1875      00000000 
 1875      00000000 
 1876              	 .section .text.phywhisperer_setup_pins,"ax",%progbits
 1877              	 .align 1
 1878              	 .global phywhisperer_setup_pins
 1879              	 .syntax unified
 1880              	 .thumb
 1881              	 .thumb_func
 1882              	 .fpu softvfp
 1884              	phywhisperer_setup_pins:
 1885              	.LFB190:
 1886              	 .file 10 "main.c"
   1:main.c        **** #include <asf.h>
   2:main.c        **** #include "conf_usb.h"
   3:main.c        **** #include "stdio_serial.h"
   4:main.c        **** #include "ui.h"
   5:main.c        **** #include "genclk.h"
   6:main.c        **** #include "tasks.h"
   7:main.c        **** #include "usb_xmem.h"
   8:main.c        **** #include "fpga_program.h"
   9:main.c        **** #include "usb.h"
  10:main.c        **** #include "sysclk.h"
  11:main.c        **** #include <string.h>
  12:main.c        **** 
  13:main.c        **** //Serial Number - will be read by device ID
  14:main.c        **** char usb_serial_number[33] = "000000000000DEADBEEF";
  15:main.c        **** 
  16:main.c        **** 
  17:main.c        **** void phywhisperer_setup_pins(void)
  18:main.c        **** {
 1887              	 .loc 10 18 1
 1888              	 .cfi_startproc
 1889              	 
 1890              	 
 1891 0000 80B5     	 push {r7,lr}
 1892              	.LCFI108:
 1893              	 .cfi_def_cfa_offset 8
 1894              	 .cfi_offset 7,-8
 1895              	 .cfi_offset 14,-4
 1896 0002 00AF     	 add r7,sp,#0
 1897              	.LCFI109:
 1898              	 .cfi_def_cfa_register 7
  19:main.c        ****     board_init();
 1899              	 .loc 10 19 5
 1900 0004 3F4B     	 ldr r3,.L150
 1901 0006 9847     	 blx r3
 1902              	.LVL57:
  20:main.c        **** 
  21:main.c        ****     
  22:main.c        ****     //Configure FPGA to allow programming via USB
  23:main.c        ****     fpga_program_init();
 1903              	 .loc 10 23 5
 1904 0008 3F4B     	 ldr r3,.L150+4
 1905 000a 9847     	 blx r3
 1906              	.LVL58:
  24:main.c        **** 
  25:main.c        ****     /* Enable SMC */
  26:main.c        ****     pmc_enable_periph_clk(ID_SMC);
 1907              	 .loc 10 26 5
 1908 000c 0920     	 movs r0,#9
 1909 000e 3F4B     	 ldr r3,.L150+8
 1910 0010 9847     	 blx r3
 1911              	.LVL59:
  27:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
 1912              	 .loc 10 27 5
 1913 0012 3F49     	 ldr r1,.L150+12
 1914 0014 2920     	 movs r0,#41
 1915 0016 3F4B     	 ldr r3,.L150+16
 1916 0018 9847     	 blx r3
 1917              	.LVL60:
  28:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
 1918              	 .loc 10 28 5
 1919 001a 3D49     	 ldr r1,.L150+12
 1920 001c 2A20     	 movs r0,#42
 1921 001e 3D4B     	 ldr r3,.L150+16
 1922 0020 9847     	 blx r3
 1923              	.LVL61:
  29:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
 1924              	 .loc 10 29 5
 1925 0022 3B49     	 ldr r1,.L150+12
 1926 0024 2B20     	 movs r0,#43
 1927 0026 3B4B     	 ldr r3,.L150+16
 1928 0028 9847     	 blx r3
 1929              	.LVL62:
  30:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
 1930              	 .loc 10 30 5
 1931 002a 3949     	 ldr r1,.L150+12
 1932 002c 2C20     	 movs r0,#44
 1933 002e 394B     	 ldr r3,.L150+16
 1934 0030 9847     	 blx r3
 1935              	.LVL63:
  31:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
 1936              	 .loc 10 31 5
 1937 0032 3749     	 ldr r1,.L150+12
 1938 0034 2D20     	 movs r0,#45
 1939 0036 374B     	 ldr r3,.L150+16
 1940 0038 9847     	 blx r3
 1941              	.LVL64:
  32:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
 1942              	 .loc 10 32 5
 1943 003a 3549     	 ldr r1,.L150+12
 1944 003c 2E20     	 movs r0,#46
 1945 003e 354B     	 ldr r3,.L150+16
 1946 0040 9847     	 blx r3
 1947              	.LVL65:
  33:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
 1948              	 .loc 10 33 5
 1949 0042 3349     	 ldr r1,.L150+12
 1950 0044 2F20     	 movs r0,#47
 1951 0046 334B     	 ldr r3,.L150+16
 1952 0048 9847     	 blx r3
 1953              	.LVL66:
  34:main.c        ****     gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
 1954              	 .loc 10 34 5
 1955 004a 3149     	 ldr r1,.L150+12
 1956 004c 3020     	 movs r0,#48
 1957 004e 314B     	 ldr r3,.L150+16
 1958 0050 9847     	 blx r3
 1959              	.LVL67:
  35:main.c        ****     gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
 1960              	 .loc 10 35 5
 1961 0052 2F49     	 ldr r1,.L150+12
 1962 0054 3320     	 movs r0,#51
 1963 0056 2F4B     	 ldr r3,.L150+16
 1964 0058 9847     	 blx r3
 1965              	.LVL68:
  36:main.c        ****     gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
 1966              	 .loc 10 36 5
 1967 005a 2D49     	 ldr r1,.L150+12
 1968 005c 3720     	 movs r0,#55
 1969 005e 2D4B     	 ldr r3,.L150+16
 1970 0060 9847     	 blx r3
 1971              	.LVL69:
  37:main.c        ****     gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
 1972              	 .loc 10 37 5
 1973 0062 2B49     	 ldr r1,.L150+12
 1974 0064 3420     	 movs r0,#52
 1975 0066 2B4B     	 ldr r3,.L150+16
 1976 0068 9847     	 blx r3
 1977              	.LVL70:
  38:main.c        **** 
  39:main.c        ****     gpio_configure_group(FPGA_ADDR_PORT, FPGA_ADDR_PINS, (PIO_TYPE_PIO_OUTPUT_0 | PIO_DEFAULT));
 1978              	 .loc 10 39 5
 1979 006a 4FF04052 	 mov r2,#805306368
 1980 006e 40F2BF11 	 movw r1,#447
 1981 0072 2948     	 ldr r0,.L150+20
 1982 0074 294B     	 ldr r3,.L150+24
 1983 0076 9847     	 blx r3
 1984              	.LVL71:
  40:main.c        ****     pio_enable_output_write(FPGA_ADDR_PORT, FPGA_ADDR_PINS);
 1985              	 .loc 10 40 5
 1986 0078 40F2BF11 	 movw r1,#447
 1987 007c 2648     	 ldr r0,.L150+20
 1988 007e 284B     	 ldr r3,.L150+28
 1989 0080 9847     	 blx r3
 1990              	.LVL72:
  41:main.c        **** 
  42:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A0, PIN_EBI_ADDR_BUS_FLAG1);
 1991              	 .loc 10 42 5
 1992 0082 2849     	 ldr r1,.L150+32
 1993 0084 2720     	 movs r0,#39
 1994 0086 234B     	 ldr r3,.L150+16
 1995 0088 9847     	 blx r3
 1996              	.LVL73:
  43:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A1, PIN_EBI_ADDR_BUS_FLAG1);
 1997              	 .loc 10 43 5
 1998 008a 2649     	 ldr r1,.L150+32
 1999 008c 2820     	 movs r0,#40
 2000 008e 214B     	 ldr r3,.L150+16
 2001 0090 9847     	 blx r3
 2002              	.LVL74:
  44:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A2, PIN_EBI_ADDR_BUS_FLAG1);
 2003              	 .loc 10 44 5
 2004 0092 2449     	 ldr r1,.L150+32
 2005 0094 2020     	 movs r0,#32
 2006 0096 1F4B     	 ldr r3,.L150+16
 2007 0098 9847     	 blx r3
 2008              	.LVL75:
  45:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A3, PIN_EBI_ADDR_BUS_FLAG1);
 2009              	 .loc 10 45 5
 2010 009a 2249     	 ldr r1,.L150+32
 2011 009c 2120     	 movs r0,#33
 2012 009e 1D4B     	 ldr r3,.L150+16
 2013 00a0 9847     	 blx r3
 2014              	.LVL76:
  46:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A4, PIN_EBI_ADDR_BUS_FLAG1);
 2015              	 .loc 10 46 5
 2016 00a2 2049     	 ldr r1,.L150+32
 2017 00a4 2220     	 movs r0,#34
 2018 00a6 1B4B     	 ldr r3,.L150+16
 2019 00a8 9847     	 blx r3
 2020              	.LVL77:
  47:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIN_EBI_ADDR_BUS_FLAG1);
 2021              	 .loc 10 47 5
 2022 00aa 1E49     	 ldr r1,.L150+32
 2023 00ac 2320     	 movs r0,#35
 2024 00ae 194B     	 ldr r3,.L150+16
 2025 00b0 9847     	 blx r3
 2026              	.LVL78:
  48:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIN_EBI_ADDR_BUS_FLAG1);
 2027              	 .loc 10 48 5
 2028 00b2 1C49     	 ldr r1,.L150+32
 2029 00b4 2420     	 movs r0,#36
 2030 00b6 174B     	 ldr r3,.L150+16
 2031 00b8 9847     	 blx r3
 2032              	.LVL79:
  49:main.c        ****     gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIN_EBI_ADDR_BUS_FLAG1);
 2033              	 .loc 10 49 5
 2034 00ba 1A49     	 ldr r1,.L150+32
 2035 00bc 2520     	 movs r0,#37
 2036 00be 154B     	 ldr r3,.L150+16
 2037 00c0 9847     	 blx r3
 2038              	.LVL80:
  50:main.c        **** 
  51:main.c        ****     gpio_configure_pin(PIN_EBI_USB_SPARE0, PIN_EBI_USB_SPARE0_FLAGS);
 2039              	 .loc 10 51 5
 2040 00c2 4FF04051 	 mov r1,#805306368
 2041 00c6 2620     	 movs r0,#38
 2042 00c8 124B     	 ldr r3,.L150+16
 2043 00ca 9847     	 blx r3
 2044              	.LVL81:
  52:main.c        ****     gpio_configure_pin(PIN_EBI_USB_SPARE1, PIN_EBI_USB_SPARE1_FLAGS);
 2045              	 .loc 10 52 5
 2046 00cc 4FF06051 	 mov r1,#939524096
 2047 00d0 3120     	 movs r0,#49
 2048 00d2 104B     	 ldr r3,.L150+16
 2049 00d4 9847     	 blx r3
 2050              	.LVL82:
  53:main.c        **** 
  54:main.c        ****     smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
 2051              	 .loc 10 54 5
 2052 00d6 0022     	 movs r2,#0
 2053 00d8 0021     	 movs r1,#0
 2054 00da 1348     	 ldr r0,.L150+36
 2055 00dc 134B     	 ldr r3,.L150+40
 2056 00de 9847     	 blx r3
 2057              	.LVL83:
  55:main.c        ****                          | SMC_SETUP_NCS_WR_SETUP(0)
  56:main.c        ****                          | SMC_SETUP_NRD_SETUP(0)
  57:main.c        ****                          | SMC_SETUP_NCS_RD_SETUP(0));
  58:main.c        ****     smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(0)
 2058              	 .loc 10 58 5
 2059 00e0 0022     	 movs r2,#0
 2060 00e2 0021     	 movs r1,#0
 2061 00e4 1048     	 ldr r0,.L150+36
 2062 00e6 124B     	 ldr r3,.L150+44
 2063 00e8 9847     	 blx r3
 2064              	.LVL84:
  59:main.c        ****                          | SMC_PULSE_NCS_WR_PULSE(0)
  60:main.c        ****                          | SMC_PULSE_NRD_PULSE(0)
  61:main.c        ****                          | SMC_PULSE_NCS_RD_PULSE(0));
  62:main.c        ****     smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(1)
 2065              	 .loc 10 62 5
 2066 00ea 4FF00112 	 mov r2,#65537
 2067 00ee 0021     	 movs r1,#0
 2068 00f0 0D48     	 ldr r0,.L150+36
 2069 00f2 104B     	 ldr r3,.L150+48
 2070 00f4 9847     	 blx r3
 2071              	.LVL85:
  63:main.c        ****                          | SMC_CYCLE_NRD_CYCLE(1));
  64:main.c        ****     smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
 2072              	 .loc 10 64 5
 2073 00f6 0322     	 movs r2,#3
 2074 00f8 0021     	 movs r1,#0
 2075 00fa 0B48     	 ldr r0,.L150+36
 2076 00fc 0E4B     	 ldr r3,.L150+52
 2077 00fe 9847     	 blx r3
 2078              	.LVL86:
  65:main.c        ****                  | SMC_MODE_DBW_BIT_8);
  66:main.c        **** }
 2079              	 .loc 10 66 1
 2080 0100 00BF     	 nop
 2081 0102 80BD     	 pop {r7,pc}
 2082              	.L151:
 2083              	 .align 2
 2084              	.L150:
 2085 0104 00000000 	 .word board_init
 2086 0108 00000000 	 .word fpga_program_init
 2087 010c 00000000 	 .word pmc_enable_periph_clk
 2088 0110 01000008 	 .word 134217729
 2089 0114 00000000 	 .word pio_configure_pin
 2090 0118 000E0E40 	 .word 1074662912
 2091 011c 00000000 	 .word pio_configure_pin_group
 2092 0120 00000000 	 .word pio_enable_output_write
 2093 0124 01000010 	 .word 268435457
 2094 0128 00000E40 	 .word 1074659328
 2095 012c 00000000 	 .word smc_set_setup_timing
 2096 0130 00000000 	 .word smc_set_pulse_timing
 2097 0134 00000000 	 .word smc_set_cycle_timing
 2098 0138 00000000 	 .word smc_set_mode
 2099              	 .cfi_endproc
 2100              	.LFE190:
 2102              	 .section .text.hacky_delay,"ax",%progbits
 2103              	 .align 1
 2104              	 .global hacky_delay
 2105              	 .syntax unified
 2106              	 .thumb
 2107              	 .thumb_func
 2108              	 .fpu softvfp
 2110              	hacky_delay:
 2111              	.LFB191:
  67:main.c        **** 
  68:main.c        **** void hacky_delay(void)
  69:main.c        **** {
 2112              	 .loc 10 69 1
 2113              	 .cfi_startproc
 2114              	 
 2115              	 
 2116              	 
 2117 0000 80B4     	 push {r7}
 2118              	.LCFI110:
 2119              	 .cfi_def_cfa_offset 4
 2120              	 .cfi_offset 7,-4
 2121 0002 83B0     	 sub sp,sp,#12
 2122              	.LCFI111:
 2123              	 .cfi_def_cfa_offset 16
 2124 0004 00AF     	 add r7,sp,#0
 2125              	.LCFI112:
 2126              	 .cfi_def_cfa_register 7
 2127              	.LBB23:
  70:main.c        ****     for (volatile uint32_t i = 0; i < 250000; i++);
 2128              	 .loc 10 70 28
 2129 0006 0023     	 movs r3,#0
 2130 0008 7B60     	 str r3,[r7,#4]
 2131              	 .loc 10 70 5
 2132 000a 02E0     	 b .L153
 2133              	.L154:
 2134              	 .loc 10 70 48 discriminator 3
 2135 000c 7B68     	 ldr r3,[r7,#4]
 2136 000e 0133     	 adds r3,r3,#1
 2137 0010 7B60     	 str r3,[r7,#4]
 2138              	.L153:
 2139              	 .loc 10 70 37 discriminator 1
 2140 0012 7B68     	 ldr r3,[r7,#4]
 2141              	 .loc 10 70 5 discriminator 1
 2142 0014 044A     	 ldr r2,.L155
 2143 0016 9342     	 cmp r3,r2
 2144 0018 F8D9     	 bls .L154
 2145              	.LBE23:
  71:main.c        **** }
 2146              	 .loc 10 71 1
 2147 001a 00BF     	 nop
 2148 001c 00BF     	 nop
 2149 001e 0C37     	 adds r7,r7,#12
 2150              	.LCFI113:
 2151              	 .cfi_def_cfa_offset 4
 2152 0020 BD46     	 mov sp,r7
 2153              	.LCFI114:
 2154              	 .cfi_def_cfa_register 13
 2155              	 
 2156 0022 80BC     	 pop {r7}
 2157              	.LCFI115:
 2158              	 .cfi_restore 7
 2159              	 .cfi_def_cfa_offset 0
 2160 0024 7047     	 bx lr
 2161              	.L156:
 2162 0026 00BF     	 .align 2
 2163              	.L155:
 2164 0028 8FD00300 	 .word 249999
 2165              	 .cfi_endproc
 2166              	.LFE191:
 2168              	 .section .text.genclk_enable_config,"ax",%progbits
 2169              	 .align 1
 2170              	 .syntax unified
 2171              	 .thumb
 2172              	 .thumb_func
 2173              	 .fpu softvfp
 2175              	genclk_enable_config:
 2176              	.LFB192:
  72:main.c        **** 
  73:main.c        **** static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divid
  74:main.c        **** {
 2177              	 .loc 10 74 1
 2178              	 .cfi_startproc
 2179              	 
 2180              	 
 2181 0000 80B5     	 push {r7,lr}
 2182              	.LCFI116:
 2183              	 .cfi_def_cfa_offset 8
 2184              	 .cfi_offset 7,-8
 2185              	 .cfi_offset 14,-4
 2186 0002 86B0     	 sub sp,sp,#24
 2187              	.LCFI117:
 2188              	 .cfi_def_cfa_offset 32
 2189 0004 00AF     	 add r7,sp,#0
 2190              	.LCFI118:
 2191              	 .cfi_def_cfa_register 7
 2192 0006 F860     	 str r0,[r7,#12]
 2193 0008 0B46     	 mov r3,r1
 2194 000a 7A60     	 str r2,[r7,#4]
 2195 000c FB72     	 strb r3,[r7,#11]
  75:main.c        ****     struct genclk_config gcfg;
  76:main.c        **** 
  77:main.c        ****     genclk_config_defaults(&gcfg, id);
 2196              	 .loc 10 77 5
 2197 000e 07F11403 	 add r3,r7,#20
 2198 0012 F968     	 ldr r1,[r7,#12]
 2199 0014 1846     	 mov r0,r3
 2200 0016 0E4B     	 ldr r3,.L158
 2201 0018 9847     	 blx r3
 2202              	.LVL87:
  78:main.c        ****     genclk_enable_source(src);
 2203              	 .loc 10 78 5
 2204 001a FB7A     	 ldrb r3,[r7,#11]
 2205 001c 1846     	 mov r0,r3
 2206 001e 0D4B     	 ldr r3,.L158+4
 2207 0020 9847     	 blx r3
 2208              	.LVL88:
  79:main.c        ****     genclk_config_set_source(&gcfg, src);
 2209              	 .loc 10 79 5
 2210 0022 FA7A     	 ldrb r2,[r7,#11]
 2211 0024 07F11403 	 add r3,r7,#20
 2212 0028 1146     	 mov r1,r2
 2213 002a 1846     	 mov r0,r3
 2214 002c 0A4B     	 ldr r3,.L158+8
 2215 002e 9847     	 blx r3
 2216              	.LVL89:
  80:main.c        ****     genclk_config_set_divider(&gcfg, divider);
 2217              	 .loc 10 80 5
 2218 0030 07F11403 	 add r3,r7,#20
 2219 0034 7968     	 ldr r1,[r7,#4]
 2220 0036 1846     	 mov r0,r3
 2221 0038 084B     	 ldr r3,.L158+12
 2222 003a 9847     	 blx r3
 2223              	.LVL90:
  81:main.c        ****     genclk_enable(&gcfg, id);
 2224              	 .loc 10 81 5
 2225 003c 07F11403 	 add r3,r7,#20
 2226 0040 F968     	 ldr r1,[r7,#12]
 2227 0042 1846     	 mov r0,r3
 2228 0044 064B     	 ldr r3,.L158+16
 2229 0046 9847     	 blx r3
 2230              	.LVL91:
  82:main.c        **** }
 2231              	 .loc 10 82 1
 2232 0048 00BF     	 nop
 2233 004a 1837     	 adds r7,r7,#24
 2234              	.LCFI119:
 2235              	 .cfi_def_cfa_offset 8
 2236 004c BD46     	 mov sp,r7
 2237              	.LCFI120:
 2238              	 .cfi_def_cfa_register 13
 2239              	 
 2240 004e 80BD     	 pop {r7,pc}
 2241              	.L159:
 2242              	 .align 2
 2243              	.L158:
 2244 0050 00000000 	 .word genclk_config_defaults
 2245 0054 00000000 	 .word genclk_enable_source
 2246 0058 00000000 	 .word genclk_config_set_source
 2247 005c 00000000 	 .word genclk_config_set_divider
 2248 0060 00000000 	 .word genclk_enable
 2249              	 .cfi_endproc
 2250              	.LFE192:
 2252              	 .section .text.enable_spi,"ax",%progbits
 2253              	 .align 1
 2254              	 .global enable_spi
 2255              	 .syntax unified
 2256              	 .thumb
 2257              	 .thumb_func
 2258              	 .fpu softvfp
 2260              	enable_spi:
 2261              	.LFB193:
  83:main.c        **** #include <spi.h>
  84:main.c        **** 
  85:main.c        **** #define ADC_SPI_CS PIO_PA3_IDX
  86:main.c        **** #define ADC_RESET PIO_PA4_IDX
  87:main.c        **** 
  88:main.c        **** void enable_spi(void)
  89:main.c        **** {
 2262              	 .loc 10 89 1
 2263              	 .cfi_startproc
 2264              	 
 2265              	 
 2266 0000 80B5     	 push {r7,lr}
 2267              	.LCFI121:
 2268              	 .cfi_def_cfa_offset 8
 2269              	 .cfi_offset 7,-8
 2270              	 .cfi_offset 14,-4
 2271 0002 84B0     	 sub sp,sp,#16
 2272              	.LCFI122:
 2273              	 .cfi_def_cfa_offset 24
 2274 0004 00AF     	 add r7,sp,#0
 2275              	.LCFI123:
 2276              	 .cfi_def_cfa_register 7
  90:main.c        **** 	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
 2277              	 .loc 10 90 2
 2278 0006 4FF00061 	 mov r1,#134217728
 2279 000a 0D20     	 movs r0,#13
 2280 000c 2D4B     	 ldr r3,.L165
 2281 000e 9847     	 blx r3
 2282              	.LVL92:
  91:main.c        **** 	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
 2283              	 .loc 10 91 2
 2284 0010 4FF00061 	 mov r1,#134217728
 2285 0014 0E20     	 movs r0,#14
 2286 0016 2B4B     	 ldr r3,.L165
 2287 0018 9847     	 blx r3
 2288              	.LVL93:
  92:main.c        ****     gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
 2289              	 .loc 10 92 5
 2290 001a 4FF00061 	 mov r1,#134217728
 2291 001e 0F20     	 movs r0,#15
 2292 0020 284B     	 ldr r3,.L165
 2293 0022 9847     	 blx r3
 2294              	.LVL94:
  93:main.c        ****     gpio_configure_pin(ADC_SPI_CS, SPI_CS_FLAGS);
 2295              	 .loc 10 93 5
 2296 0024 4FF04051 	 mov r1,#805306368
 2297 0028 0320     	 movs r0,#3
 2298 002a 264B     	 ldr r3,.L165
 2299 002c 9847     	 blx r3
 2300              	.LVL95:
  94:main.c        ****     gpio_set_pin_high(ADC_SPI_CS);
 2301              	 .loc 10 94 5
 2302 002e 0320     	 movs r0,#3
 2303 0030 254B     	 ldr r3,.L165+4
 2304 0032 9847     	 blx r3
 2305              	.LVL96:
  95:main.c        ****     gpio_configure_pin(ADC_RESET, SPI_CS_FLAGS);
 2306              	 .loc 10 95 5
 2307 0034 4FF04051 	 mov r1,#805306368
 2308 0038 0420     	 movs r0,#4
 2309 003a 224B     	 ldr r3,.L165
 2310 003c 9847     	 blx r3
 2311              	.LVL97:
  96:main.c        ****     // gpio_set_pin_low(ADC_RESET);
  97:main.c        ****     gpio_set_pin_high(ADC_RESET);
 2312              	 .loc 10 97 5
 2313 003e 0420     	 movs r0,#4
 2314 0040 214B     	 ldr r3,.L165+4
 2315 0042 9847     	 blx r3
 2316              	.LVL98:
 2317              	.LBB24:
  98:main.c        ****     for (volatile uint32_t i = 0; i < 500; i++);
 2318              	 .loc 10 98 28
 2319 0044 0023     	 movs r3,#0
 2320 0046 BB60     	 str r3,[r7,#8]
 2321              	 .loc 10 98 5
 2322 0048 02E0     	 b .L161
 2323              	.L162:
 2324              	 .loc 10 98 45 discriminator 3
 2325 004a BB68     	 ldr r3,[r7,#8]
 2326 004c 0133     	 adds r3,r3,#1
 2327 004e BB60     	 str r3,[r7,#8]
 2328              	.L161:
 2329              	 .loc 10 98 37 discriminator 1
 2330 0050 BB68     	 ldr r3,[r7,#8]
 2331              	 .loc 10 98 5 discriminator 1
 2332 0052 B3F5FA7F 	 cmp r3,#500
 2333 0056 F8D3     	 bcc .L162
 2334              	.LBE24:
  99:main.c        ****     gpio_set_pin_low(ADC_RESET);
 2335              	 .loc 10 99 5
 2336 0058 0420     	 movs r0,#4
 2337 005a 1C4B     	 ldr r3,.L165+8
 2338 005c 9847     	 blx r3
 2339              	.LVL99:
 2340              	.LBB25:
 100:main.c        ****     for (volatile uint32_t i = 0; i < 500; i++);
 2341              	 .loc 10 100 28
 2342 005e 0023     	 movs r3,#0
 2343 0060 7B60     	 str r3,[r7,#4]
 2344              	 .loc 10 100 5
 2345 0062 02E0     	 b .L163
 2346              	.L164:
 2347              	 .loc 10 100 45 discriminator 3
 2348 0064 7B68     	 ldr r3,[r7,#4]
 2349 0066 0133     	 adds r3,r3,#1
 2350 0068 7B60     	 str r3,[r7,#4]
 2351              	.L163:
 2352              	 .loc 10 100 37 discriminator 1
 2353 006a 7B68     	 ldr r3,[r7,#4]
 2354              	 .loc 10 100 5 discriminator 1
 2355 006c B3F5FA7F 	 cmp r3,#500
 2356 0070 F8D3     	 bcc .L164
 2357              	.LBE25:
 101:main.c        **** 
 102:main.c        ****     uint32_t baud;
 103:main.c        ****     spi_enable_clock(SPI);
 2358              	 .loc 10 103 5
 2359 0072 1748     	 ldr r0,.L165+12
 2360 0074 174B     	 ldr r3,.L165+16
 2361 0076 9847     	 blx r3
 2362              	.LVL100:
 104:main.c        ****     int16_t div = spi_calc_baudrate_div(960E3, 96E6); //960kHz
 2363              	 .loc 10 104 19
 2364 0078 1749     	 ldr r1,.L165+20
 2365 007a 1848     	 ldr r0,.L165+24
 2366 007c 184B     	 ldr r3,.L165+28
 2367 007e 9847     	 blx r3
 2368              	.LVL101:
 2369 0080 0346     	 mov r3,r0
 2370 0082 FB81     	 strh r3,[r7,#14]
 105:main.c        ****     spi_set_baudrate_div(SPI, 0, div);
 2371              	 .loc 10 105 5
 2372 0084 FB89     	 ldrh r3,[r7,#14]
 2373 0086 DBB2     	 uxtb r3,r3
 2374 0088 1A46     	 mov r2,r3
 2375 008a 0021     	 movs r1,#0
 2376 008c 1048     	 ldr r0,.L165+12
 2377 008e 154B     	 ldr r3,.L165+32
 2378 0090 9847     	 blx r3
 2379              	.LVL102:
 106:main.c        **** 
 107:main.c        ****     spi_set_master_mode(SPI);
 2380              	 .loc 10 107 5
 2381 0092 0F48     	 ldr r0,.L165+12
 2382 0094 144B     	 ldr r3,.L165+36
 2383 0096 9847     	 blx r3
 2384              	.LVL103:
 108:main.c        ****     spi_set_clock_polarity(SPI, 0, 0);
 2385              	 .loc 10 108 5
 2386 0098 0022     	 movs r2,#0
 2387 009a 0021     	 movs r1,#0
 2388 009c 0C48     	 ldr r0,.L165+12
 2389 009e 134B     	 ldr r3,.L165+40
 2390 00a0 9847     	 blx r3
 2391              	.LVL104:
 109:main.c        ****     spi_set_bits_per_transfer(SPI, 0, 8);
 2392              	 .loc 10 109 5
 2393 00a2 0822     	 movs r2,#8
 2394 00a4 0021     	 movs r1,#0
 2395 00a6 0A48     	 ldr r0,.L165+12
 2396 00a8 114B     	 ldr r3,.L165+44
 2397 00aa 9847     	 blx r3
 2398              	.LVL105:
 110:main.c        ****     spi_set_clock_phase(SPI, 0, 1);
 2399              	 .loc 10 110 5
 2400 00ac 0122     	 movs r2,#1
 2401 00ae 0021     	 movs r1,#0
 2402 00b0 0748     	 ldr r0,.L165+12
 2403 00b2 104B     	 ldr r3,.L165+48
 2404 00b4 9847     	 blx r3
 2405              	.LVL106:
 111:main.c        **** 
 112:main.c        ****     spi_enable(SPI);
 2406              	 .loc 10 112 5
 2407 00b6 0648     	 ldr r0,.L165+12
 2408 00b8 0F4B     	 ldr r3,.L165+52
 2409 00ba 9847     	 blx r3
 2410              	.LVL107:
 113:main.c        **** }
 2411              	 .loc 10 113 1
 2412 00bc 00BF     	 nop
 2413 00be 1037     	 adds r7,r7,#16
 2414              	.LCFI124:
 2415              	 .cfi_def_cfa_offset 8
 2416 00c0 BD46     	 mov sp,r7
 2417              	.LCFI125:
 2418              	 .cfi_def_cfa_register 13
 2419              	 
 2420 00c2 80BD     	 pop {r7,pc}
 2421              	.L166:
 2422              	 .align 2
 2423              	.L165:
 2424 00c4 00000000 	 .word pio_configure_pin
 2425 00c8 00000000 	 .word pio_set_pin_high
 2426 00cc 00000000 	 .word pio_set_pin_low
 2427 00d0 00800040 	 .word 1073774592
 2428 00d4 00000000 	 .word spi_enable_clock
 2429 00d8 00D8B805 	 .word 96000000
 2430 00dc 00A60E00 	 .word 960000
 2431 00e0 00000000 	 .word spi_calc_baudrate_div
 2432 00e4 00000000 	 .word spi_set_baudrate_div
 2433 00e8 00000000 	 .word spi_set_master_mode
 2434 00ec 00000000 	 .word spi_set_clock_polarity
 2435 00f0 00000000 	 .word spi_set_bits_per_transfer
 2436 00f4 00000000 	 .word spi_set_clock_phase
 2437 00f8 00000000 	 .word spi_enable
 2438              	 .cfi_endproc
 2439              	.LFE193:
 2441              	 .section .rodata
 2442              	 .align 2
 2443              	.LC0:
 2444 0000 25303878 	 .ascii "%08x\000"
 2444      00
 2445              	 .section .text.main,"ax",%progbits
 2446              	 .align 1
 2447              	 .global main
 2448              	 .syntax unified
 2449              	 .thumb
 2450              	 .thumb_func
 2451              	 .fpu softvfp
 2453              	main:
 2454              	.LFB194:
 114:main.c        **** 
 115:main.c        **** 
 116:main.c        **** int main(void)
 117:main.c        **** {
 2455              	 .loc 10 117 1
 2456              	 .cfi_startproc
 2457              	 
 2458              	 
 2459 0000 80B5     	 push {r7,lr}
 2460              	.LCFI126:
 2461              	 .cfi_def_cfa_offset 8
 2462              	 .cfi_offset 7,-8
 2463              	 .cfi_offset 14,-4
 2464 0002 86B0     	 sub sp,sp,#24
 2465              	.LCFI127:
 2466              	 .cfi_def_cfa_offset 32
 2467 0004 00AF     	 add r7,sp,#0
 2468              	.LCFI128:
 2469              	 .cfi_def_cfa_register 7
 118:main.c        ****     uint32_t serial_number[4];
 119:main.c        **** 
 120:main.c        ****     // Read Device-ID from SAM3U. Do this before enabling interrupts etc.
 121:main.c        ****     flash_read_unique_id(serial_number, sizeof(serial_number));
 2470              	 .loc 10 121 5
 2471 0006 3B1D     	 adds r3,r7,#4
 2472 0008 1021     	 movs r1,#16
 2473 000a 1846     	 mov r0,r3
 2474 000c 1C4B     	 ldr r3,.L171
 2475 000e 9847     	 blx r3
 2476              	.LVL108:
 122:main.c        **** 
 123:main.c        ****     irq_initialize_vectors();
 124:main.c        ****     cpu_irq_enable();
 2477              	 .loc 10 124 5
 2478 0010 1C4B     	 ldr r3,.L171+4
 2479 0012 0122     	 movs r2,#1
 2480 0014 1A70     	 strb r2,[r3]
 2481              	.LBB26:
 2482              	.LBB27:
 354:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 2483              	 .loc 7 354 3
 2484              	 .syntax unified
 2485              	
 2486 0016 BFF35F8F 	 dmb
 2487              	
 2488              	 .loc 7 355 1
 2489              	 .thumb
 2490              	 .syntax unified
 2491 001a 00BF     	 nop
 2492              	.LBE27:
 2493              	.LBE26:
 2494              	.LBB28:
 2495              	.LBB29:
 317:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 2496              	 .loc 6 317 3
 2497              	 .syntax unified
 2498              	
 2499 001c 62B6     	 cpsie i
 2500              	
 318:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 2501              	 .loc 6 318 1
 2502              	 .thumb
 2503              	 .syntax unified
 2504 001e 00BF     	 nop
 2505              	.LBE29:
 2506              	.LBE28:
 125:main.c        **** 
 126:main.c        ****     // Initialize the sleep manager
 127:main.c        ****     sleepmgr_init();
 2507              	 .loc 10 127 5
 2508 0020 194B     	 ldr r3,.L171+8
 2509 0022 9847     	 blx r3
 2510              	.LVL109:
 128:main.c        **** #if !SAMD21 && !SAMR21
 129:main.c        ****     sysclk_init();
 2511              	 .loc 10 129 5
 2512 0024 194B     	 ldr r3,.L171+12
 2513 0026 9847     	 blx r3
 2514              	.LVL110:
 130:main.c        ****     phywhisperer_setup_pins();
 2515              	 .loc 10 130 5
 2516 0028 194B     	 ldr r3,.L171+16
 2517 002a 9847     	 blx r3
 2518              	.LVL111:
 2519              	.LBB30:
 131:main.c        **** #else
 132:main.c        ****     system_init();
 133:main.c        **** #endif
 134:main.c        **** 
 135:main.c        **** 	//Convert serial number to ASCII for USB Serial number
 136:main.c        **** 	for(unsigned int i = 0; i < 4; i++){
 2520              	 .loc 10 136 19
 2521 002c 0023     	 movs r3,#0
 2522 002e 7B61     	 str r3,[r7,#20]
 2523              	 .loc 10 136 2
 2524 0030 11E0     	 b .L168
 2525              	.L169:
 137:main.c        **** 		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
 2526              	 .loc 10 137 31 discriminator 3
 2527 0032 7B69     	 ldr r3,[r7,#20]
 2528 0034 DB00     	 lsls r3,r3,#3
 2529              	 .loc 10 137 3 discriminator 3
 2530 0036 174A     	 ldr r2,.L171+20
 2531 0038 9818     	 adds r0,r3,r2
 2532              	 .loc 10 137 71 discriminator 3
 2533 003a 7B69     	 ldr r3,[r7,#20]
 2534 003c 9B00     	 lsls r3,r3,#2
 2535 003e 07F11802 	 add r2,r7,#24
 2536 0042 1344     	 add r3,r3,r2
 2537 0044 53F8143C 	 ldr r3,[r3,#-20]
 2538              	 .loc 10 137 3 discriminator 3
 2539 0048 1A46     	 mov r2,r3
 2540 004a 1349     	 ldr r1,.L171+24
 2541 004c 134B     	 ldr r3,.L171+28
 2542 004e 9847     	 blx r3
 2543              	.LVL112:
 136:main.c        **** 		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
 2544              	 .loc 10 136 34 discriminator 3
 2545 0050 7B69     	 ldr r3,[r7,#20]
 2546 0052 0133     	 adds r3,r3,#1
 2547 0054 7B61     	 str r3,[r7,#20]
 2548              	.L168:
 136:main.c        **** 		sprintf(usb_serial_number+(i*8), "%08x", (unsigned int)serial_number[i]);	
 2549              	 .loc 10 136 2 discriminator 1
 2550 0056 7B69     	 ldr r3,[r7,#20]
 2551 0058 032B     	 cmp r3,#3
 2552 005a EAD9     	 bls .L169
 2553              	.LBE30:
 138:main.c        **** 	}
 139:main.c        **** 	usb_serial_number[32] = 0;
 2554              	 .loc 10 139 24
 2555 005c 0D4B     	 ldr r3,.L171+20
 2556 005e 0022     	 movs r2,#0
 2557 0060 83F82020 	 strb r2,[r3,#32]
 140:main.c        **** 
 141:main.c        ****     genclk_enable_config(GENCLK_PCK_1, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
 2558              	 .loc 10 141 5
 2559 0064 0022     	 movs r2,#0
 2560 0066 0A21     	 movs r1,#10
 2561 0068 0120     	 movs r0,#1
 2562 006a 0D4B     	 ldr r3,.L171+32
 2563 006c 9847     	 blx r3
 2564              	.LVL113:
 142:main.c        ****     enable_spi();
 2565              	 .loc 10 142 5
 2566 006e 0D4B     	 ldr r3,.L171+36
 2567 0070 9847     	 blx r3
 2568              	.LVL114:
 143:main.c        ****     udc_start();
 2569              	 .loc 10 143 5
 2570 0072 0D4B     	 ldr r3,.L171+40
 2571 0074 9847     	 blx r3
 2572              	.LVL115:
 144:main.c        **** 
 145:main.c        ****     ui_init();
 2573              	 .loc 10 145 5
 2574 0076 0D4B     	 ldr r3,.L171+44
 2575 0078 9847     	 blx r3
 2576              	.LVL116:
 2577              	.L170:
 146:main.c        ****     while(1) {
 147:main.c        ****         sleepmgr_enter_sleep();
 2578              	 .loc 10 147 9 discriminator 1
 2579 007a 0D4B     	 ldr r3,.L171+48
 2580 007c 9847     	 blx r3
 2581              	.LVL117:
 2582 007e FCE7     	 b .L170
 2583              	.L172:
 2584              	 .align 2
 2585              	.L171:
 2586 0080 00000000 	 .word flash_read_unique_id
 2587 0084 00000000 	 .word g_interrupt_enabled
 2588 0088 00000000 	 .word sleepmgr_init
 2589 008c 00000000 	 .word sysclk_init
 2590 0090 00000000 	 .word phywhisperer_setup_pins
 2591 0094 00000000 	 .word usb_serial_number
 2592 0098 00000000 	 .word .LC0
 2593 009c 00000000 	 .word sprintf
 2594 00a0 00000000 	 .word genclk_enable_config
 2595 00a4 00000000 	 .word enable_spi
 2596 00a8 00000000 	 .word udc_start
 2597 00ac 00000000 	 .word ui_init
 2598 00b0 00000000 	 .word sleepmgr_enter_sleep
 2599              	 .cfi_endproc
 2600              	.LFE194:
 2602              	 .text
 2603              	.Letext0:
 2604              	 .file 11 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\machine\\_default_types.h"
 2605              	 .file 12 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_stdint.h"
 2606              	 .file 13 ".././hal/sam3u1c/inc/sam3u1c.h"
 2607              	 .file 14 ".././hal/sam3u1c/inc/core_cm3.h"
 2608              	 .file 15 ".././hal/sam3u1c/inc/system_sam3u.h"
 2609              	 .file 16 ".././hal/sam3u1c/inc/component/component_pio.h"
 2610              	 .file 17 ".././hal/sam3u1c/inc/component/component_pmc.h"
 2611              	 .file 18 ".././hal/sam3u1c/inc/component/component_smc.h"
 2612              	 .file 19 ".././hal/sam3u1c/inc/component/component_spi.h"
 2613              	 .file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none-eabi\\9.3.1\\include\\stddef.h"
 2614              	 .file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_types.h"
 2615              	 .file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\reent.h"
 2616              	 .file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\lock.h"
 2617              	 .file 24 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\stdlib.h"
 2618              	 .file 25 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
 2619              	 .file 26 ".././hal/sam3u1c/inc/compiler.h"
 2620              	 .file 27 ".././hal/sam3u1c/inc/pio.h"
 2621              	 .file 28 "./conf_usb.h"
 2622              	 .file 29 ".././hal/sam3u1c/inc/usb_protocol.h"
 2623              	 .file 30 ".././hal/sam3u1c/inc/udi.h"
 2624              	 .file 31 ".././hal/sam3u1c/inc/udc_desc.h"
 2625              	 .file 32 ".././hal/sam3u1c/inc/udd.h"
 2626              	 .file 33 ".././hal/sam3u1c/inc/udi_vendor.h"
 2627              	 .file 34 ".././hal/sam3u1c/inc/stdio_serial.h"
 2628              	 .file 35 ".././hal/sam3u1c/inc/tasks.h"
 2629              	 .file 36 "usb_xmem.h"
 2630              	 .file 37 "fpga_program.h"
 2631              	 .file 38 ".././hal/sam3u1c/inc/usb.h"
 2632              	 .file 39 ".././hal/sam3u1c/inc/flash_efc.h"
 2633              	 .file 40 ".././hal/sam3u1c/inc/sam3u/sysclk.h"
 2634              	 .file 41 ".././hal/sam3u1c/inc/udc.h"
 2635              	 .file 42 ".././hal/sam3u1c/inc/ui.h"
 2636              	 .file 43 ".././hal/sam3u1c/inc/board.h"
 2637              	 .file 44 ".././hal/sam3u1c/inc/pmc.h"
 2638              	 .file 45 ".././hal/sam3u1c/inc/smc.h"
 2639              	 .file 46 ".././hal/sam3u1c/inc/sleep.h"
 2640              	 .file 47 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text.osc_enable:00000000 $t
    {standard input}:34     .text.osc_enable:00000000 osc_enable
    {standard input}:60     .text.osc_enable:00000014 $d
    {standard input}:68     .text.osc_enable:00000034 $t
    {standard input}:142    .text.osc_enable:00000074 $d
    {standard input}:150    .text.osc_is_ready:00000000 $t
    {standard input}:156    .text.osc_is_ready:00000000 osc_is_ready
    {standard input}:181    .text.osc_is_ready:00000014 $d
    {standard input}:189    .text.osc_is_ready:00000034 $t
    {standard input}:247    .text.osc_is_ready:00000078 $d
    {standard input}:254    .text.osc_get_rate:00000000 $t
    {standard input}:260    .text.osc_get_rate:00000000 osc_get_rate
    {standard input}:285    .text.osc_get_rate:00000014 $d
    {standard input}:293    .text.osc_get_rate:00000034 $t
    {standard input}:347    .text.osc_get_rate:00000064 $d
    {standard input}:354    .text.osc_wait_ready:00000000 $t
    {standard input}:360    .text.osc_wait_ready:00000000 osc_wait_ready
    {standard input}:410    .text.osc_wait_ready:0000002c $d
    {standard input}:415    .text.pll_config_init:00000000 $t
    {standard input}:421    .text.pll_config_init:00000000 pll_config_init
    {standard input}:505    .text.pll_config_init:00000064 $d
    {standard input}:511    .text.pll_enable:00000000 $t
    {standard input}:517    .text.pll_enable:00000000 pll_enable
    {standard input}:579    .text.pll_enable:00000038 $d
    {standard input}:585    .text.pll_is_locked:00000000 $t
    {standard input}:591    .text.pll_is_locked:00000000 pll_is_locked
    {standard input}:639    .text.pll_is_locked:00000024 $d
    {standard input}:645    .text.pll_enable_source:00000000 $t
    {standard input}:651    .text.pll_enable_source:00000000 pll_enable_source
    {standard input}:706    .text.pll_enable_source:00000030 $d
    {standard input}:712    .text.pll_enable_config_defaults:00000000 $t
    {standard input}:718    .text.pll_enable_config_defaults:00000000 pll_enable_config_defaults
    {standard input}:849    .text.pll_enable_config_defaults:00000090 $d
    {standard input}:860    .text.spi_enable:00000000 $t
    {standard input}:866    .text.spi_enable:00000000 spi_enable
    {standard input}:907    .text.spi_set_master_mode:00000000 $t
    {standard input}:913    .text.spi_set_master_mode:00000000 spi_set_master_mode
    {standard input}:955    .text.sleepmgr_sleep:00000000 $t
    {standard input}:961    .text.sleepmgr_sleep:00000000 sleepmgr_sleep
    {standard input}:1032   .text.sleepmgr_sleep:0000002c $d
    {standard input}:1038   .text.sleepmgr_init:00000000 $t
    {standard input}:1044   .text.sleepmgr_init:00000000 sleepmgr_init
    {standard input}:1104   .text.sleepmgr_init:00000030 $d
    {standard input}:1109   .text.sleepmgr_get_sleep_mode:00000000 $t
    {standard input}:1115   .text.sleepmgr_get_sleep_mode:00000000 sleepmgr_get_sleep_mode
    {standard input}:1175   .text.sleepmgr_get_sleep_mode:00000030 $d
    {standard input}:1180   .text.sleepmgr_enter_sleep:00000000 $t
    {standard input}:1186   .text.sleepmgr_enter_sleep:00000000 sleepmgr_enter_sleep
    {standard input}:1265   .text.sleepmgr_enter_sleep:00000034 $d
    {standard input}:1272   .text.genclk_config_defaults:00000000 $t
    {standard input}:1278   .text.genclk_config_defaults:00000000 genclk_config_defaults
    {standard input}:1320   .text.genclk_config_set_source:00000000 $t
    {standard input}:1326   .text.genclk_config_set_source:00000000 genclk_config_set_source
    {standard input}:1360   .text.genclk_config_set_source:00000024 $d
    {standard input}:1371   .text.genclk_config_set_source:00000050 $t
    {standard input}:1436   .text.genclk_config_set_divider:00000000 $t
    {standard input}:1442   .text.genclk_config_set_divider:00000000 genclk_config_set_divider
    {standard input}:1492   .text.genclk_enable:00000000 $t
    {standard input}:1498   .text.genclk_enable:00000000 genclk_enable
    {standard input}:1544   .text.genclk_enable:00000028 $d
    {standard input}:1550   .text.genclk_enable_source:00000000 $t
    {standard input}:1556   .text.genclk_enable_source:00000000 genclk_enable_source
    {standard input}:1583   .text.genclk_enable_source:00000018 $d
    {standard input}:1594   .text.genclk_enable_source:00000044 $t
    {standard input}:1861   .text.genclk_enable_source:00000180 $d
    {standard input}:1873   .data.usb_serial_number:00000000 usb_serial_number
    {standard input}:1870   .data.usb_serial_number:00000000 $d
    {standard input}:1877   .text.phywhisperer_setup_pins:00000000 $t
    {standard input}:1884   .text.phywhisperer_setup_pins:00000000 phywhisperer_setup_pins
    {standard input}:2085   .text.phywhisperer_setup_pins:00000104 $d
    {standard input}:2103   .text.hacky_delay:00000000 $t
    {standard input}:2110   .text.hacky_delay:00000000 hacky_delay
    {standard input}:2164   .text.hacky_delay:00000028 $d
    {standard input}:2169   .text.genclk_enable_config:00000000 $t
    {standard input}:2175   .text.genclk_enable_config:00000000 genclk_enable_config
    {standard input}:2244   .text.genclk_enable_config:00000050 $d
    {standard input}:2253   .text.enable_spi:00000000 $t
    {standard input}:2260   .text.enable_spi:00000000 enable_spi
    {standard input}:2424   .text.enable_spi:000000c4 $d
    {standard input}:2442   .rodata:00000000 $d
    {standard input}:2446   .text.main:00000000 $t
    {standard input}:2453   .text.main:00000000 main
    {standard input}:2586   .text.main:00000080 $d
                           .group:00000000 wm4.0.84f01b7600eb36308f16331d3d2e9779
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.conf_clock.h.45.5dc276d21b4d793a62f1a9757cc18d5c
                           .group:00000000 wm4.board.h.48.3fc21f768e842120f151448a98046af0
                           .group:00000000 wm4.cw521.h.62.38d76eca36ece19cb9950be38af128c7
                           .group:00000000 wm4.pmc.h.45.bbe1bf97a811e3b283420b2eeadf0b35
                           .group:00000000 wm4.osc.h.94.b766cddafe899eca01d775f7b2906680
                           .group:00000000 wm4.pll.h.45.a605c31ca466ae25752a678e8572be48
                           .group:00000000 wm4.sysclk.h.156.541a142b0016a365728ea1f7c0e3db84
                           .group:00000000 wm4.cycle_counter.h.44.fde38fb1acfd6555d72e65fae6e86af5
                           .group:00000000 wm4.delay.h.105.f2a8ab5e71eab0684cf6985b5c2fc9e8
                           .group:00000000 wm4.efc.h.45.ec5734119c630498df26106bacf9a684
                           .group:00000000 wm4.flash_efc.h.90.a4a39259055880dc10b861c5fe1b99e7
                           .group:00000000 wm4.pio.h.45.95f22b0ea02ddc698ec54fc56bf6f38c
                           .group:00000000 wm4.sam_gpio.h.50.76a45c51855d665134f8211cd601d693
                           .group:00000000 wm4.ioport_pio.h.44.373b34364b4ef25fac62017cd942a761
                           .group:00000000 wm4.sleep.h.45.ef10e1aee6f903405be19980a8333b7f
                           .group:00000000 wm4.smc.h.45.17a94aa976bb62b1109d03e8a314a569
                           .group:00000000 wm4.spi.h.45.712c66be09ffbac297c2e00923077297
                           .group:00000000 wm4.conf_sleepmgr.h.44.d825b913294720022fefe7201514fca3
                           .group:00000000 wm4.twi.h.45.ba70de99d200dafba570ce8f7058737a
                           .group:00000000 wm4.twi_master.h.90.08c062d0fa8f8aeea342ceeb79263395
                           .group:00000000 wm4.twi_slave.h.45.8b3d1a3d2e43ebc7d0161f4142989871
                           .group:00000000 wm4.uart.h.45.a5af743b8064bd84d1a6438457096e18
                           .group:00000000 wm4.usart.h.46.eae6fe592b7ea0768efef8d312e7f44f
                           .group:00000000 wm4.conf_uart_serial.h.45.245cdceaa1a3811fd043bf660ce38054
                           .group:00000000 wm4.conf_usb.h.45.2f7207bed7467dcf9cb11fbc6ebe572c
                           .group:00000000 wm4.udi_vendor_conf.h.56.4348c8e521d040f44df868219dae6785
                           .group:00000000 wm4.usb_atmel.h.45.c31b525dbe01f8d9e2022a03356ec174
                           .group:00000000 wm4.usb_protocol.h.63.850c58f3469fce50a9ac9a6854f7594b
                           .group:00000000 wm4.usb_protocol_vendor.h.45.83dfe073428ff799abc3ed1c7b04c77d
                           .group:00000000 wm4.udc_desc.h.77.5fec235bd7553e7256e345e020840072
                           .group:00000000 wm4.udd.h.103.3ccc59b50c14ec70568e6136eeb22d56
                           .group:00000000 wm4.udi_vendor.h.125.7b9085237d4d4a9757f4c148fba1918d
                           .group:00000000 wm4.genclk.h.45.f7865052b40a907e4bab1a8f483a50e2
                           .group:00000000 wm4.usb_xmem.h.16.2bfdefafb315212fe60310212368ffbb
                           .group:00000000 wm4.fpga_program.h.36.190ebe3d8947892068b52cb69c85273d
                           .group:00000000 wm4.usb.h.20.f560de5b472e2e451b5cba954e5d0064
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd

UNDEFINED SYMBOLS
pmc_switch_sclk_to_32kxtal
pmc_osc_enable_fastrc
pmc_osc_enable_main_xtal
pmc_osc_bypass_main_xtal
pmc_osc_is_ready_32kxtal
pmc_osc_is_ready_fastrc
pmc_osc_is_ready_main_xtal
pmc_disable_pllack
pmc_is_locked_pllack
pmc_is_locked_upll
pmc_mainck_osc_select
pmc_osc_is_ready_mainck
pmc_osc_is_bypassed_main_xtal
g_interrupt_enabled
pmc_sleep
sleepmgr_locks
pmc_enable_pck
board_init
fpga_program_init
pmc_enable_periph_clk
pio_configure_pin
pio_configure_pin_group
pio_enable_output_write
smc_set_setup_timing
smc_set_pulse_timing
smc_set_cycle_timing
smc_set_mode
pio_set_pin_high
pio_set_pin_low
spi_enable_clock
spi_calc_baudrate_div
spi_set_baudrate_div
spi_set_clock_polarity
spi_set_bits_per_transfer
spi_set_clock_phase
flash_read_unique_id
sysclk_init
sprintf
udc_start
ui_init
