FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"EXT_TRIG<14>";
2"V3P3\G";
3"GENERIC_PULSE";
4"CLOCKS_DATA_RDY";
5"SCALER<4>";
6"GENERIC_DELAY_IN";
7"PWR_EN";
8"JTAG_TDO";
9"VCC\G";
10"JX1_GUIDE_PIN1";
11"SYNC_MZ";
12"EXT_TRIG<4>";
13"CLK100_IN_MZ";
14"GND\G";
15"V3P3";
16"JX2_SE_0";
17"VCCIO_EN_O";
18"GT_MZ";
19"SCALER<6>";
20"RESET_CLK";
21"CLK100_IN";
22"BCKP_CLK_IN_USE";
23"GPIO1";
24"GPIO3";
25"BCKP_CLK_IN_USE_MZ";
26"TUBII_RT_OUT";
27"INIT#";
28"GPIO5";
29"JX2_SE_1";
30"EXT_TRIG<1>";
31"EXT_TRIG<0>";
32"EXT_TRIG<2>";
33"JX2_GUIDE_PIN1";
34"EXT_TRIG<3>";
35"EXT_TRIG<5>";
36"EXT_TRIG<6>";
37"CNTRL_RDY";
38"READ_CNTRL_REG_BIT";
39"CNTRL_REG_CHK";
40"SCALER<5>";
41"MZ_HAPPY";
42"VCC\G";
43"I2C_SDA";
44"JX2_GUIDE_PIN2";
45"V3P3\G";
46"GENERIC_DELAY_OUT";
47"CAEN_DATA_RDY";
48"PWR_GOOD";
49"GPIO2";
50"GPIO4";
51"GPIO0";
52"I2C_SCL";
53"UN$1$LEDL$I102$A";
54"VCC\G";
55"VCC\G";
56"SPKR";
57"TELLIE_PULSE";
58"MTCA_MIMIC_DATA_RDY";
59"MTCA_MIMIC_TRIG2";
60"MTCA_MIMIC_TRIG1";
61"SYNC";
62"V3P3\G";
63"GND\G";
64"GT";
65"SYNC24";
66"SMELLIE_PULSE";
67"TELLIE_DELAY";
68"FPGA_DONE";
69"CARRIER_SRST#";
70"JTAG_TDI";
71"JX1_GUIDE_PIN2";
72"SMELLIE_PRE_DELAY";
73"JTAG_TCK";
74"JX1_SE_1";
75"JTAG_TMS";
76"V3P3\G";
77"SMELLIE_DELAY";
78"DATA";
79"EXT_TRIG<7>";
80"V3P3\G";
81"GND\G";
82"TELLIE_PRE_DELAY";
83"EXT_TRIG<15>";
84"EXT_TRIG<12>";
85"V3P3\G";
86"EXT_TRIG<13>";
87"EXT_TRIG<11>";
88"EXT_TRIG<8>";
89"EXT_TRIG<9>";
90"EXT_TRIG<10>";
91"VCC\G";
92"SYNC24_MZ";
93"JX1_SE_0";
94"VBAT";
95"LE<1>";
96"MUX_ENABLE";
97"LE<2>";
98"CLK";
99"LE<0>";
100"GND\G";
101"MTCA_MIMIC_TRIG1_MZ";
102"MTCA_MIMIC_TRIG2_MZ";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"10;
"100"
$PN"100"0;
"96"
$PN"96"100;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"100;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"2;
"76"
$PN"76"0;
"78"
$PN"78"2;
"74"
$PN"74"0;
"72"
$PN"72"100;
"70"
$PN"70"0;
"66"
$PN"66"100;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"9;
"58"
$PN"58"9;
"56"
$PN"56"0;
"52"
$PN"52"100;
"50"
$PN"50"67;
"54"
$PN"54"77;
"48"
$PN"48"66;
"46"
$PN"46"100;
"42"
$PN"42"56;
"40"
$PN"40"100;
"44"
$PN"44"57;
"38"
$PN"38"98;
"36"
$PN"36"78;
"34"
$PN"34"100;
"32"
$PN"32"58;
"30"
$PN"30"101;
"28"
$PN"28"100;
"26"
$PN"26"102;
"24"
$PN"24"18;
"22"
$PN"22"100;
"20"
$PN"20"11;
"18"
$PN"18"92;
"16"
$PN"16"100;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"74;
"8"
$PN"8"68;
"6"
$PN"6"69;
"4"
$PN"4"70;
"2"
$PN"2"75;
"101"
$PN"101"71;
"99"
$PN"99"0;
"95"
$PN"95"100;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"100;
"87"
$PN"87"0;
"83"
$PN"83"83;
"81"
$PN"81"84;
"79"
$PN"79"85;
"75"
$PN"75"86;
"77"
$PN"77"100;
"73"
$PN"73"1;
"71"
$PN"71"100;
"69"
$PN"69"87;
"65"
$PN"65"100;
"67"
$PN"67"88;
"63"
$PN"63"89;
"61"
$PN"61"90;
"59"
$PN"59"91;
"57"
$PN"57"91;
"55"
$PN"55"96;
"51"
$PN"51"100;
"49"
$PN"49"95;
"53"
$PN"53"97;
"47"
$PN"47"99;
"45"
$PN"45"100;
"41"
$PN"41"0;
"39"
$PN"39"100;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"100;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"100;
"25"
$PN"25"0;
"23"
$PN"23"6;
"21"
$PN"21"100;
"19"
$PN"19"82;
"15"
$PN"15"100;
"17"
$PN"17"72;
"13"
$PN"13"0;
"9"
$PN"9"93;
"11"
$PN"11"0;
"5"
$PN"5"7;
"7"
$PN"7"94;
"3"
$PN"3"8;
"1"
$PN"1"73;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"78;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"53;
"B\NAC"
$PN"1"81;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"41;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"62;
"GND"
$PN"7"63;
"Y6"
$PN"12"0;
"Y5"
$PN"10"102;
"Y4"
$PN"8"101;
"Y3"
$PN"6"18;
"Y2"
$PN"4"11;
"Y1"
$PN"2"92;
"A6"
$PN"13"59;
"A5"
$PN"11"59;
"A4"
$PN"9"60;
"A3"
$PN"5"64;
"A2"
$PN"3"61;
"A1"
$PN"1"65;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"92;
"B<0>"
$PN"2"76;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"76;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"76;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"102;
"B<0>"
$PN"2"76;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"101;
"B<0>"
$PN"2"76;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"62;
"A<0>"
$PN"1"63;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"15;
"GND"
$PN"7"14;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"25;
"Y1"
$PN"2"13;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"21;
"A1"
$PN"1"22;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"15;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"99;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"77;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"33;
"100"
$PN"100"0;
"96"
$PN"96"81;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"81;
"88"
$PN"88"0;
"84"
$PN"84"31;
"82"
$PN"82"30;
"80"
$PN"80"80;
"76"
$PN"76"32;
"78"
$PN"78"80;
"74"
$PN"74"34;
"72"
$PN"72"81;
"70"
$PN"70"12;
"66"
$PN"66"81;
"68"
$PN"68"35;
"64"
$PN"64"36;
"62"
$PN"62"79;
"60"
$PN"60"54;
"58"
$PN"58"54;
"56"
$PN"56"0;
"52"
$PN"52"81;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"81;
"42"
$PN"42"0;
"40"
$PN"40"81;
"44"
$PN"44"0;
"38"
$PN"38"37;
"36"
$PN"36"38;
"34"
$PN"34"81;
"32"
$PN"32"39;
"30"
$PN"30"40;
"28"
$PN"28"81;
"26"
$PN"26"19;
"24"
$PN"24"5;
"22"
$PN"22"81;
"20"
$PN"20"26;
"18"
$PN"18"41;
"16"
$PN"16"81;
"14"
$PN"14"29;
"12"
$PN"12"42;
"10"
$PN"10"17;
"8"
$PN"8"28;
"6"
$PN"6"24;
"4"
$PN"4"23;
"2"
$PN"2"43;
"101"
$PN"101"44;
"99"
$PN"99"0;
"95"
$PN"95"81;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"81;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"45;
"75"
$PN"75"0;
"77"
$PN"77"81;
"73"
$PN"73"0;
"71"
$PN"71"81;
"69"
$PN"69"0;
"65"
$PN"65"81;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"55;
"57"
$PN"57"55;
"55"
$PN"55"0;
"51"
$PN"51"81;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"20;
"45"
$PN"45"81;
"41"
$PN"41"13;
"39"
$PN"39"81;
"43"
$PN"43"25;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"81;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"81;
"25"
$PN"25"4;
"23"
$PN"23"46;
"21"
$PN"21"81;
"19"
$PN"19"3;
"15"
$PN"15"81;
"17"
$PN"17"47;
"13"
$PN"13"16;
"9"
$PN"9"27;
"11"
$PN"11"48;
"5"
$PN"5"49;
"7"
$PN"7"50;
"3"
$PN"3"51;
"1"
$PN"1"52;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"90;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"89;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"88;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"87;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"86;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"84;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"83;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"79;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"34;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"32;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"96;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"97;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"95;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"98;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
END.
