<profile>

<section name = "Vitis HLS Report for 'Block_entry17_proc'" level="0">
<item name = "Date">Wed Mar 27 18:58:10 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_scoring</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_scoring_euclidean_fu_100">scoring_euclidean, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_scoring_cosine_fu_112">scoring_cosine, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_scoring_product_fu_124">scoring_product, 1, ?, 3.333 ns, ?, 1, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 1993, 1664, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 539, -</column>
<column name="Register">-, -, 237, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U63">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U64">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="grp_scoring_cosine_fu_112">scoring_cosine, 0, 0, 556, 546, 0</column>
<column name="grp_scoring_euclidean_fu_100">scoring_euclidean, 0, 5, 707, 558, 0</column>
<column name="grp_scoring_product_fu_124">scoring_product, 0, 0, 269, 284, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">338, 74, 1, 74</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem0_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_186_ce">14, 3, 1, 3</column>
<column name="grp_fu_186_p0">14, 3, 32, 96</column>
<column name="grp_fu_186_p1">14, 3, 32, 96</column>
<column name="grp_fu_190_ce">14, 3, 1, 3</column>
<column name="grp_fu_190_p0">14, 3, 32, 96</column>
<column name="grp_fu_190_p1">14, 3, 32, 96</column>
<column name="in1_stream_read">20, 4, 1, 4</column>
<column name="in2_stream_read">20, 4, 1, 4</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
<column name="result">14, 3, 32, 96</column>
<column name="size_blk_n">9, 2, 1, 2</column>
<column name="type_r_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_scoring_cosine_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_scoring_euclidean_fu_100_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_scoring_product_fu_124_ap_start_reg">1, 0, 1, 0</column>
<column name="out_r_read_reg_171">64, 0, 64, 0</column>
<column name="result">32, 0, 32, 0</column>
<column name="size_read_reg_164">32, 0, 32, 0</column>
<column name="type_r_read_reg_176">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, Block_entry17_proc, return value</column>
<column name="type_r_dout">in, 32, ap_fifo, type_r, pointer</column>
<column name="type_r_num_data_valid">in, 3, ap_fifo, type_r, pointer</column>
<column name="type_r_fifo_cap">in, 3, ap_fifo, type_r, pointer</column>
<column name="type_r_empty_n">in, 1, ap_fifo, type_r, pointer</column>
<column name="type_r_read">out, 1, ap_fifo, type_r, pointer</column>
<column name="out_r_dout">in, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_num_data_valid">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_fifo_cap">in, 3, ap_fifo, out_r, pointer</column>
<column name="out_r_empty_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_read">out, 1, ap_fifo, out_r, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="size_dout">in, 32, ap_fifo, size, pointer</column>
<column name="size_num_data_valid">in, 2, ap_fifo, size, pointer</column>
<column name="size_fifo_cap">in, 2, ap_fifo, size, pointer</column>
<column name="size_empty_n">in, 1, ap_fifo, size, pointer</column>
<column name="size_read">out, 1, ap_fifo, size, pointer</column>
<column name="in1_stream_dout">in, 32, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_num_data_valid">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_fifo_cap">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_empty_n">in, 1, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_read">out, 1, ap_fifo, in1_stream, pointer</column>
<column name="in2_stream_dout">in, 32, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_num_data_valid">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_fifo_cap">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_empty_n">in, 1, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_read">out, 1, ap_fifo, in2_stream, pointer</column>
</table>
</item>
</section>
</profile>
