Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 24 11:08:58 2022
| Host         : rodrigo-MacBookAir running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           71 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |             527 |          195 |
| Yes          | No                    | No                     |            1031 |          387 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             588 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                     Enable Signal                                    |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       | serial_tx_rs232phytx_next_value_ce1                                                  | int_rst                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                                                                                      | ledRGB1_r_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                                                                                      | pwm__1_i_1_n_0                                                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                                                                                      | ledRGB1_b_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                                                                                      | ledRGB1_g_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  temperatura/clk_1us |                                                                                      | temperatura/int_rst_reg                                                                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG       | VexRiscv/_zz_iBus_rsp_valid                                                          | VexRiscv/dataCache_1/reset0                                                               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]_0                         | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                           | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[23]_0                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | tx_tick                                                                              | tx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | uart_rx_fifo_wrport_we__0                                                            | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | rx_tick                                                                              | rx_phase[31]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | uart_rx_fifo_syncfifo_re                                                             | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | uart_tx_fifo_syncfifo_re                                                             | int_rst                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                 |                                                                                           |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3][0]                        | int_rst                                                                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG       | uart_rx_fifo_level0[4]_i_1_n_0                                                       | int_rst                                                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[12]_0    |                2 |              5 |         2.50 |
|  temperatura/clk_1us |                                                                                      |                                                                                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/dataCache_1/SR[0]                                                                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG       | tx_data1_in0                                                                         |                                                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG       |                                                                                      | temperatura/int_rst_reg                                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[14]_1[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                           | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                               | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | uart_tx_fifo_syncfifo_re                                                             |                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | rx_data_rs232phyrx_next_value_ce1                                                    |                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | uart_rx_fifo_syncfifo_re                                                             |                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_7                                       |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]_0                         |                                                                                           |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG       | uart_rx_fifo_wrport_we__0                                                            |                                                                                           |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG       | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                               |                5 |             20 |         4.00 |
|  temperatura/clk_1us |                                                                                      | temperatura/clear                                                                         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/dataCache_1/reset0                                                               |               13 |             24 |         1.85 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                       |                                                                                           |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/count_reg_16_sn_1                                         |               11 |             29 |         2.64 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                  | VexRiscv/dataCache_1/reset0                                                               |               17 |             30 |         1.76 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                |                                                                                           |               15 |             30 |         2.00 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                       |                                                                                           |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/E[0]                                                            |                                                                                           |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG       |                                                                                      | tx_phase[31]_i_1_n_0                                                                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG       |                                                                                      | rx_phase[31]_i_1_n_0                                                                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG       |                                                                                      | PWM_counter[0]_i_1_n_0                                                                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | g_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]      |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG       |                                                                                      | b_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[14]      |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG       | timer_update_value_re                                                                | int_rst                                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 | int_rst                                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | VexRiscv/memory_DivPlugin_div_result                                                 |                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/memory_DivPlugin_rs1[0]                                                     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG       | bus_errors                                                                           | int_rst                                                                                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_b_period0_re                                | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_3                                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank3_period0_re                                  | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_5                                       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_g_period0_re                                | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_1                                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_r_period0_re                                | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG       | VexRiscv/CsrPlugin_hadException                                                      |                                                                                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_b_width0_re                                 | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4                                       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_r_width0_re                                 | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_0                                       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                            |                                                                                           |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank6_g_width0_re                                 | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_2                                       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                               | VexRiscv/dataCache_1/reset0                                                               |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/interface11_bank_bus_dat_r[31]_i_1_0[0]              | int_rst                                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/csrbank3_width0_re                                   | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_6                                       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                              |                                                                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | r_counter[0]_i_1_n_0                                                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                      | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11]_0    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/interface5_bank_bus_dat_r[31]_i_1_0[0]               | int_rst                                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                  |                                                                                           |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1_io_mem_cmd_ready                                                |                                                                                           |               18 |             70 |         3.89 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                        |                                                                                           |               20 |             70 |         3.50 |
|  clk_IBUF_BUFG       |                                                                                      | int_rst                                                                                   |               48 |            104 |         2.17 |
|  clk_IBUF_BUFG       |                                                                                      |                                                                                           |               70 |            126 |         1.80 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                           |                                                                                           |               51 |            140 |         2.75 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                           |                                                                                           |               74 |            158 |         2.14 |
|  clk_IBUF_BUFG       | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                          |                                                                                           |               79 |            216 |         2.73 |
+----------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+


