Warning: Design 'top' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : top
Version: T-2022.03
Date   : Fri Nov 25 13:59:59 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/GuangYuHuang/VLSI2022/HW3/N26XXXXXX/sim/SRAM/SRAM_WC.db)

Number of ports:                         8958
Number of nets:                         23137
Number of cells:                        14398
Number of combinational cells:          11788
Number of sequential cells:              2558
Number of macros/black boxes:               2
Number of buf/inv:                       3933
Number of references:                      10

Combinational area:             197927.956397
Buf/Inv area:                    39831.825186
Noncombinational area:          151843.407688
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               5694265.864085
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
