0.6
2018.1
Apr  4 2018
19:30:32
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.sim/sim_ntt/impl/func/xsim/parallel_ntt_0_butterfly_tb_func_impl.v,1637646477,verilog,,E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,,glbl;parallel_ntt_0;parallel_ntt_0_Barret_reduce;parallel_ntt_0_Barret_reduce__xdcDup__1;parallel_ntt_0_Barret_reduce__xdcDup__2;parallel_ntt_0_Barret_reduce__xdcDup__3;parallel_ntt_0_NTT_processor;parallel_ntt_0_NTT_processor__parameterized0;parallel_ntt_0_NTT_processor__parameterized1;parallel_ntt_0_NTT_processor__parameterized2;parallel_ntt_0_blk_mem_gen_generic_cstr;parallel_ntt_0_blk_mem_gen_generic_cstr_30;parallel_ntt_0_blk_mem_gen_generic_cstr_58;parallel_ntt_0_blk_mem_gen_generic_cstr_86;parallel_ntt_0_blk_mem_gen_prim_width;parallel_ntt_0_blk_mem_gen_prim_width_31;parallel_ntt_0_blk_mem_gen_prim_width_59;parallel_ntt_0_blk_mem_gen_prim_width_87;parallel_ntt_0_blk_mem_gen_prim_wrapper_init;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_32;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_60;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_88;parallel_ntt_0_blk_mem_gen_top;parallel_ntt_0_blk_mem_gen_top_29;parallel_ntt_0_blk_mem_gen_top_57;parallel_ntt_0_blk_mem_gen_top_85;parallel_ntt_0_blk_mem_gen_v8_4_1;parallel_ntt_0_blk_mem_gen_v8_4_1__1;parallel_ntt_0_blk_mem_gen_v8_4_1__2;parallel_ntt_0_blk_mem_gen_v8_4_1__3;parallel_ntt_0_blk_mem_gen_v8_4_1_synth;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_28;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_56;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_84;parallel_ntt_0_delay_line__parameterized1;parallel_ntt_0_delay_line__parameterized10;parallel_ntt_0_delay_line__parameterized10_23;parallel_ntt_0_delay_line__parameterized10_51;parallel_ntt_0_delay_line__parameterized10_79;parallel_ntt_0_delay_line__parameterized11;parallel_ntt_0_delay_line__parameterized11_26;parallel_ntt_0_delay_line__parameterized11_54;parallel_ntt_0_delay_line__parameterized11_82;parallel_ntt_0_delay_line__parameterized12;parallel_ntt_0_delay_line__parameterized12_27;parallel_ntt_0_delay_line__parameterized12_55;parallel_ntt_0_delay_line__parameterized12_83;parallel_ntt_0_delay_line__parameterized1_13;parallel_ntt_0_delay_line__parameterized1_2;parallel_ntt_0_delay_line__parameterized1_21;parallel_ntt_0_delay_line__parameterized1_24;parallel_ntt_0_delay_line__parameterized1_3;parallel_ntt_0_delay_line__parameterized1_36;parallel_ntt_0_delay_line__parameterized1_41;parallel_ntt_0_delay_line__parameterized1_49;parallel_ntt_0_delay_line__parameterized1_52;parallel_ntt_0_delay_line__parameterized1_64;parallel_ntt_0_delay_line__parameterized1_69;parallel_ntt_0_delay_line__parameterized1_77;parallel_ntt_0_delay_line__parameterized1_8;parallel_ntt_0_delay_line__parameterized1_80;parallel_ntt_0_delay_line__parameterized1_92;parallel_ntt_0_delay_line__parameterized2_37;parallel_ntt_0_delay_line__parameterized2_65;parallel_ntt_0_delay_line__parameterized2_9;parallel_ntt_0_delay_line__parameterized2_93;parallel_ntt_0_delay_line__parameterized4;parallel_ntt_0_delay_line__parameterized4_11;parallel_ntt_0_delay_line__parameterized4_34;parallel_ntt_0_delay_line__parameterized4_39;parallel_ntt_0_delay_line__parameterized4_6;parallel_ntt_0_delay_line__parameterized4_62;parallel_ntt_0_delay_line__parameterized4_67;parallel_ntt_0_delay_line__parameterized4_90;parallel_ntt_0_delay_line__parameterized6;parallel_ntt_0_delay_line__parameterized6_1;parallel_ntt_0_delay_line__parameterized6_12;parallel_ntt_0_delay_line__parameterized6_19;parallel_ntt_0_delay_line__parameterized6_35;parallel_ntt_0_delay_line__parameterized6_40;parallel_ntt_0_delay_line__parameterized6_47;parallel_ntt_0_delay_line__parameterized6_63;parallel_ntt_0_delay_line__parameterized6_68;parallel_ntt_0_delay_line__parameterized6_7;parallel_ntt_0_delay_line__parameterized6_75;parallel_ntt_0_delay_line__parameterized6_91;parallel_ntt_0_delay_line__parameterized8;parallel_ntt_0_delay_line__parameterized8_20;parallel_ntt_0_delay_line__parameterized8_25;parallel_ntt_0_delay_line__parameterized8_4;parallel_ntt_0_delay_line__parameterized8_48;parallel_ntt_0_delay_line__parameterized8_53;parallel_ntt_0_delay_line__parameterized8_76;parallel_ntt_0_delay_line__parameterized8_81;parallel_ntt_0_delay_line__parameterized9;parallel_ntt_0_delay_line__parameterized9_22;parallel_ntt_0_delay_line__parameterized9_50;parallel_ntt_0_delay_line__parameterized9_78;parallel_ntt_0_dsp;parallel_ntt_0_dsp_10;parallel_ntt_0_dsp_33;parallel_ntt_0_dsp_38;parallel_ntt_0_dsp_5;parallel_ntt_0_dsp_61;parallel_ntt_0_dsp_66;parallel_ntt_0_dsp_89;parallel_ntt_0_dsp__parameterized0;parallel_ntt_0_dsp__parameterized0_15;parallel_ntt_0_dsp__parameterized0_43;parallel_ntt_0_dsp__parameterized0_71;parallel_ntt_0_mem_dp;parallel_ntt_0_mem_dp__1;parallel_ntt_0_mem_dp__2;parallel_ntt_0_mem_dp__3;parallel_ntt_0_mem_sp;parallel_ntt_0_mem_sp__parameterized0;parallel_ntt_0_mem_sp__parameterized1;parallel_ntt_0_mem_sp__parameterized2;parallel_ntt_0_mult_gen_32x32;parallel_ntt_0_mult_gen_32x32__10;parallel_ntt_0_mult_gen_32x32__4;parallel_ntt_0_mult_gen_32x32__5;parallel_ntt_0_mult_gen_32x32__6;parallel_ntt_0_mult_gen_32x32__7;parallel_ntt_0_mult_gen_32x32__8;parallel_ntt_0_mult_gen_32x32__9;parallel_ntt_0_mult_gen_64x33;parallel_ntt_0_mult_gen_64x33__4;parallel_ntt_0_mult_gen_64x33__5;parallel_ntt_0_mult_gen_64x33__6;parallel_ntt_0_mult_gen_v12_0_14;parallel_ntt_0_mult_gen_v12_0_14__10;parallel_ntt_0_mult_gen_v12_0_14__4;parallel_ntt_0_mult_gen_v12_0_14__5;parallel_ntt_0_mult_gen_v12_0_14__6;parallel_ntt_0_mult_gen_v12_0_14__7;parallel_ntt_0_mult_gen_v12_0_14__8;parallel_ntt_0_mult_gen_v12_0_14__9;parallel_ntt_0_mult_gen_v12_0_14__parameterized1;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__6;parallel_ntt_0_mult_gen_v12_0_14_viv;parallel_ntt_0_mult_gen_v12_0_14_viv__10;parallel_ntt_0_mult_gen_v12_0_14_viv__4;parallel_ntt_0_mult_gen_v12_0_14_viv__5;parallel_ntt_0_mult_gen_v12_0_14_viv__6;parallel_ntt_0_mult_gen_v12_0_14_viv__7;parallel_ntt_0_mult_gen_v12_0_14_viv__8;parallel_ntt_0_mult_gen_v12_0_14_viv__9;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__6;parallel_ntt_0_parallel_NTT_top;parallel_ntt_0_parallel_ntt_v1_0;parallel_ntt_0_parallel_ntt_v1_0_M_AXIS;parallel_ntt_0_parallel_ntt_v1_0_S_AXIS;parallel_ntt_0_wrapper,,,../../../../../user_rtl,,,,,
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,1636692288,verilog,,,,parallel_ntt_0_butterfly_tb,,,../../../../../user_rtl,,,,,
